
leather_gauge_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018934  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  08018b08  08018b08  00019b08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019070  08019070  0001b0fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08019070  08019070  0001a070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019078  08019078  0001b0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019078  08019078  0001a078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801907c  0801907c  0001a07c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  08019080  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00017180  200000fc  0801917c  0001b0fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001727c  0801917c  0001b27c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001b0fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0009ddbe  00000000  00000000  0001b12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00015783  00000000  00000000  000b8eea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003670  00000000  00000000  000ce670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002622  00000000  00000000  000d1ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00042b78  00000000  00000000  000d4302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00083767  00000000  00000000  00116e7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6b2e  00000000  00000000  0019a5e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0029110f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aba8  00000000  00000000  00291154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000143  00000000  00000000  0029bcfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000fc 	.word	0x200000fc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08018aec 	.word	0x08018aec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000100 	.word	0x20000100
 800020c:	08018aec 	.word	0x08018aec

08000210 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000210:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000212:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000216:	4919      	ldr	r1, [pc, #100]	@ (800027c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000218:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800021c:	4818      	ldr	r0, [pc, #96]	@ (8000280 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800021e:	4917      	ldr	r1, [pc, #92]	@ (800027c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000220:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000222:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000224:	4817      	ldr	r0, [pc, #92]	@ (8000284 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000226:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000228:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800022c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800022e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000232:	4915      	ldr	r1, [pc, #84]	@ (8000288 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000234:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000236:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800023a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800023c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000240:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000244:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000248:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024c:	490f      	ldr	r1, [pc, #60]	@ (800028c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800024e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000252:	4770      	bx	lr

08000254 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000254:	f7ff bffe 	b.w	8000254 <__tx_BadHandler>

08000258 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000258:	f7ff bffe 	b.w	8000258 <__tx_HardfaultHandler>

0800025c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800025c:	f7ff bffe 	b.w	800025c <__tx_SVCallHandler>

08000260 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000260:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000262:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000266:	4770      	bx	lr

08000268 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000268:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800026a:	f000 f899 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800026e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000272:	4770      	bx	lr

08000274 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000274:	f7ff bffe 	b.w	8000274 <__tx_NMIHandler>

08000278 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000278:	f7ff bffe 	b.w	8000278 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800027c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000280:	200159b8 	.word	0x200159b8
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000284:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000288:	001b773f 	.word	0x001b773f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800028c:	40ff0000 	.word	0x40ff0000

08000290 <_tx_thread_interrupt_control>:
#ifdef TX_PORT_USE_BASEPRI
    MRS     r1, BASEPRI                         // Pickup current interrupt posture
    MSR     BASEPRI, r0                         // Apply the new interrupt posture
    MOV     r0, r1                              // Transfer old to return register
#else
    MRS     r1, PRIMASK                         // Pickup current interrupt lockout
 8000290:	f3ef 8110 	mrs	r1, PRIMASK
    MSR     PRIMASK, r0                         // Apply the new interrupt lockout
 8000294:	f380 8810 	msr	PRIMASK, r0
    MOV     r0, r1                              // Transfer old to return register
 8000298:	4608      	mov	r0, r1
#endif
    BX      lr                                  // Return to caller
 800029a:	4770      	bx	lr
 800029c:	0000      	movs	r0, r0
	...

080002a0 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 80002a0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002a6:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002a8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002ac:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002b0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002b4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002b6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002ba:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002be:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002c2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002c6:	f3bf 8f6f 	isb	sy

080002ca <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ca:	e7fe      	b.n	80002ca <__tx_wait_here>

080002cc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002ce:	4a22      	ldr	r2, [pc, #136]	@ (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002d0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002d4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002d6:	b191      	cbz	r1, 80002fe <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002d8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002da:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002de:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002e2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002e6:	d101      	bne.n	80002ec <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002e8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002ec <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ec:	4c1b      	ldr	r4, [pc, #108]	@ (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002ee:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002f2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002f4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002f8:	b10d      	cbz	r5, 80002fe <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002fa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002fc:	6023      	str	r3, [r4, #0]

080002fe <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002fe:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000300:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000302:	b1b1      	cbz	r1, 8000332 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000304:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 8000306:	b662      	cpsie	i

08000308 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000308:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030a:	4c14      	ldr	r4, [pc, #80]	@ (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800030c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800030e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000312:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000314:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000316:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800031a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800031e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000322:	d101      	bne.n	8000328 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000324:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000328 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000328:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800032c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000330:	4770      	bx	lr

08000332 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000332:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000334:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000336:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000338:	b909      	cbnz	r1, 800033e <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f9      	b.n	8000332 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7dc      	b.n	8000308 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20015a54 	.word	0x20015a54
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	200159bc 	.word	0x200159bc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	200159c0 	.word	0x200159c0
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	20015fc0 	.word	0x20015fc0

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	@ (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	@ (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	@ (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f00d ff01 	bl	800e200 <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f00d fe50 	bl	800e0a8 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	@ (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	@ (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20015a60 	.word	0x20015a60
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	20015fc0 	.word	0x20015fc0
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20015a64 	.word	0x20015a64
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20015af0 	.word	0x20015af0
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20015af4 	.word	0x20015af4
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20015aec 	.word	0x20015aec
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20015ae8 	.word	0x20015ae8
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20015a54 	.word	0x20015a54
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	200159bc 	.word	0x200159bc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	200159c0 	.word	0x200159c0
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04

08000458 <strlen>:
 8000458:	4603      	mov	r3, r0
 800045a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800045e:	2a00      	cmp	r2, #0
 8000460:	d1fb      	bne.n	800045a <strlen+0x2>
 8000462:	1a18      	subs	r0, r3, r0
 8000464:	3801      	subs	r0, #1
 8000466:	4770      	bx	lr

08000468 <__aeabi_drsub>:
 8000468:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800046c:	e002      	b.n	8000474 <__adddf3>
 800046e:	bf00      	nop

08000470 <__aeabi_dsub>:
 8000470:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000474 <__adddf3>:
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800047e:	ea94 0f05 	teq	r4, r5
 8000482:	bf08      	it	eq
 8000484:	ea90 0f02 	teqeq	r0, r2
 8000488:	bf1f      	itttt	ne
 800048a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800048e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000492:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000496:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049a:	f000 80e2 	beq.w	8000662 <__adddf3+0x1ee>
 800049e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004a6:	bfb8      	it	lt
 80004a8:	426d      	neglt	r5, r5
 80004aa:	dd0c      	ble.n	80004c6 <__adddf3+0x52>
 80004ac:	442c      	add	r4, r5
 80004ae:	ea80 0202 	eor.w	r2, r0, r2
 80004b2:	ea81 0303 	eor.w	r3, r1, r3
 80004b6:	ea82 0000 	eor.w	r0, r2, r0
 80004ba:	ea83 0101 	eor.w	r1, r3, r1
 80004be:	ea80 0202 	eor.w	r2, r0, r2
 80004c2:	ea81 0303 	eor.w	r3, r1, r3
 80004c6:	2d36      	cmp	r5, #54	@ 0x36
 80004c8:	bf88      	it	hi
 80004ca:	bd30      	pophi	{r4, r5, pc}
 80004cc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004d8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004dc:	d002      	beq.n	80004e4 <__adddf3+0x70>
 80004de:	4240      	negs	r0, r0
 80004e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004ec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f0:	d002      	beq.n	80004f8 <__adddf3+0x84>
 80004f2:	4252      	negs	r2, r2
 80004f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004f8:	ea94 0f05 	teq	r4, r5
 80004fc:	f000 80a7 	beq.w	800064e <__adddf3+0x1da>
 8000500:	f1a4 0401 	sub.w	r4, r4, #1
 8000504:	f1d5 0e20 	rsbs	lr, r5, #32
 8000508:	db0d      	blt.n	8000526 <__adddf3+0xb2>
 800050a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800050e:	fa22 f205 	lsr.w	r2, r2, r5
 8000512:	1880      	adds	r0, r0, r2
 8000514:	f141 0100 	adc.w	r1, r1, #0
 8000518:	fa03 f20e 	lsl.w	r2, r3, lr
 800051c:	1880      	adds	r0, r0, r2
 800051e:	fa43 f305 	asr.w	r3, r3, r5
 8000522:	4159      	adcs	r1, r3
 8000524:	e00e      	b.n	8000544 <__adddf3+0xd0>
 8000526:	f1a5 0520 	sub.w	r5, r5, #32
 800052a:	f10e 0e20 	add.w	lr, lr, #32
 800052e:	2a01      	cmp	r2, #1
 8000530:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000534:	bf28      	it	cs
 8000536:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053a:	fa43 f305 	asr.w	r3, r3, r5
 800053e:	18c0      	adds	r0, r0, r3
 8000540:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000544:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000548:	d507      	bpl.n	800055a <__adddf3+0xe6>
 800054a:	f04f 0e00 	mov.w	lr, #0
 800054e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000552:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000556:	eb6e 0101 	sbc.w	r1, lr, r1
 800055a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800055e:	d31b      	bcc.n	8000598 <__adddf3+0x124>
 8000560:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000564:	d30c      	bcc.n	8000580 <__adddf3+0x10c>
 8000566:	0849      	lsrs	r1, r1, #1
 8000568:	ea5f 0030 	movs.w	r0, r0, rrx
 800056c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000570:	f104 0401 	add.w	r4, r4, #1
 8000574:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000578:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800057c:	f080 809a 	bcs.w	80006b4 <__adddf3+0x240>
 8000580:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000584:	bf08      	it	eq
 8000586:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058a:	f150 0000 	adcs.w	r0, r0, #0
 800058e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000592:	ea41 0105 	orr.w	r1, r1, r5
 8000596:	bd30      	pop	{r4, r5, pc}
 8000598:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800059c:	4140      	adcs	r0, r0
 800059e:	eb41 0101 	adc.w	r1, r1, r1
 80005a2:	3c01      	subs	r4, #1
 80005a4:	bf28      	it	cs
 80005a6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005aa:	d2e9      	bcs.n	8000580 <__adddf3+0x10c>
 80005ac:	f091 0f00 	teq	r1, #0
 80005b0:	bf04      	itt	eq
 80005b2:	4601      	moveq	r1, r0
 80005b4:	2000      	moveq	r0, #0
 80005b6:	fab1 f381 	clz	r3, r1
 80005ba:	bf08      	it	eq
 80005bc:	3320      	addeq	r3, #32
 80005be:	f1a3 030b 	sub.w	r3, r3, #11
 80005c2:	f1b3 0220 	subs.w	r2, r3, #32
 80005c6:	da0c      	bge.n	80005e2 <__adddf3+0x16e>
 80005c8:	320c      	adds	r2, #12
 80005ca:	dd08      	ble.n	80005de <__adddf3+0x16a>
 80005cc:	f102 0c14 	add.w	ip, r2, #20
 80005d0:	f1c2 020c 	rsb	r2, r2, #12
 80005d4:	fa01 f00c 	lsl.w	r0, r1, ip
 80005d8:	fa21 f102 	lsr.w	r1, r1, r2
 80005dc:	e00c      	b.n	80005f8 <__adddf3+0x184>
 80005de:	f102 0214 	add.w	r2, r2, #20
 80005e2:	bfd8      	it	le
 80005e4:	f1c2 0c20 	rsble	ip, r2, #32
 80005e8:	fa01 f102 	lsl.w	r1, r1, r2
 80005ec:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f0:	bfdc      	itt	le
 80005f2:	ea41 010c 	orrle.w	r1, r1, ip
 80005f6:	4090      	lslle	r0, r2
 80005f8:	1ae4      	subs	r4, r4, r3
 80005fa:	bfa2      	ittt	ge
 80005fc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000600:	4329      	orrge	r1, r5
 8000602:	bd30      	popge	{r4, r5, pc}
 8000604:	ea6f 0404 	mvn.w	r4, r4
 8000608:	3c1f      	subs	r4, #31
 800060a:	da1c      	bge.n	8000646 <__adddf3+0x1d2>
 800060c:	340c      	adds	r4, #12
 800060e:	dc0e      	bgt.n	800062e <__adddf3+0x1ba>
 8000610:	f104 0414 	add.w	r4, r4, #20
 8000614:	f1c4 0220 	rsb	r2, r4, #32
 8000618:	fa20 f004 	lsr.w	r0, r0, r4
 800061c:	fa01 f302 	lsl.w	r3, r1, r2
 8000620:	ea40 0003 	orr.w	r0, r0, r3
 8000624:	fa21 f304 	lsr.w	r3, r1, r4
 8000628:	ea45 0103 	orr.w	r1, r5, r3
 800062c:	bd30      	pop	{r4, r5, pc}
 800062e:	f1c4 040c 	rsb	r4, r4, #12
 8000632:	f1c4 0220 	rsb	r2, r4, #32
 8000636:	fa20 f002 	lsr.w	r0, r0, r2
 800063a:	fa01 f304 	lsl.w	r3, r1, r4
 800063e:	ea40 0003 	orr.w	r0, r0, r3
 8000642:	4629      	mov	r1, r5
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	fa21 f004 	lsr.w	r0, r1, r4
 800064a:	4629      	mov	r1, r5
 800064c:	bd30      	pop	{r4, r5, pc}
 800064e:	f094 0f00 	teq	r4, #0
 8000652:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000656:	bf06      	itte	eq
 8000658:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800065c:	3401      	addeq	r4, #1
 800065e:	3d01      	subne	r5, #1
 8000660:	e74e      	b.n	8000500 <__adddf3+0x8c>
 8000662:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000666:	bf18      	it	ne
 8000668:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800066c:	d029      	beq.n	80006c2 <__adddf3+0x24e>
 800066e:	ea94 0f05 	teq	r4, r5
 8000672:	bf08      	it	eq
 8000674:	ea90 0f02 	teqeq	r0, r2
 8000678:	d005      	beq.n	8000686 <__adddf3+0x212>
 800067a:	ea54 0c00 	orrs.w	ip, r4, r0
 800067e:	bf04      	itt	eq
 8000680:	4619      	moveq	r1, r3
 8000682:	4610      	moveq	r0, r2
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea91 0f03 	teq	r1, r3
 800068a:	bf1e      	ittt	ne
 800068c:	2100      	movne	r1, #0
 800068e:	2000      	movne	r0, #0
 8000690:	bd30      	popne	{r4, r5, pc}
 8000692:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000696:	d105      	bne.n	80006a4 <__adddf3+0x230>
 8000698:	0040      	lsls	r0, r0, #1
 800069a:	4149      	adcs	r1, r1
 800069c:	bf28      	it	cs
 800069e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a2:	bd30      	pop	{r4, r5, pc}
 80006a4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006a8:	bf3c      	itt	cc
 80006aa:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ae:	bd30      	popcc	{r4, r5, pc}
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006b8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006bc:	f04f 0000 	mov.w	r0, #0
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c6:	bf1a      	itte	ne
 80006c8:	4619      	movne	r1, r3
 80006ca:	4610      	movne	r0, r2
 80006cc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d0:	bf1c      	itt	ne
 80006d2:	460b      	movne	r3, r1
 80006d4:	4602      	movne	r2, r0
 80006d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006da:	bf06      	itte	eq
 80006dc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e0:	ea91 0f03 	teqeq	r1, r3
 80006e4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	bf00      	nop

080006ec <__aeabi_ui2d>:
 80006ec:	f090 0f00 	teq	r0, #0
 80006f0:	bf04      	itt	eq
 80006f2:	2100      	moveq	r1, #0
 80006f4:	4770      	bxeq	lr
 80006f6:	b530      	push	{r4, r5, lr}
 80006f8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006fc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000700:	f04f 0500 	mov.w	r5, #0
 8000704:	f04f 0100 	mov.w	r1, #0
 8000708:	e750      	b.n	80005ac <__adddf3+0x138>
 800070a:	bf00      	nop

0800070c <__aeabi_i2d>:
 800070c:	f090 0f00 	teq	r0, #0
 8000710:	bf04      	itt	eq
 8000712:	2100      	moveq	r1, #0
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800071c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000720:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000724:	bf48      	it	mi
 8000726:	4240      	negmi	r0, r0
 8000728:	f04f 0100 	mov.w	r1, #0
 800072c:	e73e      	b.n	80005ac <__adddf3+0x138>
 800072e:	bf00      	nop

08000730 <__aeabi_f2d>:
 8000730:	0042      	lsls	r2, r0, #1
 8000732:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000736:	ea4f 0131 	mov.w	r1, r1, rrx
 800073a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800073e:	bf1f      	itttt	ne
 8000740:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000744:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000748:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800074c:	4770      	bxne	lr
 800074e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000752:	bf08      	it	eq
 8000754:	4770      	bxeq	lr
 8000756:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075a:	bf04      	itt	eq
 800075c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000768:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800076c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	e71c      	b.n	80005ac <__adddf3+0x138>
 8000772:	bf00      	nop

08000774 <__aeabi_ul2d>:
 8000774:	ea50 0201 	orrs.w	r2, r0, r1
 8000778:	bf08      	it	eq
 800077a:	4770      	bxeq	lr
 800077c:	b530      	push	{r4, r5, lr}
 800077e:	f04f 0500 	mov.w	r5, #0
 8000782:	e00a      	b.n	800079a <__aeabi_l2d+0x16>

08000784 <__aeabi_l2d>:
 8000784:	ea50 0201 	orrs.w	r2, r0, r1
 8000788:	bf08      	it	eq
 800078a:	4770      	bxeq	lr
 800078c:	b530      	push	{r4, r5, lr}
 800078e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000792:	d502      	bpl.n	800079a <__aeabi_l2d+0x16>
 8000794:	4240      	negs	r0, r0
 8000796:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800079e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007a6:	f43f aed8 	beq.w	800055a <__adddf3+0xe6>
 80007aa:	f04f 0203 	mov.w	r2, #3
 80007ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b2:	bf18      	it	ne
 80007b4:	3203      	addne	r2, #3
 80007b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ba:	bf18      	it	ne
 80007bc:	3203      	addne	r2, #3
 80007be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c2:	f1c2 0320 	rsb	r3, r2, #32
 80007c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ca:	fa20 f002 	lsr.w	r0, r0, r2
 80007ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d2:	ea40 000e 	orr.w	r0, r0, lr
 80007d6:	fa21 f102 	lsr.w	r1, r1, r2
 80007da:	4414      	add	r4, r2
 80007dc:	e6bd      	b.n	800055a <__adddf3+0xe6>
 80007de:	bf00      	nop

080007e0 <__aeabi_dmul>:
 80007e0:	b570      	push	{r4, r5, r6, lr}
 80007e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ee:	bf1d      	ittte	ne
 80007f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f4:	ea94 0f0c 	teqne	r4, ip
 80007f8:	ea95 0f0c 	teqne	r5, ip
 80007fc:	f000 f8de 	bleq	80009bc <__aeabi_dmul+0x1dc>
 8000800:	442c      	add	r4, r5
 8000802:	ea81 0603 	eor.w	r6, r1, r3
 8000806:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800080a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800080e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000812:	bf18      	it	ne
 8000814:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000818:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800081c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000820:	d038      	beq.n	8000894 <__aeabi_dmul+0xb4>
 8000822:	fba0 ce02 	umull	ip, lr, r0, r2
 8000826:	f04f 0500 	mov.w	r5, #0
 800082a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800082e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000832:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000836:	f04f 0600 	mov.w	r6, #0
 800083a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800083e:	f09c 0f00 	teq	ip, #0
 8000842:	bf18      	it	ne
 8000844:	f04e 0e01 	orrne.w	lr, lr, #1
 8000848:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800084c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000850:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000854:	d204      	bcs.n	8000860 <__aeabi_dmul+0x80>
 8000856:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800085a:	416d      	adcs	r5, r5
 800085c:	eb46 0606 	adc.w	r6, r6, r6
 8000860:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000864:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000868:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800086c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000870:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000874:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000878:	bf88      	it	hi
 800087a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800087e:	d81e      	bhi.n	80008be <__aeabi_dmul+0xde>
 8000880:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000884:	bf08      	it	eq
 8000886:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800088a:	f150 0000 	adcs.w	r0, r0, #0
 800088e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000898:	ea46 0101 	orr.w	r1, r6, r1
 800089c:	ea40 0002 	orr.w	r0, r0, r2
 80008a0:	ea81 0103 	eor.w	r1, r1, r3
 80008a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80008a8:	bfc2      	ittt	gt
 80008aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b2:	bd70      	popgt	{r4, r5, r6, pc}
 80008b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008b8:	f04f 0e00 	mov.w	lr, #0
 80008bc:	3c01      	subs	r4, #1
 80008be:	f300 80ab 	bgt.w	8000a18 <__aeabi_dmul+0x238>
 80008c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80008c6:	bfde      	ittt	le
 80008c8:	2000      	movle	r0, #0
 80008ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80008ce:	bd70      	pople	{r4, r5, r6, pc}
 80008d0:	f1c4 0400 	rsb	r4, r4, #0
 80008d4:	3c20      	subs	r4, #32
 80008d6:	da35      	bge.n	8000944 <__aeabi_dmul+0x164>
 80008d8:	340c      	adds	r4, #12
 80008da:	dc1b      	bgt.n	8000914 <__aeabi_dmul+0x134>
 80008dc:	f104 0414 	add.w	r4, r4, #20
 80008e0:	f1c4 0520 	rsb	r5, r4, #32
 80008e4:	fa00 f305 	lsl.w	r3, r0, r5
 80008e8:	fa20 f004 	lsr.w	r0, r0, r4
 80008ec:	fa01 f205 	lsl.w	r2, r1, r5
 80008f0:	ea40 0002 	orr.w	r0, r0, r2
 80008f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80008f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80008fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000900:	fa21 f604 	lsr.w	r6, r1, r4
 8000904:	eb42 0106 	adc.w	r1, r2, r6
 8000908:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800090c:	bf08      	it	eq
 800090e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000912:	bd70      	pop	{r4, r5, r6, pc}
 8000914:	f1c4 040c 	rsb	r4, r4, #12
 8000918:	f1c4 0520 	rsb	r5, r4, #32
 800091c:	fa00 f304 	lsl.w	r3, r0, r4
 8000920:	fa20 f005 	lsr.w	r0, r0, r5
 8000924:	fa01 f204 	lsl.w	r2, r1, r4
 8000928:	ea40 0002 	orr.w	r0, r0, r2
 800092c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000930:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000934:	f141 0100 	adc.w	r1, r1, #0
 8000938:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800093c:	bf08      	it	eq
 800093e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000942:	bd70      	pop	{r4, r5, r6, pc}
 8000944:	f1c4 0520 	rsb	r5, r4, #32
 8000948:	fa00 f205 	lsl.w	r2, r0, r5
 800094c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000950:	fa20 f304 	lsr.w	r3, r0, r4
 8000954:	fa01 f205 	lsl.w	r2, r1, r5
 8000958:	ea43 0302 	orr.w	r3, r3, r2
 800095c:	fa21 f004 	lsr.w	r0, r1, r4
 8000960:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000964:	fa21 f204 	lsr.w	r2, r1, r4
 8000968:	ea20 0002 	bic.w	r0, r0, r2
 800096c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000970:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000974:	bf08      	it	eq
 8000976:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800097a:	bd70      	pop	{r4, r5, r6, pc}
 800097c:	f094 0f00 	teq	r4, #0
 8000980:	d10f      	bne.n	80009a2 <__aeabi_dmul+0x1c2>
 8000982:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000986:	0040      	lsls	r0, r0, #1
 8000988:	eb41 0101 	adc.w	r1, r1, r1
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	bf08      	it	eq
 8000992:	3c01      	subeq	r4, #1
 8000994:	d0f7      	beq.n	8000986 <__aeabi_dmul+0x1a6>
 8000996:	ea41 0106 	orr.w	r1, r1, r6
 800099a:	f095 0f00 	teq	r5, #0
 800099e:	bf18      	it	ne
 80009a0:	4770      	bxne	lr
 80009a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80009a6:	0052      	lsls	r2, r2, #1
 80009a8:	eb43 0303 	adc.w	r3, r3, r3
 80009ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80009b0:	bf08      	it	eq
 80009b2:	3d01      	subeq	r5, #1
 80009b4:	d0f7      	beq.n	80009a6 <__aeabi_dmul+0x1c6>
 80009b6:	ea43 0306 	orr.w	r3, r3, r6
 80009ba:	4770      	bx	lr
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c4:	bf18      	it	ne
 80009c6:	ea95 0f0c 	teqne	r5, ip
 80009ca:	d00c      	beq.n	80009e6 <__aeabi_dmul+0x206>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	d1d1      	bne.n	800097c <__aeabi_dmul+0x19c>
 80009d8:	ea81 0103 	eor.w	r1, r1, r3
 80009dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80009e0:	f04f 0000 	mov.w	r0, #0
 80009e4:	bd70      	pop	{r4, r5, r6, pc}
 80009e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009ea:	bf06      	itte	eq
 80009ec:	4610      	moveq	r0, r2
 80009ee:	4619      	moveq	r1, r3
 80009f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f4:	d019      	beq.n	8000a2a <__aeabi_dmul+0x24a>
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	d102      	bne.n	8000a02 <__aeabi_dmul+0x222>
 80009fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a00:	d113      	bne.n	8000a2a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	d105      	bne.n	8000a14 <__aeabi_dmul+0x234>
 8000a08:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a0c:	bf1c      	itt	ne
 8000a0e:	4610      	movne	r0, r2
 8000a10:	4619      	movne	r1, r3
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dmul+0x24a>
 8000a14:	ea81 0103 	eor.w	r1, r1, r3
 8000a18:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a1c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a20:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	bd70      	pop	{r4, r5, r6, pc}
 8000a2a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a2e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000a32:	bd70      	pop	{r4, r5, r6, pc}

08000a34 <__aeabi_ddiv>:
 8000a34:	b570      	push	{r4, r5, r6, lr}
 8000a36:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a3a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000a3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a42:	bf1d      	ittte	ne
 8000a44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a48:	ea94 0f0c 	teqne	r4, ip
 8000a4c:	ea95 0f0c 	teqne	r5, ip
 8000a50:	f000 f8a7 	bleq	8000ba2 <__aeabi_ddiv+0x16e>
 8000a54:	eba4 0405 	sub.w	r4, r4, r5
 8000a58:	ea81 0e03 	eor.w	lr, r1, r3
 8000a5c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a60:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000a64:	f000 8088 	beq.w	8000b78 <__aeabi_ddiv+0x144>
 8000a68:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000a6c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000a70:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000a74:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000a78:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000a7c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000a80:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000a84:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000a88:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000a8c:	429d      	cmp	r5, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4296      	cmpeq	r6, r2
 8000a92:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000a96:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000a9a:	d202      	bcs.n	8000aa2 <__aeabi_ddiv+0x6e>
 8000a9c:	085b      	lsrs	r3, r3, #1
 8000a9e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000aa2:	1ab6      	subs	r6, r6, r2
 8000aa4:	eb65 0503 	sbc.w	r5, r5, r3
 8000aa8:	085b      	lsrs	r3, r3, #1
 8000aaa:	ea4f 0232 	mov.w	r2, r2, rrx
 8000aae:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000ab2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000ab6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000aba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000abe:	bf22      	ittt	cs
 8000ac0:	1ab6      	subcs	r6, r6, r2
 8000ac2:	4675      	movcs	r5, lr
 8000ac4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ac8:	085b      	lsrs	r3, r3, #1
 8000aca:	ea4f 0232 	mov.w	r2, r2, rrx
 8000ace:	ebb6 0e02 	subs.w	lr, r6, r2
 8000ad2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000ad6:	bf22      	ittt	cs
 8000ad8:	1ab6      	subcs	r6, r6, r2
 8000ada:	4675      	movcs	r5, lr
 8000adc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ae0:	085b      	lsrs	r3, r3, #1
 8000ae2:	ea4f 0232 	mov.w	r2, r2, rrx
 8000ae6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000aea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000aee:	bf22      	ittt	cs
 8000af0:	1ab6      	subcs	r6, r6, r2
 8000af2:	4675      	movcs	r5, lr
 8000af4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000af8:	085b      	lsrs	r3, r3, #1
 8000afa:	ea4f 0232 	mov.w	r2, r2, rrx
 8000afe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b06:	bf22      	ittt	cs
 8000b08:	1ab6      	subcs	r6, r6, r2
 8000b0a:	4675      	movcs	r5, lr
 8000b0c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b10:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b14:	d018      	beq.n	8000b48 <__aeabi_ddiv+0x114>
 8000b16:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b1a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000b1e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000b22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b26:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000b2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000b2e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000b32:	d1c0      	bne.n	8000ab6 <__aeabi_ddiv+0x82>
 8000b34:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000b38:	d10b      	bne.n	8000b52 <__aeabi_ddiv+0x11e>
 8000b3a:	ea41 0100 	orr.w	r1, r1, r0
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000b46:	e7b6      	b.n	8000ab6 <__aeabi_ddiv+0x82>
 8000b48:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000b4c:	bf04      	itt	eq
 8000b4e:	4301      	orreq	r1, r0
 8000b50:	2000      	moveq	r0, #0
 8000b52:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000b56:	bf88      	it	hi
 8000b58:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000b5c:	f63f aeaf 	bhi.w	80008be <__aeabi_dmul+0xde>
 8000b60:	ebb5 0c03 	subs.w	ip, r5, r3
 8000b64:	bf04      	itt	eq
 8000b66:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000b6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000b6e:	f150 0000 	adcs.w	r0, r0, #0
 8000b72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b76:	bd70      	pop	{r4, r5, r6, pc}
 8000b78:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000b7c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000b80:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000b84:	bfc2      	ittt	gt
 8000b86:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b8a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b8e:	bd70      	popgt	{r4, r5, r6, pc}
 8000b90:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b94:	f04f 0e00 	mov.w	lr, #0
 8000b98:	3c01      	subs	r4, #1
 8000b9a:	e690      	b.n	80008be <__aeabi_dmul+0xde>
 8000b9c:	ea45 0e06 	orr.w	lr, r5, r6
 8000ba0:	e68d      	b.n	80008be <__aeabi_dmul+0xde>
 8000ba2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ba6:	ea94 0f0c 	teq	r4, ip
 8000baa:	bf08      	it	eq
 8000bac:	ea95 0f0c 	teqeq	r5, ip
 8000bb0:	f43f af3b 	beq.w	8000a2a <__aeabi_dmul+0x24a>
 8000bb4:	ea94 0f0c 	teq	r4, ip
 8000bb8:	d10a      	bne.n	8000bd0 <__aeabi_ddiv+0x19c>
 8000bba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000bbe:	f47f af34 	bne.w	8000a2a <__aeabi_dmul+0x24a>
 8000bc2:	ea95 0f0c 	teq	r5, ip
 8000bc6:	f47f af25 	bne.w	8000a14 <__aeabi_dmul+0x234>
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4619      	mov	r1, r3
 8000bce:	e72c      	b.n	8000a2a <__aeabi_dmul+0x24a>
 8000bd0:	ea95 0f0c 	teq	r5, ip
 8000bd4:	d106      	bne.n	8000be4 <__aeabi_ddiv+0x1b0>
 8000bd6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000bda:	f43f aefd 	beq.w	80009d8 <__aeabi_dmul+0x1f8>
 8000bde:	4610      	mov	r0, r2
 8000be0:	4619      	mov	r1, r3
 8000be2:	e722      	b.n	8000a2a <__aeabi_dmul+0x24a>
 8000be4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000be8:	bf18      	it	ne
 8000bea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000bee:	f47f aec5 	bne.w	800097c <__aeabi_dmul+0x19c>
 8000bf2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000bf6:	f47f af0d 	bne.w	8000a14 <__aeabi_dmul+0x234>
 8000bfa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000bfe:	f47f aeeb 	bne.w	80009d8 <__aeabi_dmul+0x1f8>
 8000c02:	e712      	b.n	8000a2a <__aeabi_dmul+0x24a>

08000c04 <__gedf2>:
 8000c04:	f04f 3cff 	mov.w	ip, #4294967295
 8000c08:	e006      	b.n	8000c18 <__cmpdf2+0x4>
 8000c0a:	bf00      	nop

08000c0c <__ledf2>:
 8000c0c:	f04f 0c01 	mov.w	ip, #1
 8000c10:	e002      	b.n	8000c18 <__cmpdf2+0x4>
 8000c12:	bf00      	nop

08000c14 <__cmpdf2>:
 8000c14:	f04f 0c01 	mov.w	ip, #1
 8000c18:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000c2e:	d01b      	beq.n	8000c68 <__cmpdf2+0x54>
 8000c30:	b001      	add	sp, #4
 8000c32:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000c36:	bf0c      	ite	eq
 8000c38:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000c3c:	ea91 0f03 	teqne	r1, r3
 8000c40:	bf02      	ittt	eq
 8000c42:	ea90 0f02 	teqeq	r0, r2
 8000c46:	2000      	moveq	r0, #0
 8000c48:	4770      	bxeq	lr
 8000c4a:	f110 0f00 	cmn.w	r0, #0
 8000c4e:	ea91 0f03 	teq	r1, r3
 8000c52:	bf58      	it	pl
 8000c54:	4299      	cmppl	r1, r3
 8000c56:	bf08      	it	eq
 8000c58:	4290      	cmpeq	r0, r2
 8000c5a:	bf2c      	ite	cs
 8000c5c:	17d8      	asrcs	r0, r3, #31
 8000c5e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000c62:	f040 0001 	orr.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c70:	d102      	bne.n	8000c78 <__cmpdf2+0x64>
 8000c72:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c76:	d107      	bne.n	8000c88 <__cmpdf2+0x74>
 8000c78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c80:	d1d6      	bne.n	8000c30 <__cmpdf2+0x1c>
 8000c82:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c86:	d0d3      	beq.n	8000c30 <__cmpdf2+0x1c>
 8000c88:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_cdrcmple>:
 8000c90:	4684      	mov	ip, r0
 8000c92:	4610      	mov	r0, r2
 8000c94:	4662      	mov	r2, ip
 8000c96:	468c      	mov	ip, r1
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4663      	mov	r3, ip
 8000c9c:	e000      	b.n	8000ca0 <__aeabi_cdcmpeq>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_cdcmpeq>:
 8000ca0:	b501      	push	{r0, lr}
 8000ca2:	f7ff ffb7 	bl	8000c14 <__cmpdf2>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	bf48      	it	mi
 8000caa:	f110 0f00 	cmnmi.w	r0, #0
 8000cae:	bd01      	pop	{r0, pc}

08000cb0 <__aeabi_dcmpeq>:
 8000cb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cb4:	f7ff fff4 	bl	8000ca0 <__aeabi_cdcmpeq>
 8000cb8:	bf0c      	ite	eq
 8000cba:	2001      	moveq	r0, #1
 8000cbc:	2000      	movne	r0, #0
 8000cbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_dcmplt>:
 8000cc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cc8:	f7ff ffea 	bl	8000ca0 <__aeabi_cdcmpeq>
 8000ccc:	bf34      	ite	cc
 8000cce:	2001      	movcc	r0, #1
 8000cd0:	2000      	movcs	r0, #0
 8000cd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_dcmple>:
 8000cd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cdc:	f7ff ffe0 	bl	8000ca0 <__aeabi_cdcmpeq>
 8000ce0:	bf94      	ite	ls
 8000ce2:	2001      	movls	r0, #1
 8000ce4:	2000      	movhi	r0, #0
 8000ce6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cea:	bf00      	nop

08000cec <__aeabi_dcmpge>:
 8000cec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cf0:	f7ff ffce 	bl	8000c90 <__aeabi_cdrcmple>
 8000cf4:	bf94      	ite	ls
 8000cf6:	2001      	movls	r0, #1
 8000cf8:	2000      	movhi	r0, #0
 8000cfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cfe:	bf00      	nop

08000d00 <__aeabi_dcmpgt>:
 8000d00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d04:	f7ff ffc4 	bl	8000c90 <__aeabi_cdrcmple>
 8000d08:	bf34      	ite	cc
 8000d0a:	2001      	movcc	r0, #1
 8000d0c:	2000      	movcs	r0, #0
 8000d0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d12:	bf00      	nop

08000d14 <__aeabi_ldivmod>:
 8000d14:	b97b      	cbnz	r3, 8000d36 <__aeabi_ldivmod+0x22>
 8000d16:	b972      	cbnz	r2, 8000d36 <__aeabi_ldivmod+0x22>
 8000d18:	2900      	cmp	r1, #0
 8000d1a:	bfbe      	ittt	lt
 8000d1c:	2000      	movlt	r0, #0
 8000d1e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d22:	e006      	blt.n	8000d32 <__aeabi_ldivmod+0x1e>
 8000d24:	bf08      	it	eq
 8000d26:	2800      	cmpeq	r0, #0
 8000d28:	bf1c      	itt	ne
 8000d2a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d2e:	f04f 30ff 	movne.w	r0, #4294967295
 8000d32:	f000 ba09 	b.w	8001148 <__aeabi_idiv0>
 8000d36:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d3a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d3e:	2900      	cmp	r1, #0
 8000d40:	db09      	blt.n	8000d56 <__aeabi_ldivmod+0x42>
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db1a      	blt.n	8000d7c <__aeabi_ldivmod+0x68>
 8000d46:	f000 f883 	bl	8000e50 <__udivmoddi4>
 8000d4a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d52:	b004      	add	sp, #16
 8000d54:	4770      	bx	lr
 8000d56:	4240      	negs	r0, r0
 8000d58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	db1b      	blt.n	8000d98 <__aeabi_ldivmod+0x84>
 8000d60:	f000 f876 	bl	8000e50 <__udivmoddi4>
 8000d64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d6c:	b004      	add	sp, #16
 8000d6e:	4240      	negs	r0, r0
 8000d70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d74:	4252      	negs	r2, r2
 8000d76:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d7a:	4770      	bx	lr
 8000d7c:	4252      	negs	r2, r2
 8000d7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d82:	f000 f865 	bl	8000e50 <__udivmoddi4>
 8000d86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d8e:	b004      	add	sp, #16
 8000d90:	4240      	negs	r0, r0
 8000d92:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d96:	4770      	bx	lr
 8000d98:	4252      	negs	r2, r2
 8000d9a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d9e:	f000 f857 	bl	8000e50 <__udivmoddi4>
 8000da2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000da6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000daa:	b004      	add	sp, #16
 8000dac:	4252      	negs	r2, r2
 8000dae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_uldivmod>:
 8000db4:	b953      	cbnz	r3, 8000dcc <__aeabi_uldivmod+0x18>
 8000db6:	b94a      	cbnz	r2, 8000dcc <__aeabi_uldivmod+0x18>
 8000db8:	2900      	cmp	r1, #0
 8000dba:	bf08      	it	eq
 8000dbc:	2800      	cmpeq	r0, #0
 8000dbe:	bf1c      	itt	ne
 8000dc0:	f04f 31ff 	movne.w	r1, #4294967295
 8000dc4:	f04f 30ff 	movne.w	r0, #4294967295
 8000dc8:	f000 b9be 	b.w	8001148 <__aeabi_idiv0>
 8000dcc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dd0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dd4:	f000 f83c 	bl	8000e50 <__udivmoddi4>
 8000dd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ddc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000de0:	b004      	add	sp, #16
 8000de2:	4770      	bx	lr

08000de4 <__aeabi_d2lz>:
 8000de4:	b538      	push	{r3, r4, r5, lr}
 8000de6:	2200      	movs	r2, #0
 8000de8:	2300      	movs	r3, #0
 8000dea:	4604      	mov	r4, r0
 8000dec:	460d      	mov	r5, r1
 8000dee:	f7ff ff69 	bl	8000cc4 <__aeabi_dcmplt>
 8000df2:	b928      	cbnz	r0, 8000e00 <__aeabi_d2lz+0x1c>
 8000df4:	4620      	mov	r0, r4
 8000df6:	4629      	mov	r1, r5
 8000df8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000dfc:	f000 b80a 	b.w	8000e14 <__aeabi_d2ulz>
 8000e00:	4620      	mov	r0, r4
 8000e02:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000e06:	f000 f805 	bl	8000e14 <__aeabi_d2ulz>
 8000e0a:	4240      	negs	r0, r0
 8000e0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e10:	bd38      	pop	{r3, r4, r5, pc}
 8000e12:	bf00      	nop

08000e14 <__aeabi_d2ulz>:
 8000e14:	b5d0      	push	{r4, r6, r7, lr}
 8000e16:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <__aeabi_d2ulz+0x34>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	4606      	mov	r6, r0
 8000e1c:	460f      	mov	r7, r1
 8000e1e:	f7ff fcdf 	bl	80007e0 <__aeabi_dmul>
 8000e22:	f000 f993 	bl	800114c <__aeabi_d2uiz>
 8000e26:	4604      	mov	r4, r0
 8000e28:	f7ff fc60 	bl	80006ec <__aeabi_ui2d>
 8000e2c:	4b07      	ldr	r3, [pc, #28]	@ (8000e4c <__aeabi_d2ulz+0x38>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f7ff fcd6 	bl	80007e0 <__aeabi_dmul>
 8000e34:	4602      	mov	r2, r0
 8000e36:	460b      	mov	r3, r1
 8000e38:	4630      	mov	r0, r6
 8000e3a:	4639      	mov	r1, r7
 8000e3c:	f7ff fb18 	bl	8000470 <__aeabi_dsub>
 8000e40:	f000 f984 	bl	800114c <__aeabi_d2uiz>
 8000e44:	4621      	mov	r1, r4
 8000e46:	bdd0      	pop	{r4, r6, r7, pc}
 8000e48:	3df00000 	.word	0x3df00000
 8000e4c:	41f00000 	.word	0x41f00000

08000e50 <__udivmoddi4>:
 8000e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e54:	9d08      	ldr	r5, [sp, #32]
 8000e56:	468e      	mov	lr, r1
 8000e58:	4604      	mov	r4, r0
 8000e5a:	4688      	mov	r8, r1
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d14a      	bne.n	8000ef6 <__udivmoddi4+0xa6>
 8000e60:	428a      	cmp	r2, r1
 8000e62:	4617      	mov	r7, r2
 8000e64:	d962      	bls.n	8000f2c <__udivmoddi4+0xdc>
 8000e66:	fab2 f682 	clz	r6, r2
 8000e6a:	b14e      	cbz	r6, 8000e80 <__udivmoddi4+0x30>
 8000e6c:	f1c6 0320 	rsb	r3, r6, #32
 8000e70:	fa01 f806 	lsl.w	r8, r1, r6
 8000e74:	fa20 f303 	lsr.w	r3, r0, r3
 8000e78:	40b7      	lsls	r7, r6
 8000e7a:	ea43 0808 	orr.w	r8, r3, r8
 8000e7e:	40b4      	lsls	r4, r6
 8000e80:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e84:	fa1f fc87 	uxth.w	ip, r7
 8000e88:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e8c:	0c23      	lsrs	r3, r4, #16
 8000e8e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fb01 f20c 	mul.w	r2, r1, ip
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d909      	bls.n	8000eb2 <__udivmoddi4+0x62>
 8000e9e:	18fb      	adds	r3, r7, r3
 8000ea0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ea4:	f080 80ea 	bcs.w	800107c <__udivmoddi4+0x22c>
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	f240 80e7 	bls.w	800107c <__udivmoddi4+0x22c>
 8000eae:	3902      	subs	r1, #2
 8000eb0:	443b      	add	r3, r7
 8000eb2:	1a9a      	subs	r2, r3, r2
 8000eb4:	b2a3      	uxth	r3, r4
 8000eb6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000eba:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ebe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ec2:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ec6:	459c      	cmp	ip, r3
 8000ec8:	d909      	bls.n	8000ede <__udivmoddi4+0x8e>
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ed0:	f080 80d6 	bcs.w	8001080 <__udivmoddi4+0x230>
 8000ed4:	459c      	cmp	ip, r3
 8000ed6:	f240 80d3 	bls.w	8001080 <__udivmoddi4+0x230>
 8000eda:	443b      	add	r3, r7
 8000edc:	3802      	subs	r0, #2
 8000ede:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ee2:	eba3 030c 	sub.w	r3, r3, ip
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	b11d      	cbz	r5, 8000ef2 <__udivmoddi4+0xa2>
 8000eea:	40f3      	lsrs	r3, r6
 8000eec:	2200      	movs	r2, #0
 8000eee:	e9c5 3200 	strd	r3, r2, [r5]
 8000ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	d905      	bls.n	8000f06 <__udivmoddi4+0xb6>
 8000efa:	b10d      	cbz	r5, 8000f00 <__udivmoddi4+0xb0>
 8000efc:	e9c5 0100 	strd	r0, r1, [r5]
 8000f00:	2100      	movs	r1, #0
 8000f02:	4608      	mov	r0, r1
 8000f04:	e7f5      	b.n	8000ef2 <__udivmoddi4+0xa2>
 8000f06:	fab3 f183 	clz	r1, r3
 8000f0a:	2900      	cmp	r1, #0
 8000f0c:	d146      	bne.n	8000f9c <__udivmoddi4+0x14c>
 8000f0e:	4573      	cmp	r3, lr
 8000f10:	d302      	bcc.n	8000f18 <__udivmoddi4+0xc8>
 8000f12:	4282      	cmp	r2, r0
 8000f14:	f200 8105 	bhi.w	8001122 <__udivmoddi4+0x2d2>
 8000f18:	1a84      	subs	r4, r0, r2
 8000f1a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f1e:	2001      	movs	r0, #1
 8000f20:	4690      	mov	r8, r2
 8000f22:	2d00      	cmp	r5, #0
 8000f24:	d0e5      	beq.n	8000ef2 <__udivmoddi4+0xa2>
 8000f26:	e9c5 4800 	strd	r4, r8, [r5]
 8000f2a:	e7e2      	b.n	8000ef2 <__udivmoddi4+0xa2>
 8000f2c:	2a00      	cmp	r2, #0
 8000f2e:	f000 8090 	beq.w	8001052 <__udivmoddi4+0x202>
 8000f32:	fab2 f682 	clz	r6, r2
 8000f36:	2e00      	cmp	r6, #0
 8000f38:	f040 80a4 	bne.w	8001084 <__udivmoddi4+0x234>
 8000f3c:	1a8a      	subs	r2, r1, r2
 8000f3e:	0c03      	lsrs	r3, r0, #16
 8000f40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f44:	b280      	uxth	r0, r0
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	2101      	movs	r1, #1
 8000f4a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f4e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f56:	fb04 f20c 	mul.w	r2, r4, ip
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x11e>
 8000f5e:	18fb      	adds	r3, r7, r3
 8000f60:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f64:	d202      	bcs.n	8000f6c <__udivmoddi4+0x11c>
 8000f66:	429a      	cmp	r2, r3
 8000f68:	f200 80e0 	bhi.w	800112c <__udivmoddi4+0x2dc>
 8000f6c:	46c4      	mov	ip, r8
 8000f6e:	1a9b      	subs	r3, r3, r2
 8000f70:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f74:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f78:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f7c:	fb02 f404 	mul.w	r4, r2, r4
 8000f80:	429c      	cmp	r4, r3
 8000f82:	d907      	bls.n	8000f94 <__udivmoddi4+0x144>
 8000f84:	18fb      	adds	r3, r7, r3
 8000f86:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f8a:	d202      	bcs.n	8000f92 <__udivmoddi4+0x142>
 8000f8c:	429c      	cmp	r4, r3
 8000f8e:	f200 80ca 	bhi.w	8001126 <__udivmoddi4+0x2d6>
 8000f92:	4602      	mov	r2, r0
 8000f94:	1b1b      	subs	r3, r3, r4
 8000f96:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f9a:	e7a5      	b.n	8000ee8 <__udivmoddi4+0x98>
 8000f9c:	f1c1 0620 	rsb	r6, r1, #32
 8000fa0:	408b      	lsls	r3, r1
 8000fa2:	fa22 f706 	lsr.w	r7, r2, r6
 8000fa6:	431f      	orrs	r7, r3
 8000fa8:	fa0e f401 	lsl.w	r4, lr, r1
 8000fac:	fa20 f306 	lsr.w	r3, r0, r6
 8000fb0:	fa2e fe06 	lsr.w	lr, lr, r6
 8000fb4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000fb8:	4323      	orrs	r3, r4
 8000fba:	fa00 f801 	lsl.w	r8, r0, r1
 8000fbe:	fa1f fc87 	uxth.w	ip, r7
 8000fc2:	fbbe f0f9 	udiv	r0, lr, r9
 8000fc6:	0c1c      	lsrs	r4, r3, #16
 8000fc8:	fb09 ee10 	mls	lr, r9, r0, lr
 8000fcc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000fd0:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fd4:	45a6      	cmp	lr, r4
 8000fd6:	fa02 f201 	lsl.w	r2, r2, r1
 8000fda:	d909      	bls.n	8000ff0 <__udivmoddi4+0x1a0>
 8000fdc:	193c      	adds	r4, r7, r4
 8000fde:	f100 3aff 	add.w	sl, r0, #4294967295
 8000fe2:	f080 809c 	bcs.w	800111e <__udivmoddi4+0x2ce>
 8000fe6:	45a6      	cmp	lr, r4
 8000fe8:	f240 8099 	bls.w	800111e <__udivmoddi4+0x2ce>
 8000fec:	3802      	subs	r0, #2
 8000fee:	443c      	add	r4, r7
 8000ff0:	eba4 040e 	sub.w	r4, r4, lr
 8000ff4:	fa1f fe83 	uxth.w	lr, r3
 8000ff8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ffc:	fb09 4413 	mls	r4, r9, r3, r4
 8001000:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001004:	fb03 fc0c 	mul.w	ip, r3, ip
 8001008:	45a4      	cmp	ip, r4
 800100a:	d908      	bls.n	800101e <__udivmoddi4+0x1ce>
 800100c:	193c      	adds	r4, r7, r4
 800100e:	f103 3eff 	add.w	lr, r3, #4294967295
 8001012:	f080 8082 	bcs.w	800111a <__udivmoddi4+0x2ca>
 8001016:	45a4      	cmp	ip, r4
 8001018:	d97f      	bls.n	800111a <__udivmoddi4+0x2ca>
 800101a:	3b02      	subs	r3, #2
 800101c:	443c      	add	r4, r7
 800101e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001022:	eba4 040c 	sub.w	r4, r4, ip
 8001026:	fba0 ec02 	umull	lr, ip, r0, r2
 800102a:	4564      	cmp	r4, ip
 800102c:	4673      	mov	r3, lr
 800102e:	46e1      	mov	r9, ip
 8001030:	d362      	bcc.n	80010f8 <__udivmoddi4+0x2a8>
 8001032:	d05f      	beq.n	80010f4 <__udivmoddi4+0x2a4>
 8001034:	b15d      	cbz	r5, 800104e <__udivmoddi4+0x1fe>
 8001036:	ebb8 0203 	subs.w	r2, r8, r3
 800103a:	eb64 0409 	sbc.w	r4, r4, r9
 800103e:	fa04 f606 	lsl.w	r6, r4, r6
 8001042:	fa22 f301 	lsr.w	r3, r2, r1
 8001046:	431e      	orrs	r6, r3
 8001048:	40cc      	lsrs	r4, r1
 800104a:	e9c5 6400 	strd	r6, r4, [r5]
 800104e:	2100      	movs	r1, #0
 8001050:	e74f      	b.n	8000ef2 <__udivmoddi4+0xa2>
 8001052:	fbb1 fcf2 	udiv	ip, r1, r2
 8001056:	0c01      	lsrs	r1, r0, #16
 8001058:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800105c:	b280      	uxth	r0, r0
 800105e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001062:	463b      	mov	r3, r7
 8001064:	4638      	mov	r0, r7
 8001066:	463c      	mov	r4, r7
 8001068:	46b8      	mov	r8, r7
 800106a:	46be      	mov	lr, r7
 800106c:	2620      	movs	r6, #32
 800106e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001072:	eba2 0208 	sub.w	r2, r2, r8
 8001076:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800107a:	e766      	b.n	8000f4a <__udivmoddi4+0xfa>
 800107c:	4601      	mov	r1, r0
 800107e:	e718      	b.n	8000eb2 <__udivmoddi4+0x62>
 8001080:	4610      	mov	r0, r2
 8001082:	e72c      	b.n	8000ede <__udivmoddi4+0x8e>
 8001084:	f1c6 0220 	rsb	r2, r6, #32
 8001088:	fa2e f302 	lsr.w	r3, lr, r2
 800108c:	40b7      	lsls	r7, r6
 800108e:	40b1      	lsls	r1, r6
 8001090:	fa20 f202 	lsr.w	r2, r0, r2
 8001094:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001098:	430a      	orrs	r2, r1
 800109a:	fbb3 f8fe 	udiv	r8, r3, lr
 800109e:	b2bc      	uxth	r4, r7
 80010a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80010a4:	0c11      	lsrs	r1, r2, #16
 80010a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010aa:	fb08 f904 	mul.w	r9, r8, r4
 80010ae:	40b0      	lsls	r0, r6
 80010b0:	4589      	cmp	r9, r1
 80010b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80010b6:	b280      	uxth	r0, r0
 80010b8:	d93e      	bls.n	8001138 <__udivmoddi4+0x2e8>
 80010ba:	1879      	adds	r1, r7, r1
 80010bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80010c0:	d201      	bcs.n	80010c6 <__udivmoddi4+0x276>
 80010c2:	4589      	cmp	r9, r1
 80010c4:	d81f      	bhi.n	8001106 <__udivmoddi4+0x2b6>
 80010c6:	eba1 0109 	sub.w	r1, r1, r9
 80010ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80010ce:	fb09 f804 	mul.w	r8, r9, r4
 80010d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80010d6:	b292      	uxth	r2, r2
 80010d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010dc:	4542      	cmp	r2, r8
 80010de:	d229      	bcs.n	8001134 <__udivmoddi4+0x2e4>
 80010e0:	18ba      	adds	r2, r7, r2
 80010e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80010e6:	d2c4      	bcs.n	8001072 <__udivmoddi4+0x222>
 80010e8:	4542      	cmp	r2, r8
 80010ea:	d2c2      	bcs.n	8001072 <__udivmoddi4+0x222>
 80010ec:	f1a9 0102 	sub.w	r1, r9, #2
 80010f0:	443a      	add	r2, r7
 80010f2:	e7be      	b.n	8001072 <__udivmoddi4+0x222>
 80010f4:	45f0      	cmp	r8, lr
 80010f6:	d29d      	bcs.n	8001034 <__udivmoddi4+0x1e4>
 80010f8:	ebbe 0302 	subs.w	r3, lr, r2
 80010fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001100:	3801      	subs	r0, #1
 8001102:	46e1      	mov	r9, ip
 8001104:	e796      	b.n	8001034 <__udivmoddi4+0x1e4>
 8001106:	eba7 0909 	sub.w	r9, r7, r9
 800110a:	4449      	add	r1, r9
 800110c:	f1a8 0c02 	sub.w	ip, r8, #2
 8001110:	fbb1 f9fe 	udiv	r9, r1, lr
 8001114:	fb09 f804 	mul.w	r8, r9, r4
 8001118:	e7db      	b.n	80010d2 <__udivmoddi4+0x282>
 800111a:	4673      	mov	r3, lr
 800111c:	e77f      	b.n	800101e <__udivmoddi4+0x1ce>
 800111e:	4650      	mov	r0, sl
 8001120:	e766      	b.n	8000ff0 <__udivmoddi4+0x1a0>
 8001122:	4608      	mov	r0, r1
 8001124:	e6fd      	b.n	8000f22 <__udivmoddi4+0xd2>
 8001126:	443b      	add	r3, r7
 8001128:	3a02      	subs	r2, #2
 800112a:	e733      	b.n	8000f94 <__udivmoddi4+0x144>
 800112c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001130:	443b      	add	r3, r7
 8001132:	e71c      	b.n	8000f6e <__udivmoddi4+0x11e>
 8001134:	4649      	mov	r1, r9
 8001136:	e79c      	b.n	8001072 <__udivmoddi4+0x222>
 8001138:	eba1 0109 	sub.w	r1, r1, r9
 800113c:	46c4      	mov	ip, r8
 800113e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001142:	fb09 f804 	mul.w	r8, r9, r4
 8001146:	e7c4      	b.n	80010d2 <__udivmoddi4+0x282>

08001148 <__aeabi_idiv0>:
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop

0800114c <__aeabi_d2uiz>:
 800114c:	004a      	lsls	r2, r1, #1
 800114e:	d211      	bcs.n	8001174 <__aeabi_d2uiz+0x28>
 8001150:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8001154:	d211      	bcs.n	800117a <__aeabi_d2uiz+0x2e>
 8001156:	d50d      	bpl.n	8001174 <__aeabi_d2uiz+0x28>
 8001158:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800115c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8001160:	d40e      	bmi.n	8001180 <__aeabi_d2uiz+0x34>
 8001162:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001166:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800116a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800116e:	fa23 f002 	lsr.w	r0, r3, r2
 8001172:	4770      	bx	lr
 8001174:	f04f 0000 	mov.w	r0, #0
 8001178:	4770      	bx	lr
 800117a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800117e:	d102      	bne.n	8001186 <__aeabi_d2uiz+0x3a>
 8001180:	f04f 30ff 	mov.w	r0, #4294967295
 8001184:	4770      	bx	lr
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	4770      	bx	lr

0800118c <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af02      	add	r7, sp, #8
 8001192:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8001194:	2334      	movs	r3, #52	@ 0x34
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800119c:	4a10      	ldr	r2, [pc, #64]	@ (80011e0 <tx_application_define+0x54>)
 800119e:	4911      	ldr	r1, [pc, #68]	@ (80011e4 <tx_application_define+0x58>)
 80011a0:	4811      	ldr	r0, [pc, #68]	@ (80011e8 <tx_application_define+0x5c>)
 80011a2:	f00d fad7 	bl	800e754 <_txe_byte_pool_create>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d104      	bne.n	80011b6 <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 80011ac:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <tx_application_define+0x5c>)
 80011ae:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 80011b0:	68f8      	ldr	r0, [r7, #12]
 80011b2:	f000 f821 	bl	80011f8 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_host_app_byte_pool, "Ux App memory pool", ux_host_byte_pool_buffer, UX_HOST_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80011b6:	2334      	movs	r3, #52	@ 0x34
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 80011be:	4a0b      	ldr	r2, [pc, #44]	@ (80011ec <tx_application_define+0x60>)
 80011c0:	490b      	ldr	r1, [pc, #44]	@ (80011f0 <tx_application_define+0x64>)
 80011c2:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <tx_application_define+0x68>)
 80011c4:	f00d fac6 	bl	800e754 <_txe_byte_pool_create>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d104      	bne.n	80011d8 <tx_application_define+0x4c>
  {
    /* USER CODE BEGIN UX_HOST_Byte_Pool_Success */

    /* USER CODE END UX_HOST_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_host_app_byte_pool;
 80011ce:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <tx_application_define+0x68>)
 80011d0:	60fb      	str	r3, [r7, #12]

    if (MX_USBX_Host_Init(memory_ptr) != UX_SUCCESS)
 80011d2:	68f8      	ldr	r0, [r7, #12]
 80011d4:	f012 fbec 	bl	80139b0 <MX_USBX_Host_Init>
    /* USER CODE BEGIN MX_USBX_Host_Init_Success */

    /* USER CODE END MX_USBX_Host_Init_Success */
  }

}
 80011d8:	bf00      	nop
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000118 	.word	0x20000118
 80011e4:	08018b08 	.word	0x08018b08
 80011e8:	2000c118 	.word	0x2000c118
 80011ec:	2000c14c 	.word	0x2000c14c
 80011f0:	08018b1c 	.word	0x08018b1c
 80011f4:	2001514c 	.word	0x2001514c

080011f8 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8001200:	2300      	movs	r3, #0
 8001202:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */
  (void)byte_pool;

  lgc_system_init(memory_ptr);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f012 fe71 	bl	8013ef0 <lgc_system_init>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 800120e:	68fb      	ldr	r3, [r7, #12]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 800121c:	f00a fb6a 	bl	800b8f4 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}

08001224 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	4b1f      	ldr	r3, [pc, #124]	@ (80012ac <MX_DMA_Init+0x88>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	4a1e      	ldr	r2, [pc, #120]	@ (80012ac <MX_DMA_Init+0x88>)
 8001234:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
 800123a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <MX_DMA_Init+0x88>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	603b      	str	r3, [r7, #0]
 800124a:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <MX_DMA_Init+0x88>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	4a17      	ldr	r2, [pc, #92]	@ (80012ac <MX_DMA_Init+0x88>)
 8001250:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001254:	6313      	str	r3, [r2, #48]	@ 0x30
 8001256:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <MX_DMA_Init+0x88>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001262:	2200      	movs	r2, #0
 8001264:	2100      	movs	r1, #0
 8001266:	200c      	movs	r0, #12
 8001268:	f000 ff48 	bl	80020fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800126c:	200c      	movs	r0, #12
 800126e:	f000 ff61 	bl	8002134 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2100      	movs	r1, #0
 8001276:	200e      	movs	r0, #14
 8001278:	f000 ff40 	bl	80020fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800127c:	200e      	movs	r0, #14
 800127e:	f000 ff59 	bl	8002134 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2100      	movs	r1, #0
 8001286:	2039      	movs	r0, #57	@ 0x39
 8001288:	f000 ff38 	bl	80020fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800128c:	2039      	movs	r0, #57	@ 0x39
 800128e:	f000 ff51 	bl	8002134 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2100      	movs	r1, #0
 8001296:	2045      	movs	r0, #69	@ 0x45
 8001298:	f000 ff30 	bl	80020fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800129c:	2045      	movs	r0, #69	@ 0x45
 800129e:	f000 ff49 	bl	8002134 <HAL_NVIC_EnableIRQ>

}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800

080012b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	613b      	str	r3, [r7, #16]
 80012ca:	4b49      	ldr	r3, [pc, #292]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a48      	ldr	r2, [pc, #288]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012d0:	f043 0304 	orr.w	r3, r3, #4
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b46      	ldr	r3, [pc, #280]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0304 	and.w	r3, r3, #4
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	4b42      	ldr	r3, [pc, #264]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a41      	ldr	r2, [pc, #260]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b3f      	ldr	r3, [pc, #252]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	4b3b      	ldr	r3, [pc, #236]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a3a      	ldr	r2, [pc, #232]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b38      	ldr	r3, [pc, #224]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	4b34      	ldr	r3, [pc, #208]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	4a33      	ldr	r2, [pc, #204]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001324:	f043 0302 	orr.w	r3, r3, #2
 8001328:	6313      	str	r3, [r2, #48]	@ 0x30
 800132a:	4b31      	ldr	r3, [pc, #196]	@ (80013f0 <MX_GPIO_Init+0x140>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	603b      	str	r3, [r7, #0]
 800133a:	4b2d      	ldr	r3, [pc, #180]	@ (80013f0 <MX_GPIO_Init+0x140>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	4a2c      	ldr	r2, [pc, #176]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001340:	f043 0308 	orr.w	r3, r3, #8
 8001344:	6313      	str	r3, [r2, #48]	@ 0x30
 8001346:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	f003 0308 	and.w	r3, r3, #8
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_DISPLAY_GPIO_Port, DIR_DISPLAY_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001358:	4826      	ldr	r0, [pc, #152]	@ (80013f4 <MX_GPIO_Init+0x144>)
 800135a:	f001 fd9b 	bl	8002e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DO_0_Pin|DO_1_Pin|DIR_SENSORES_Pin|D0_7_Pin
 800135e:	2200      	movs	r2, #0
 8001360:	f24c 210b 	movw	r1, #49675	@ 0xc20b
 8001364:	4824      	ldr	r0, [pc, #144]	@ (80013f8 <MX_GPIO_Init+0x148>)
 8001366:	f001 fd95 	bl	8002e94 <HAL_GPIO_WritePin>
                          |D0_2_Pin|D0_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DIR_DISPLAY_Pin */
  GPIO_InitStruct.Pin = DIR_DISPLAY_Pin;
 800136a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800136e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	2300      	movs	r3, #0
 800137a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_DISPLAY_GPIO_Port, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	481c      	ldr	r0, [pc, #112]	@ (80013f4 <MX_GPIO_Init+0x144>)
 8001384:	f001 fae6 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI_2_Pin DI_3_Pin DI_4_Pin DI_5_Pin */
  GPIO_InitStruct.Pin = DI_2_Pin|DI_3_Pin|DI_4_Pin|DI_5_Pin;
 8001388:	230f      	movs	r3, #15
 800138a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800138c:	2300      	movs	r3, #0
 800138e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4619      	mov	r1, r3
 800139a:	4816      	ldr	r0, [pc, #88]	@ (80013f4 <MX_GPIO_Init+0x144>)
 800139c:	f001 fada 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pin : DI_0_INT_Pin */
  GPIO_InitStruct.Pin = DI_0_INT_Pin;
 80013a0:	2301      	movs	r3, #1
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DI_0_INT_GPIO_Port, &GPIO_InitStruct);
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	4619      	mov	r1, r3
 80013b4:	4811      	ldr	r0, [pc, #68]	@ (80013fc <MX_GPIO_Init+0x14c>)
 80013b6:	f001 facd 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO_0_Pin DO_1_Pin DIR_SENSORES_Pin D0_7_Pin
                           D0_2_Pin D0_6_Pin */
  GPIO_InitStruct.Pin = DO_0_Pin|DO_1_Pin|DIR_SENSORES_Pin|D0_7_Pin
 80013ba:	f24c 230b 	movw	r3, #49675	@ 0xc20b
 80013be:	617b      	str	r3, [r7, #20]
                          |D0_2_Pin|D0_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c0:	2301      	movs	r3, #1
 80013c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c8:	2300      	movs	r3, #0
 80013ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	4809      	ldr	r0, [pc, #36]	@ (80013f8 <MX_GPIO_Init+0x148>)
 80013d4:	f001 fabe 	bl	8002954 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80013d8:	2200      	movs	r2, #0
 80013da:	2100      	movs	r1, #0
 80013dc:	2006      	movs	r0, #6
 80013de:	f000 fe8d 	bl	80020fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80013e2:	2006      	movs	r0, #6
 80013e4:	f000 fea6 	bl	8002134 <HAL_NVIC_EnableIRQ>

}
 80013e8:	bf00      	nop
 80013ea:	3728      	adds	r7, #40	@ 0x28
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40020800 	.word	0x40020800
 80013f8:	40020400 	.word	0x40020400
 80013fc:	40020000 	.word	0x40020000

08001400 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001404:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001406:	4a13      	ldr	r2, [pc, #76]	@ (8001454 <MX_I2C1_Init+0x54>)
 8001408:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800140a:	4b11      	ldr	r3, [pc, #68]	@ (8001450 <MX_I2C1_Init+0x50>)
 800140c:	4a12      	ldr	r2, [pc, #72]	@ (8001458 <MX_I2C1_Init+0x58>)
 800140e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001410:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001416:	4b0e      	ldr	r3, [pc, #56]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001418:	2200      	movs	r2, #0
 800141a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800141c:	4b0c      	ldr	r3, [pc, #48]	@ (8001450 <MX_I2C1_Init+0x50>)
 800141e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001422:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001424:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001426:	2200      	movs	r2, #0
 8001428:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800142a:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <MX_I2C1_Init+0x50>)
 800142c:	2200      	movs	r2, #0
 800142e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001430:	4b07      	ldr	r3, [pc, #28]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001432:	2200      	movs	r2, #0
 8001434:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001438:	2200      	movs	r2, #0
 800143a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800143c:	4804      	ldr	r0, [pc, #16]	@ (8001450 <MX_I2C1_Init+0x50>)
 800143e:	f003 fe71 	bl	8005124 <HAL_I2C_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001448:	f000 f910 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20015180 	.word	0x20015180
 8001454:	40005400 	.word	0x40005400
 8001458:	000186a0 	.word	0x000186a0

0800145c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	@ 0x28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a19      	ldr	r2, [pc, #100]	@ (80014e0 <HAL_I2C_MspInit+0x84>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d12b      	bne.n	80014d6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
 8001482:	4b18      	ldr	r3, [pc, #96]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	4a17      	ldr	r2, [pc, #92]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 8001488:	f043 0302 	orr.w	r3, r3, #2
 800148c:	6313      	str	r3, [r2, #48]	@ 0x30
 800148e:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800149a:	23c0      	movs	r3, #192	@ 0xc0
 800149c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800149e:	2312      	movs	r3, #18
 80014a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a6:	2303      	movs	r3, #3
 80014a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014aa:	2304      	movs	r3, #4
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4619      	mov	r1, r3
 80014b4:	480c      	ldr	r0, [pc, #48]	@ (80014e8 <HAL_I2C_MspInit+0x8c>)
 80014b6:	f001 fa4d 	bl	8002954 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	4a08      	ldr	r2, [pc, #32]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 80014c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ca:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014d6:	bf00      	nop
 80014d8:	3728      	adds	r7, #40	@ 0x28
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40005400 	.word	0x40005400
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40020400 	.word	0x40020400

080014ec <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001524 <HAL_I2C_MspDeInit+0x38>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d10d      	bne.n	800151a <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80014fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001528 <HAL_I2C_MspDeInit+0x3c>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	4a09      	ldr	r2, [pc, #36]	@ (8001528 <HAL_I2C_MspDeInit+0x3c>)
 8001504:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001508:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800150a:	2140      	movs	r1, #64	@ 0x40
 800150c:	4807      	ldr	r0, [pc, #28]	@ (800152c <HAL_I2C_MspDeInit+0x40>)
 800150e:	f001 fbb5 	bl	8002c7c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8001512:	2180      	movs	r1, #128	@ 0x80
 8001514:	4805      	ldr	r0, [pc, #20]	@ (800152c <HAL_I2C_MspDeInit+0x40>)
 8001516:	f001 fbb1 	bl	8002c7c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40005400 	.word	0x40005400
 8001528:	40023800 	.word	0x40023800
 800152c:	40020400 	.word	0x40020400

08001530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001534:	f000 fcc4 	bl	8001ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001538:	f000 f812 	bl	8001560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800153c:	f7ff feb8 	bl	80012b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001540:	f7ff fe70 	bl	8001224 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001544:	f000 fa14 	bl	8001970 <MX_USART6_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 8001548:	f000 fbec 	bl	8001d24 <MX_USB_OTG_FS_HCD_Init>
  MX_I2C1_Init();
 800154c:	f7ff ff58 	bl	8001400 <MX_I2C1_Init>
  MX_UART5_Init();
 8001550:	f000 f9ba 	bl	80018c8 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8001554:	f000 f9e2 	bl	800191c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8001558:	f7ff fe5e 	bl	8001218 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <main+0x2c>

08001560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b094      	sub	sp, #80	@ 0x50
 8001564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001566:	f107 031c 	add.w	r3, r7, #28
 800156a:	2234      	movs	r2, #52	@ 0x34
 800156c:	2100      	movs	r1, #0
 800156e:	4618      	mov	r0, r3
 8001570:	f017 fa7a 	bl	8018a68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001574:	f107 0308 	add.w	r3, r7, #8
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001584:	2300      	movs	r3, #0
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	4b2d      	ldr	r3, [pc, #180]	@ (8001640 <SystemClock_Config+0xe0>)
 800158a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158c:	4a2c      	ldr	r2, [pc, #176]	@ (8001640 <SystemClock_Config+0xe0>)
 800158e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001592:	6413      	str	r3, [r2, #64]	@ 0x40
 8001594:	4b2a      	ldr	r3, [pc, #168]	@ (8001640 <SystemClock_Config+0xe0>)
 8001596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001598:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800159c:	607b      	str	r3, [r7, #4]
 800159e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015a0:	2300      	movs	r3, #0
 80015a2:	603b      	str	r3, [r7, #0]
 80015a4:	4b27      	ldr	r3, [pc, #156]	@ (8001644 <SystemClock_Config+0xe4>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a26      	ldr	r2, [pc, #152]	@ (8001644 <SystemClock_Config+0xe4>)
 80015aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	4b24      	ldr	r3, [pc, #144]	@ (8001644 <SystemClock_Config+0xe4>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015b8:	603b      	str	r3, [r7, #0]
 80015ba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015bc:	2301      	movs	r3, #1
 80015be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015c6:	2302      	movs	r3, #2
 80015c8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015d0:	2308      	movs	r3, #8
 80015d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 80015d4:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80015d8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015da:	2302      	movs	r3, #2
 80015dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015de:	2302      	movs	r3, #2
 80015e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015e2:	2302      	movs	r3, #2
 80015e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015e6:	f107 031c 	add.w	r3, r7, #28
 80015ea:	4618      	mov	r0, r3
 80015ec:	f005 fd94 	bl	8007118 <HAL_RCC_OscConfig>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015f6:	f000 f839 	bl	800166c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015fa:	f004 fe97 	bl	800632c <HAL_PWREx_EnableOverDrive>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001604:	f000 f832 	bl	800166c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001608:	230f      	movs	r3, #15
 800160a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 800160c:	2303      	movs	r3, #3
 800160e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001614:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001618:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800161a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800161e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001620:	f107 0308 	add.w	r3, r7, #8
 8001624:	2105      	movs	r1, #5
 8001626:	4618      	mov	r0, r3
 8001628:	f004 fed0 	bl	80063cc <HAL_RCC_ClockConfig>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001632:	f000 f81b 	bl	800166c <Error_Handler>
  }
}
 8001636:	bf00      	nop
 8001638:	3750      	adds	r7, #80	@ 0x50
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40023800 	.word	0x40023800
 8001644:	40007000 	.word	0x40007000

08001648 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d101      	bne.n	800165e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800165a:	f000 fc53 	bl	8001f04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40001000 	.word	0x40001000

0800166c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001670:	b672      	cpsid	i
}
 8001672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <Error_Handler+0x8>

08001678 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	4b10      	ldr	r3, [pc, #64]	@ (80016c4 <HAL_MspInit+0x4c>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001686:	4a0f      	ldr	r2, [pc, #60]	@ (80016c4 <HAL_MspInit+0x4c>)
 8001688:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800168c:	6453      	str	r3, [r2, #68]	@ 0x44
 800168e:	4b0d      	ldr	r3, [pc, #52]	@ (80016c4 <HAL_MspInit+0x4c>)
 8001690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001692:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001696:	607b      	str	r3, [r7, #4]
 8001698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	603b      	str	r3, [r7, #0]
 800169e:	4b09      	ldr	r3, [pc, #36]	@ (80016c4 <HAL_MspInit+0x4c>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a2:	4a08      	ldr	r2, [pc, #32]	@ (80016c4 <HAL_MspInit+0x4c>)
 80016a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016aa:	4b06      	ldr	r3, [pc, #24]	@ (80016c4 <HAL_MspInit+0x4c>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b2:	603b      	str	r3, [r7, #0]
 80016b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	40023800 	.word	0x40023800

080016c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	@ 0x38
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80016d0:	2300      	movs	r3, #0
 80016d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80016d4:	2300      	movs	r3, #0
 80016d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80016d8:	2300      	movs	r3, #0
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	4b33      	ldr	r3, [pc, #204]	@ (80017ac <HAL_InitTick+0xe4>)
 80016de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e0:	4a32      	ldr	r2, [pc, #200]	@ (80017ac <HAL_InitTick+0xe4>)
 80016e2:	f043 0310 	orr.w	r3, r3, #16
 80016e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e8:	4b30      	ldr	r3, [pc, #192]	@ (80017ac <HAL_InitTick+0xe4>)
 80016ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ec:	f003 0310 	and.w	r3, r3, #16
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016f4:	f107 0210 	add.w	r2, r7, #16
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4611      	mov	r1, r2
 80016fe:	4618      	mov	r0, r3
 8001700:	f004 ff7e 	bl	8006600 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001704:	6a3b      	ldr	r3, [r7, #32]
 8001706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800170a:	2b00      	cmp	r3, #0
 800170c:	d103      	bne.n	8001716 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800170e:	f004 ff4f 	bl	80065b0 <HAL_RCC_GetPCLK1Freq>
 8001712:	6378      	str	r0, [r7, #52]	@ 0x34
 8001714:	e004      	b.n	8001720 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001716:	f004 ff4b 	bl	80065b0 <HAL_RCC_GetPCLK1Freq>
 800171a:	4603      	mov	r3, r0
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001722:	4a23      	ldr	r2, [pc, #140]	@ (80017b0 <HAL_InitTick+0xe8>)
 8001724:	fba2 2303 	umull	r2, r3, r2, r3
 8001728:	0c9b      	lsrs	r3, r3, #18
 800172a:	3b01      	subs	r3, #1
 800172c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800172e:	4b21      	ldr	r3, [pc, #132]	@ (80017b4 <HAL_InitTick+0xec>)
 8001730:	4a21      	ldr	r2, [pc, #132]	@ (80017b8 <HAL_InitTick+0xf0>)
 8001732:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001734:	4b1f      	ldr	r3, [pc, #124]	@ (80017b4 <HAL_InitTick+0xec>)
 8001736:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800173a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800173c:	4a1d      	ldr	r2, [pc, #116]	@ (80017b4 <HAL_InitTick+0xec>)
 800173e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001740:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001742:	4b1c      	ldr	r3, [pc, #112]	@ (80017b4 <HAL_InitTick+0xec>)
 8001744:	2200      	movs	r2, #0
 8001746:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001748:	4b1a      	ldr	r3, [pc, #104]	@ (80017b4 <HAL_InitTick+0xec>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800174e:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <HAL_InitTick+0xec>)
 8001750:	2200      	movs	r2, #0
 8001752:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001754:	4817      	ldr	r0, [pc, #92]	@ (80017b4 <HAL_InitTick+0xec>)
 8001756:	f005 ff7d 	bl	8007654 <HAL_TIM_Base_Init>
 800175a:	4603      	mov	r3, r0
 800175c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001760:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001764:	2b00      	cmp	r3, #0
 8001766:	d11b      	bne.n	80017a0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001768:	4812      	ldr	r0, [pc, #72]	@ (80017b4 <HAL_InitTick+0xec>)
 800176a:	f005 ffd9 	bl	8007720 <HAL_TIM_Base_Start_IT>
 800176e:	4603      	mov	r3, r0
 8001770:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001774:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001778:	2b00      	cmp	r3, #0
 800177a:	d111      	bne.n	80017a0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800177c:	2036      	movs	r0, #54	@ 0x36
 800177e:	f000 fcd9 	bl	8002134 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b0f      	cmp	r3, #15
 8001786:	d808      	bhi.n	800179a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001788:	2200      	movs	r2, #0
 800178a:	6879      	ldr	r1, [r7, #4]
 800178c:	2036      	movs	r0, #54	@ 0x36
 800178e:	f000 fcb5 	bl	80020fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001792:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <HAL_InitTick+0xf4>)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6013      	str	r3, [r2, #0]
 8001798:	e002      	b.n	80017a0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80017a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3738      	adds	r7, #56	@ 0x38
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40023800 	.word	0x40023800
 80017b0:	431bde83 	.word	0x431bde83
 80017b4:	20015204 	.word	0x20015204
 80017b8:	40001000 	.word	0x40001000
 80017bc:	20000004 	.word	0x20000004

080017c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <NMI_Handler+0x4>

080017c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <HardFault_Handler+0x4>

080017d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <MemManage_Handler+0x4>

080017d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <BusFault_Handler+0x4>

080017e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <UsageFault_Handler+0x4>

080017e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DI_0_INT_Pin);
 80017fa:	2001      	movs	r0, #1
 80017fc:	f001 fb64 	bl	8002ec8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}

08001804 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001808:	4802      	ldr	r0, [pc, #8]	@ (8001814 <DMA1_Stream1_IRQHandler+0x10>)
 800180a:	f000 fe39 	bl	8002480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20015420 	.word	0x20015420

08001818 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800181c:	4802      	ldr	r0, [pc, #8]	@ (8001828 <DMA1_Stream3_IRQHandler+0x10>)
 800181e:	f000 fe2f 	bl	8002480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20015480 	.word	0x20015480

0800182c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001830:	4802      	ldr	r0, [pc, #8]	@ (800183c <USART3_IRQHandler+0x10>)
 8001832:	f006 fd93 	bl	800835c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20015330 	.word	0x20015330

08001840 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001844:	4802      	ldr	r0, [pc, #8]	@ (8001850 <TIM6_DAC_IRQHandler+0x10>)
 8001846:	f005 ffdb 	bl	8007800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20015204 	.word	0x20015204

08001854 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001858:	4802      	ldr	r0, [pc, #8]	@ (8001864 <DMA2_Stream1_IRQHandler+0x10>)
 800185a:	f000 fe11 	bl	8002480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200154e0 	.word	0x200154e0

08001868 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800186c:	4802      	ldr	r0, [pc, #8]	@ (8001878 <OTG_FS_IRQHandler+0x10>)
 800186e:	f001 fe23 	bl	80034b8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	200155a0 	.word	0x200155a0

0800187c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001880:	4802      	ldr	r0, [pc, #8]	@ (800188c <DMA2_Stream6_IRQHandler+0x10>)
 8001882:	f000 fdfd 	bl	8002480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20015540 	.word	0x20015540

08001890 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001894:	4802      	ldr	r0, [pc, #8]	@ (80018a0 <USART6_IRQHandler+0x10>)
 8001896:	f006 fd61 	bl	800835c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	200153a8 	.word	0x200153a8

080018a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <SystemInit+0x20>)
 80018aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018ae:	4a05      	ldr	r2, [pc, #20]	@ (80018c4 <SystemInit+0x20>)
 80018b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <MX_UART5_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART5 init function */
void MX_UART5_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80018cc:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <MX_UART5_Init+0x4c>)
 80018ce:	4a12      	ldr	r2, [pc, #72]	@ (8001918 <MX_UART5_Init+0x50>)
 80018d0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80018d2:	4b10      	ldr	r3, [pc, #64]	@ (8001914 <MX_UART5_Init+0x4c>)
 80018d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018d8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80018da:	4b0e      	ldr	r3, [pc, #56]	@ (8001914 <MX_UART5_Init+0x4c>)
 80018dc:	2200      	movs	r2, #0
 80018de:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80018e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001914 <MX_UART5_Init+0x4c>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80018e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001914 <MX_UART5_Init+0x4c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80018ec:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <MX_UART5_Init+0x4c>)
 80018ee:	220c      	movs	r2, #12
 80018f0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018f2:	4b08      	ldr	r3, [pc, #32]	@ (8001914 <MX_UART5_Init+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80018f8:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <MX_UART5_Init+0x4c>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80018fe:	4805      	ldr	r0, [pc, #20]	@ (8001914 <MX_UART5_Init+0x4c>)
 8001900:	f006 fa04 	bl	8007d0c <HAL_UART_Init>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800190a:	f7ff feaf 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	200152b8 	.word	0x200152b8
 8001918:	40005000 	.word	0x40005000

0800191c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001920:	4b11      	ldr	r3, [pc, #68]	@ (8001968 <MX_USART3_UART_Init+0x4c>)
 8001922:	4a12      	ldr	r2, [pc, #72]	@ (800196c <MX_USART3_UART_Init+0x50>)
 8001924:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001926:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <MX_USART3_UART_Init+0x4c>)
 8001928:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800192c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800192e:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <MX_USART3_UART_Init+0x4c>)
 8001930:	2200      	movs	r2, #0
 8001932:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001934:	4b0c      	ldr	r3, [pc, #48]	@ (8001968 <MX_USART3_UART_Init+0x4c>)
 8001936:	2200      	movs	r2, #0
 8001938:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800193a:	4b0b      	ldr	r3, [pc, #44]	@ (8001968 <MX_USART3_UART_Init+0x4c>)
 800193c:	2200      	movs	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001940:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <MX_USART3_UART_Init+0x4c>)
 8001942:	220c      	movs	r2, #12
 8001944:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001946:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <MX_USART3_UART_Init+0x4c>)
 8001948:	2200      	movs	r2, #0
 800194a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800194c:	4b06      	ldr	r3, [pc, #24]	@ (8001968 <MX_USART3_UART_Init+0x4c>)
 800194e:	2200      	movs	r2, #0
 8001950:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001952:	4805      	ldr	r0, [pc, #20]	@ (8001968 <MX_USART3_UART_Init+0x4c>)
 8001954:	f006 f9da 	bl	8007d0c <HAL_UART_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800195e:	f7ff fe85 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20015330 	.word	0x20015330
 800196c:	40004800 	.word	0x40004800

08001970 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001974:	4b11      	ldr	r3, [pc, #68]	@ (80019bc <MX_USART6_UART_Init+0x4c>)
 8001976:	4a12      	ldr	r2, [pc, #72]	@ (80019c0 <MX_USART6_UART_Init+0x50>)
 8001978:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800197a:	4b10      	ldr	r3, [pc, #64]	@ (80019bc <MX_USART6_UART_Init+0x4c>)
 800197c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001980:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001982:	4b0e      	ldr	r3, [pc, #56]	@ (80019bc <MX_USART6_UART_Init+0x4c>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001988:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <MX_USART6_UART_Init+0x4c>)
 800198a:	2200      	movs	r2, #0
 800198c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800198e:	4b0b      	ldr	r3, [pc, #44]	@ (80019bc <MX_USART6_UART_Init+0x4c>)
 8001990:	2200      	movs	r2, #0
 8001992:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001994:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <MX_USART6_UART_Init+0x4c>)
 8001996:	220c      	movs	r2, #12
 8001998:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800199a:	4b08      	ldr	r3, [pc, #32]	@ (80019bc <MX_USART6_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80019a0:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <MX_USART6_UART_Init+0x4c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80019a6:	4805      	ldr	r0, [pc, #20]	@ (80019bc <MX_USART6_UART_Init+0x4c>)
 80019a8:	f006 f9b0 	bl	8007d0c <HAL_UART_Init>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80019b2:	f7ff fe5b 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	200153a8 	.word	0x200153a8
 80019c0:	40011400 	.word	0x40011400

080019c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08e      	sub	sp, #56	@ 0x38
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
 80019da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a73      	ldr	r2, [pc, #460]	@ (8001bb0 <HAL_UART_MspInit+0x1ec>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d14b      	bne.n	8001a7e <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	623b      	str	r3, [r7, #32]
 80019ea:	4b72      	ldr	r3, [pc, #456]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 80019ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ee:	4a71      	ldr	r2, [pc, #452]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 80019f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80019f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019f6:	4b6f      	ldr	r3, [pc, #444]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 80019f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019fe:	623b      	str	r3, [r7, #32]
 8001a00:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
 8001a06:	4b6b      	ldr	r3, [pc, #428]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	4a6a      	ldr	r2, [pc, #424]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001a0c:	f043 0304 	orr.w	r3, r3, #4
 8001a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a12:	4b68      	ldr	r3, [pc, #416]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	61fb      	str	r3, [r7, #28]
 8001a1c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61bb      	str	r3, [r7, #24]
 8001a22:	4b64      	ldr	r3, [pc, #400]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a63      	ldr	r2, [pc, #396]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001a28:	f043 0308 	orr.w	r3, r3, #8
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b61      	ldr	r3, [pc, #388]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f003 0308 	and.w	r3, r3, #8
 8001a36:	61bb      	str	r3, [r7, #24]
 8001a38:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001a4c:	2308      	movs	r3, #8
 8001a4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a54:	4619      	mov	r1, r3
 8001a56:	4858      	ldr	r0, [pc, #352]	@ (8001bb8 <HAL_UART_MspInit+0x1f4>)
 8001a58:	f000 ff7c 	bl	8002954 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a5c:	2304      	movs	r3, #4
 8001a5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a60:	2302      	movs	r3, #2
 8001a62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001a6c:	2308      	movs	r3, #8
 8001a6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a74:	4619      	mov	r1, r3
 8001a76:	4851      	ldr	r0, [pc, #324]	@ (8001bbc <HAL_UART_MspInit+0x1f8>)
 8001a78:	f000 ff6c 	bl	8002954 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001a7c:	e140      	b.n	8001d00 <HAL_UART_MspInit+0x33c>
  else if(uartHandle->Instance==USART3)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc0 <HAL_UART_MspInit+0x1fc>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	f040 80a5 	bne.w	8001bd4 <HAL_UART_MspInit+0x210>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	4b49      	ldr	r3, [pc, #292]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a92:	4a48      	ldr	r2, [pc, #288]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a9a:	4b46      	ldr	r3, [pc, #280]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001aa2:	617b      	str	r3, [r7, #20]
 8001aa4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	613b      	str	r3, [r7, #16]
 8001aaa:	4b42      	ldr	r3, [pc, #264]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	4a41      	ldr	r2, [pc, #260]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001ab0:	f043 0304 	orr.w	r3, r3, #4
 8001ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8001bb4 <HAL_UART_MspInit+0x1f0>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ac2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ad4:	2307      	movs	r3, #7
 8001ad6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ad8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001adc:	4619      	mov	r1, r3
 8001ade:	4836      	ldr	r0, [pc, #216]	@ (8001bb8 <HAL_UART_MspInit+0x1f4>)
 8001ae0:	f000 ff38 	bl	8002954 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001ae4:	4b37      	ldr	r3, [pc, #220]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001ae6:	4a38      	ldr	r2, [pc, #224]	@ (8001bc8 <HAL_UART_MspInit+0x204>)
 8001ae8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001aea:	4b36      	ldr	r3, [pc, #216]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001aec:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001af0:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001af2:	4b34      	ldr	r3, [pc, #208]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001af8:	4b32      	ldr	r3, [pc, #200]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001afe:	4b31      	ldr	r3, [pc, #196]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001b00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b04:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b06:	4b2f      	ldr	r3, [pc, #188]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001b12:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b18:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b1e:	4b29      	ldr	r3, [pc, #164]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001b24:	4827      	ldr	r0, [pc, #156]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001b26:	f000 fb13 	bl	8002150 <HAL_DMA_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <HAL_UART_MspInit+0x170>
      Error_Handler();
 8001b30:	f7ff fd9c 	bl	800166c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a23      	ldr	r2, [pc, #140]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001b38:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b3a:	4a22      	ldr	r2, [pc, #136]	@ (8001bc4 <HAL_UART_MspInit+0x200>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001b40:	4b22      	ldr	r3, [pc, #136]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b42:	4a23      	ldr	r2, [pc, #140]	@ (8001bd0 <HAL_UART_MspInit+0x20c>)
 8001b44:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001b46:	4b21      	ldr	r3, [pc, #132]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b48:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b4c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b50:	2240      	movs	r2, #64	@ 0x40
 8001b52:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b54:	4b1d      	ldr	r3, [pc, #116]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b60:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b62:	4b1a      	ldr	r3, [pc, #104]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b68:	4b18      	ldr	r3, [pc, #96]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001b6e:	4b17      	ldr	r3, [pc, #92]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b74:	4b15      	ldr	r3, [pc, #84]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b7a:	4b14      	ldr	r3, [pc, #80]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001b80:	4812      	ldr	r0, [pc, #72]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b82:	f000 fae5 	bl	8002150 <HAL_DMA_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <HAL_UART_MspInit+0x1cc>
      Error_Handler();
 8001b8c:	f7ff fd6e 	bl	800166c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a0e      	ldr	r2, [pc, #56]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b94:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b96:	4a0d      	ldr	r2, [pc, #52]	@ (8001bcc <HAL_UART_MspInit+0x208>)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	2027      	movs	r0, #39	@ 0x27
 8001ba2:	f000 faab 	bl	80020fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ba6:	2027      	movs	r0, #39	@ 0x27
 8001ba8:	f000 fac4 	bl	8002134 <HAL_NVIC_EnableIRQ>
}
 8001bac:	e0a8      	b.n	8001d00 <HAL_UART_MspInit+0x33c>
 8001bae:	bf00      	nop
 8001bb0:	40005000 	.word	0x40005000
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40020800 	.word	0x40020800
 8001bbc:	40020c00 	.word	0x40020c00
 8001bc0:	40004800 	.word	0x40004800
 8001bc4:	20015420 	.word	0x20015420
 8001bc8:	40026028 	.word	0x40026028
 8001bcc:	20015480 	.word	0x20015480
 8001bd0:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a4b      	ldr	r2, [pc, #300]	@ (8001d08 <HAL_UART_MspInit+0x344>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	f040 8090 	bne.w	8001d00 <HAL_UART_MspInit+0x33c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	4b49      	ldr	r3, [pc, #292]	@ (8001d0c <HAL_UART_MspInit+0x348>)
 8001be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be8:	4a48      	ldr	r2, [pc, #288]	@ (8001d0c <HAL_UART_MspInit+0x348>)
 8001bea:	f043 0320 	orr.w	r3, r3, #32
 8001bee:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bf0:	4b46      	ldr	r3, [pc, #280]	@ (8001d0c <HAL_UART_MspInit+0x348>)
 8001bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf4:	f003 0320 	and.w	r3, r3, #32
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60bb      	str	r3, [r7, #8]
 8001c00:	4b42      	ldr	r3, [pc, #264]	@ (8001d0c <HAL_UART_MspInit+0x348>)
 8001c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c04:	4a41      	ldr	r2, [pc, #260]	@ (8001d0c <HAL_UART_MspInit+0x348>)
 8001c06:	f043 0304 	orr.w	r3, r3, #4
 8001c0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0c:	4b3f      	ldr	r3, [pc, #252]	@ (8001d0c <HAL_UART_MspInit+0x348>)
 8001c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	60bb      	str	r3, [r7, #8]
 8001c16:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c18:	23c0      	movs	r3, #192	@ 0xc0
 8001c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c24:	2303      	movs	r3, #3
 8001c26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001c28:	2308      	movs	r3, #8
 8001c2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c30:	4619      	mov	r1, r3
 8001c32:	4837      	ldr	r0, [pc, #220]	@ (8001d10 <HAL_UART_MspInit+0x34c>)
 8001c34:	f000 fe8e 	bl	8002954 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001c38:	4b36      	ldr	r3, [pc, #216]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c3a:	4a37      	ldr	r2, [pc, #220]	@ (8001d18 <HAL_UART_MspInit+0x354>)
 8001c3c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001c3e:	4b35      	ldr	r3, [pc, #212]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c40:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001c44:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c46:	4b33      	ldr	r3, [pc, #204]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c4c:	4b31      	ldr	r3, [pc, #196]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c52:	4b30      	ldr	r3, [pc, #192]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c54:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c58:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c5a:	4b2e      	ldr	r3, [pc, #184]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c60:	4b2c      	ldr	r3, [pc, #176]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001c66:	4b2b      	ldr	r3, [pc, #172]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c6c:	4b29      	ldr	r3, [pc, #164]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c72:	4b28      	ldr	r3, [pc, #160]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001c78:	4826      	ldr	r0, [pc, #152]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c7a:	f000 fa69 	bl	8002150 <HAL_DMA_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <HAL_UART_MspInit+0x2c4>
      Error_Handler();
 8001c84:	f7ff fcf2 	bl	800166c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a22      	ldr	r2, [pc, #136]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c8c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c8e:	4a21      	ldr	r2, [pc, #132]	@ (8001d14 <HAL_UART_MspInit+0x350>)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8001c94:	4b21      	ldr	r3, [pc, #132]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001c96:	4a22      	ldr	r2, [pc, #136]	@ (8001d20 <HAL_UART_MspInit+0x35c>)
 8001c98:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001c9a:	4b20      	ldr	r3, [pc, #128]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001c9c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001ca0:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001ca4:	2240      	movs	r2, #64	@ 0x40
 8001ca6:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ca8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cae:	4b1b      	ldr	r3, [pc, #108]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001cb0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cb4:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cb6:	4b19      	ldr	r3, [pc, #100]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cbc:	4b17      	ldr	r3, [pc, #92]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001cc2:	4b16      	ldr	r3, [pc, #88]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001cc8:	4b14      	ldr	r3, [pc, #80]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cce:	4b13      	ldr	r3, [pc, #76]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001cd4:	4811      	ldr	r0, [pc, #68]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001cd6:	f000 fa3b 	bl	8002150 <HAL_DMA_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <HAL_UART_MspInit+0x320>
      Error_Handler();
 8001ce0:	f7ff fcc4 	bl	800166c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a0d      	ldr	r2, [pc, #52]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001ce8:	639a      	str	r2, [r3, #56]	@ 0x38
 8001cea:	4a0c      	ldr	r2, [pc, #48]	@ (8001d1c <HAL_UART_MspInit+0x358>)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	2047      	movs	r0, #71	@ 0x47
 8001cf6:	f000 fa01 	bl	80020fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001cfa:	2047      	movs	r0, #71	@ 0x47
 8001cfc:	f000 fa1a 	bl	8002134 <HAL_NVIC_EnableIRQ>
}
 8001d00:	bf00      	nop
 8001d02:	3738      	adds	r7, #56	@ 0x38
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40011400 	.word	0x40011400
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020800 	.word	0x40020800
 8001d14:	200154e0 	.word	0x200154e0
 8001d18:	40026428 	.word	0x40026428
 8001d1c:	20015540 	.word	0x20015540
 8001d20:	400264a0 	.word	0x400264a0

08001d24 <MX_USB_OTG_FS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_HCD_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001d28:	4b0e      	ldr	r3, [pc, #56]	@ (8001d64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001d2a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d2e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 8001d30:	4b0c      	ldr	r3, [pc, #48]	@ (8001d64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001d32:	220c      	movs	r2, #12
 8001d34:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8001d36:	4b0b      	ldr	r3, [pc, #44]	@ (8001d64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001d3c:	4b09      	ldr	r3, [pc, #36]	@ (8001d64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8001d42:	4b08      	ldr	r3, [pc, #32]	@ (8001d64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001d44:	2202      	movs	r2, #2
 8001d46:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001d48:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8001d4e:	4805      	ldr	r0, [pc, #20]	@ (8001d64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001d50:	f001 f8d2 	bl	8002ef8 <HAL_HCD_Init>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 8001d5a:	f7ff fc87 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	200155a0 	.word	0x200155a0

08001d68 <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b0a0      	sub	sp, #128	@ 0x80
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	225c      	movs	r2, #92	@ 0x5c
 8001d86:	2100      	movs	r1, #0
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f016 fe6d 	bl	8018a68 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d96:	d161      	bne.n	8001e5c <HAL_HCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001d98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d9c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 8001d9e:	2308      	movs	r3, #8
 8001da0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001da2:	23c0      	movs	r3, #192	@ 0xc0
 8001da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001da6:	2302      	movs	r3, #2
 8001da8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8001daa:	2304      	movs	r3, #4
 8001dac:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001dae:	2301      	movs	r3, #1
 8001db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8001db2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001db6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001db8:	f107 0310 	add.w	r3, r7, #16
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f004 fc51 	bl	8006664 <HAL_RCCEx_PeriphCLKConfig>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <HAL_HCD_MspInit+0x64>
    {
      Error_Handler();
 8001dc8:	f7ff fc50 	bl	800166c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	4b24      	ldr	r3, [pc, #144]	@ (8001e64 <HAL_HCD_MspInit+0xfc>)
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd4:	4a23      	ldr	r2, [pc, #140]	@ (8001e64 <HAL_HCD_MspInit+0xfc>)
 8001dd6:	f043 0301 	orr.w	r3, r3, #1
 8001dda:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ddc:	4b21      	ldr	r3, [pc, #132]	@ (8001e64 <HAL_HCD_MspInit+0xfc>)
 8001dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001de8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dee:	2300      	movs	r3, #0
 8001df0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	481a      	ldr	r0, [pc, #104]	@ (8001e68 <HAL_HCD_MspInit+0x100>)
 8001dfe:	f000 fda9 	bl	8002954 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001e02:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e06:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e10:	2303      	movs	r3, #3
 8001e12:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e14:	230a      	movs	r3, #10
 8001e16:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e18:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4812      	ldr	r0, [pc, #72]	@ (8001e68 <HAL_HCD_MspInit+0x100>)
 8001e20:	f000 fd98 	bl	8002954 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e24:	4b0f      	ldr	r3, [pc, #60]	@ (8001e64 <HAL_HCD_MspInit+0xfc>)
 8001e26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e28:	4a0e      	ldr	r2, [pc, #56]	@ (8001e64 <HAL_HCD_MspInit+0xfc>)
 8001e2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e2e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e30:	2300      	movs	r3, #0
 8001e32:	60bb      	str	r3, [r7, #8]
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <HAL_HCD_MspInit+0xfc>)
 8001e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e38:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <HAL_HCD_MspInit+0xfc>)
 8001e3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e3e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <HAL_HCD_MspInit+0xfc>)
 8001e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2100      	movs	r1, #0
 8001e50:	2043      	movs	r0, #67	@ 0x43
 8001e52:	f000 f953 	bl	80020fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001e56:	2043      	movs	r0, #67	@ 0x43
 8001e58:	f000 f96c 	bl	8002134 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3780      	adds	r7, #128	@ 0x80
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40023800 	.word	0x40023800
 8001e68:	40020000 	.word	0x40020000

08001e6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ea4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e70:	f7ff fd18 	bl	80018a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e74:	480c      	ldr	r0, [pc, #48]	@ (8001ea8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e76:	490d      	ldr	r1, [pc, #52]	@ (8001eac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e78:	4a0d      	ldr	r2, [pc, #52]	@ (8001eb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e7c:	e002      	b.n	8001e84 <LoopCopyDataInit>

08001e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e82:	3304      	adds	r3, #4

08001e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e88:	d3f9      	bcc.n	8001e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e8c:	4c0a      	ldr	r4, [pc, #40]	@ (8001eb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e90:	e001      	b.n	8001e96 <LoopFillZerobss>

08001e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e94:	3204      	adds	r2, #4

08001e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e98:	d3fb      	bcc.n	8001e92 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e9a:	f016 fded 	bl	8018a78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e9e:	f7ff fb47 	bl	8001530 <main>
  bx  lr    
 8001ea2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ea4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ea8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eac:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8001eb0:	08019080 	.word	0x08019080
  ldr r2, =_sbss
 8001eb4:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8001eb8:	2001727c 	.word	0x2001727c

08001ebc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ebc:	e7fe      	b.n	8001ebc <ADC_IRQHandler>
	...

08001ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f00 <HAL_Init+0x40>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f00 <HAL_Init+0x40>)
 8001eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ece:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f00 <HAL_Init+0x40>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8001f00 <HAL_Init+0x40>)
 8001ed6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001eda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001edc:	4b08      	ldr	r3, [pc, #32]	@ (8001f00 <HAL_Init+0x40>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a07      	ldr	r2, [pc, #28]	@ (8001f00 <HAL_Init+0x40>)
 8001ee2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ee6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ee8:	2003      	movs	r0, #3
 8001eea:	f000 f8fc 	bl	80020e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eee:	200f      	movs	r0, #15
 8001ef0:	f7ff fbea 	bl	80016c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ef4:	f7ff fbc0 	bl	8001678 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40023c00 	.word	0x40023c00

08001f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f08:	4b06      	ldr	r3, [pc, #24]	@ (8001f24 <HAL_IncTick+0x20>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <HAL_IncTick+0x24>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4413      	add	r3, r2
 8001f14:	4a04      	ldr	r2, [pc, #16]	@ (8001f28 <HAL_IncTick+0x24>)
 8001f16:	6013      	str	r3, [r2, #0]
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	20000008 	.word	0x20000008
 8001f28:	20015980 	.word	0x20015980

08001f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f30:	4b03      	ldr	r3, [pc, #12]	@ (8001f40 <HAL_GetTick+0x14>)
 8001f32:	681b      	ldr	r3, [r3, #0]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	20015980 	.word	0x20015980

08001f44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f4c:	f7ff ffee 	bl	8001f2c <HAL_GetTick>
 8001f50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5c:	d005      	beq.n	8001f6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <HAL_Delay+0x44>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	461a      	mov	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4413      	add	r3, r2
 8001f68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f6a:	bf00      	nop
 8001f6c:	f7ff ffde 	bl	8001f2c <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d8f7      	bhi.n	8001f6c <HAL_Delay+0x28>
  {
  }
}
 8001f7c:	bf00      	nop
 8001f7e:	bf00      	nop
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000008 	.word	0x20000008

08001f8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f003 0307 	and.w	r3, r3, #7
 8001f9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fa2:	68ba      	ldr	r2, [r7, #8]
 8001fa4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fa8:	4013      	ands	r3, r2
 8001faa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fbe:	4a04      	ldr	r2, [pc, #16]	@ (8001fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	60d3      	str	r3, [r2, #12]
}
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	e000ed00 	.word	0xe000ed00

08001fd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fd8:	4b04      	ldr	r3, [pc, #16]	@ (8001fec <__NVIC_GetPriorityGrouping+0x18>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	0a1b      	lsrs	r3, r3, #8
 8001fde:	f003 0307 	and.w	r3, r3, #7
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	e000ed00 	.word	0xe000ed00

08001ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	db0b      	blt.n	800201a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	f003 021f 	and.w	r2, r3, #31
 8002008:	4907      	ldr	r1, [pc, #28]	@ (8002028 <__NVIC_EnableIRQ+0x38>)
 800200a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200e:	095b      	lsrs	r3, r3, #5
 8002010:	2001      	movs	r0, #1
 8002012:	fa00 f202 	lsl.w	r2, r0, r2
 8002016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	e000e100 	.word	0xe000e100

0800202c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	6039      	str	r1, [r7, #0]
 8002036:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203c:	2b00      	cmp	r3, #0
 800203e:	db0a      	blt.n	8002056 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	b2da      	uxtb	r2, r3
 8002044:	490c      	ldr	r1, [pc, #48]	@ (8002078 <__NVIC_SetPriority+0x4c>)
 8002046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204a:	0112      	lsls	r2, r2, #4
 800204c:	b2d2      	uxtb	r2, r2
 800204e:	440b      	add	r3, r1
 8002050:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002054:	e00a      	b.n	800206c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	b2da      	uxtb	r2, r3
 800205a:	4908      	ldr	r1, [pc, #32]	@ (800207c <__NVIC_SetPriority+0x50>)
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	f003 030f 	and.w	r3, r3, #15
 8002062:	3b04      	subs	r3, #4
 8002064:	0112      	lsls	r2, r2, #4
 8002066:	b2d2      	uxtb	r2, r2
 8002068:	440b      	add	r3, r1
 800206a:	761a      	strb	r2, [r3, #24]
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	e000e100 	.word	0xe000e100
 800207c:	e000ed00 	.word	0xe000ed00

08002080 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002080:	b480      	push	{r7}
 8002082:	b089      	sub	sp, #36	@ 0x24
 8002084:	af00      	add	r7, sp, #0
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f003 0307 	and.w	r3, r3, #7
 8002092:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	f1c3 0307 	rsb	r3, r3, #7
 800209a:	2b04      	cmp	r3, #4
 800209c:	bf28      	it	cs
 800209e:	2304      	movcs	r3, #4
 80020a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	3304      	adds	r3, #4
 80020a6:	2b06      	cmp	r3, #6
 80020a8:	d902      	bls.n	80020b0 <NVIC_EncodePriority+0x30>
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	3b03      	subs	r3, #3
 80020ae:	e000      	b.n	80020b2 <NVIC_EncodePriority+0x32>
 80020b0:	2300      	movs	r3, #0
 80020b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b4:	f04f 32ff 	mov.w	r2, #4294967295
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	43da      	mvns	r2, r3
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	401a      	ands	r2, r3
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020c8:	f04f 31ff 	mov.w	r1, #4294967295
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa01 f303 	lsl.w	r3, r1, r3
 80020d2:	43d9      	mvns	r1, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d8:	4313      	orrs	r3, r2
         );
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3724      	adds	r7, #36	@ 0x24
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff ff4c 	bl	8001f8c <__NVIC_SetPriorityGrouping>
}
 80020f4:	bf00      	nop
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
 8002108:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800210e:	f7ff ff61 	bl	8001fd4 <__NVIC_GetPriorityGrouping>
 8002112:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	68b9      	ldr	r1, [r7, #8]
 8002118:	6978      	ldr	r0, [r7, #20]
 800211a:	f7ff ffb1 	bl	8002080 <NVIC_EncodePriority>
 800211e:	4602      	mov	r2, r0
 8002120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002124:	4611      	mov	r1, r2
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff ff80 	bl	800202c <__NVIC_SetPriority>
}
 800212c:	bf00      	nop
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800213e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff ff54 	bl	8001ff0 <__NVIC_EnableIRQ>
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800215c:	f7ff fee6 	bl	8001f2c <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e099      	b.n	80022a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2202      	movs	r2, #2
 8002170:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0201 	bic.w	r2, r2, #1
 800218a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800218c:	e00f      	b.n	80021ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800218e:	f7ff fecd 	bl	8001f2c <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b05      	cmp	r3, #5
 800219a:	d908      	bls.n	80021ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2220      	movs	r2, #32
 80021a0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2203      	movs	r2, #3
 80021a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e078      	b.n	80022a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0301 	and.w	r3, r3, #1
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1e8      	bne.n	800218e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	4b38      	ldr	r3, [pc, #224]	@ (80022a8 <HAL_DMA_Init+0x158>)
 80021c8:	4013      	ands	r3, r2
 80021ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	691b      	ldr	r3, [r3, #16]
 80021e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021fa:	697a      	ldr	r2, [r7, #20]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002204:	2b04      	cmp	r3, #4
 8002206:	d107      	bne.n	8002218 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002210:	4313      	orrs	r3, r2
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	4313      	orrs	r3, r2
 8002216:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	697a      	ldr	r2, [r7, #20]
 800221e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	f023 0307 	bic.w	r3, r3, #7
 800222e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002234:	697a      	ldr	r2, [r7, #20]
 8002236:	4313      	orrs	r3, r2
 8002238:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800223e:	2b04      	cmp	r3, #4
 8002240:	d117      	bne.n	8002272 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	4313      	orrs	r3, r2
 800224a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00e      	beq.n	8002272 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 fb01 	bl	800285c <DMA_CheckFifoParam>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d008      	beq.n	8002272 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2240      	movs	r2, #64	@ 0x40
 8002264:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800226e:	2301      	movs	r3, #1
 8002270:	e016      	b.n	80022a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 fab8 	bl	80027f0 <DMA_CalcBaseAndBitshift>
 8002280:	4603      	mov	r3, r0
 8002282:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002288:	223f      	movs	r2, #63	@ 0x3f
 800228a:	409a      	lsls	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3718      	adds	r7, #24
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	f010803f 	.word	0xf010803f

080022ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
 80022b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d101      	bne.n	80022d2 <HAL_DMA_Start_IT+0x26>
 80022ce:	2302      	movs	r3, #2
 80022d0:	e040      	b.n	8002354 <HAL_DMA_Start_IT+0xa8>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2201      	movs	r2, #1
 80022d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d12f      	bne.n	8002346 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2202      	movs	r2, #2
 80022ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	68b9      	ldr	r1, [r7, #8]
 80022fa:	68f8      	ldr	r0, [r7, #12]
 80022fc:	f000 fa4a 	bl	8002794 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002304:	223f      	movs	r2, #63	@ 0x3f
 8002306:	409a      	lsls	r2, r3
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f042 0216 	orr.w	r2, r2, #22
 800231a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002320:	2b00      	cmp	r3, #0
 8002322:	d007      	beq.n	8002334 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0208 	orr.w	r2, r2, #8
 8002332:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f042 0201 	orr.w	r2, r2, #1
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	e005      	b.n	8002352 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800234e:	2302      	movs	r3, #2
 8002350:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002352:	7dfb      	ldrb	r3, [r7, #23]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002368:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800236a:	f7ff fddf 	bl	8001f2c <HAL_GetTick>
 800236e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002376:	b2db      	uxtb	r3, r3
 8002378:	2b02      	cmp	r3, #2
 800237a:	d008      	beq.n	800238e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2280      	movs	r2, #128	@ 0x80
 8002380:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e052      	b.n	8002434 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 0216 	bic.w	r2, r2, #22
 800239c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	695a      	ldr	r2, [r3, #20]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d103      	bne.n	80023be <HAL_DMA_Abort+0x62>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d007      	beq.n	80023ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 0208 	bic.w	r2, r2, #8
 80023cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0201 	bic.w	r2, r2, #1
 80023dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023de:	e013      	b.n	8002408 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023e0:	f7ff fda4 	bl	8001f2c <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b05      	cmp	r3, #5
 80023ec:	d90c      	bls.n	8002408 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2220      	movs	r2, #32
 80023f2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2203      	movs	r2, #3
 80023f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e015      	b.n	8002434 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1e4      	bne.n	80023e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800241a:	223f      	movs	r2, #63	@ 0x3f
 800241c:	409a      	lsls	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2b02      	cmp	r3, #2
 800244e:	d004      	beq.n	800245a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2280      	movs	r2, #128	@ 0x80
 8002454:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e00c      	b.n	8002474 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2205      	movs	r2, #5
 800245e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 0201 	bic.w	r2, r2, #1
 8002470:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002488:	2300      	movs	r3, #0
 800248a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800248c:	4b8e      	ldr	r3, [pc, #568]	@ (80026c8 <HAL_DMA_IRQHandler+0x248>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a8e      	ldr	r2, [pc, #568]	@ (80026cc <HAL_DMA_IRQHandler+0x24c>)
 8002492:	fba2 2303 	umull	r2, r3, r2, r3
 8002496:	0a9b      	lsrs	r3, r3, #10
 8002498:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800249e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024aa:	2208      	movs	r2, #8
 80024ac:	409a      	lsls	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	4013      	ands	r3, r2
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d01a      	beq.n	80024ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0304 	and.w	r3, r3, #4
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d013      	beq.n	80024ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f022 0204 	bic.w	r2, r2, #4
 80024d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d8:	2208      	movs	r2, #8
 80024da:	409a      	lsls	r2, r3
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e4:	f043 0201 	orr.w	r2, r3, #1
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f0:	2201      	movs	r2, #1
 80024f2:	409a      	lsls	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4013      	ands	r3, r2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d012      	beq.n	8002522 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002506:	2b00      	cmp	r3, #0
 8002508:	d00b      	beq.n	8002522 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800250e:	2201      	movs	r2, #1
 8002510:	409a      	lsls	r2, r3
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251a:	f043 0202 	orr.w	r2, r3, #2
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002526:	2204      	movs	r2, #4
 8002528:	409a      	lsls	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	4013      	ands	r3, r2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d012      	beq.n	8002558 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d00b      	beq.n	8002558 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002544:	2204      	movs	r2, #4
 8002546:	409a      	lsls	r2, r3
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002550:	f043 0204 	orr.w	r2, r3, #4
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800255c:	2210      	movs	r2, #16
 800255e:	409a      	lsls	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	4013      	ands	r3, r2
 8002564:	2b00      	cmp	r3, #0
 8002566:	d043      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0308 	and.w	r3, r3, #8
 8002572:	2b00      	cmp	r3, #0
 8002574:	d03c      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257a:	2210      	movs	r2, #16
 800257c:	409a      	lsls	r2, r3
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d018      	beq.n	80025c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d108      	bne.n	80025b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d024      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	4798      	blx	r3
 80025ae:	e01f      	b.n	80025f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d01b      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	4798      	blx	r3
 80025c0:	e016      	b.n	80025f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d107      	bne.n	80025e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0208 	bic.w	r2, r2, #8
 80025de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f4:	2220      	movs	r2, #32
 80025f6:	409a      	lsls	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4013      	ands	r3, r2
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 808f 	beq.w	8002720 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0310 	and.w	r3, r3, #16
 800260c:	2b00      	cmp	r3, #0
 800260e:	f000 8087 	beq.w	8002720 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002616:	2220      	movs	r2, #32
 8002618:	409a      	lsls	r2, r3
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b05      	cmp	r3, #5
 8002628:	d136      	bne.n	8002698 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f022 0216 	bic.w	r2, r2, #22
 8002638:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	695a      	ldr	r2, [r3, #20]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002648:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264e:	2b00      	cmp	r3, #0
 8002650:	d103      	bne.n	800265a <HAL_DMA_IRQHandler+0x1da>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002656:	2b00      	cmp	r3, #0
 8002658:	d007      	beq.n	800266a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 0208 	bic.w	r2, r2, #8
 8002668:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800266e:	223f      	movs	r2, #63	@ 0x3f
 8002670:	409a      	lsls	r2, r3
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2201      	movs	r2, #1
 800267a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800268a:	2b00      	cmp	r3, #0
 800268c:	d07e      	beq.n	800278c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	4798      	blx	r3
        }
        return;
 8002696:	e079      	b.n	800278c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d01d      	beq.n	80026e2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d10d      	bne.n	80026d0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d031      	beq.n	8002720 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	4798      	blx	r3
 80026c4:	e02c      	b.n	8002720 <HAL_DMA_IRQHandler+0x2a0>
 80026c6:	bf00      	nop
 80026c8:	20000000 	.word	0x20000000
 80026cc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d023      	beq.n	8002720 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	4798      	blx	r3
 80026e0:	e01e      	b.n	8002720 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d10f      	bne.n	8002710 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 0210 	bic.w	r2, r2, #16
 80026fe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002724:	2b00      	cmp	r3, #0
 8002726:	d032      	beq.n	800278e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b00      	cmp	r3, #0
 8002732:	d022      	beq.n	800277a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2205      	movs	r2, #5
 8002738:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 0201 	bic.w	r2, r2, #1
 800274a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	3301      	adds	r3, #1
 8002750:	60bb      	str	r3, [r7, #8]
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	429a      	cmp	r2, r3
 8002756:	d307      	bcc.n	8002768 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1f2      	bne.n	800274c <HAL_DMA_IRQHandler+0x2cc>
 8002766:	e000      	b.n	800276a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002768:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2201      	movs	r2, #1
 800276e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800277e:	2b00      	cmp	r3, #0
 8002780:	d005      	beq.n	800278e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	4798      	blx	r3
 800278a:	e000      	b.n	800278e <HAL_DMA_IRQHandler+0x30e>
        return;
 800278c:	bf00      	nop
    }
  }
}
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80027b0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	2b40      	cmp	r3, #64	@ 0x40
 80027c0:	d108      	bne.n	80027d4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80027d2:	e007      	b.n	80027e4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68ba      	ldr	r2, [r7, #8]
 80027da:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	60da      	str	r2, [r3, #12]
}
 80027e4:	bf00      	nop
 80027e6:	3714      	adds	r7, #20
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	3b10      	subs	r3, #16
 8002800:	4a14      	ldr	r2, [pc, #80]	@ (8002854 <DMA_CalcBaseAndBitshift+0x64>)
 8002802:	fba2 2303 	umull	r2, r3, r2, r3
 8002806:	091b      	lsrs	r3, r3, #4
 8002808:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800280a:	4a13      	ldr	r2, [pc, #76]	@ (8002858 <DMA_CalcBaseAndBitshift+0x68>)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4413      	add	r3, r2
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	461a      	mov	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2b03      	cmp	r3, #3
 800281c:	d909      	bls.n	8002832 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002826:	f023 0303 	bic.w	r3, r3, #3
 800282a:	1d1a      	adds	r2, r3, #4
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002830:	e007      	b.n	8002842 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800283a:	f023 0303 	bic.w	r3, r3, #3
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002846:	4618      	mov	r0, r3
 8002848:	3714      	adds	r7, #20
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	aaaaaaab 	.word	0xaaaaaaab
 8002858:	08018fbc 	.word	0x08018fbc

0800285c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d11f      	bne.n	80028b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	2b03      	cmp	r3, #3
 800287a:	d856      	bhi.n	800292a <DMA_CheckFifoParam+0xce>
 800287c:	a201      	add	r2, pc, #4	@ (adr r2, 8002884 <DMA_CheckFifoParam+0x28>)
 800287e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002882:	bf00      	nop
 8002884:	08002895 	.word	0x08002895
 8002888:	080028a7 	.word	0x080028a7
 800288c:	08002895 	.word	0x08002895
 8002890:	0800292b 	.word	0x0800292b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002898:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d046      	beq.n	800292e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028a4:	e043      	b.n	800292e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028aa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80028ae:	d140      	bne.n	8002932 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028b4:	e03d      	b.n	8002932 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028be:	d121      	bne.n	8002904 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	2b03      	cmp	r3, #3
 80028c4:	d837      	bhi.n	8002936 <DMA_CheckFifoParam+0xda>
 80028c6:	a201      	add	r2, pc, #4	@ (adr r2, 80028cc <DMA_CheckFifoParam+0x70>)
 80028c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028cc:	080028dd 	.word	0x080028dd
 80028d0:	080028e3 	.word	0x080028e3
 80028d4:	080028dd 	.word	0x080028dd
 80028d8:	080028f5 	.word	0x080028f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	73fb      	strb	r3, [r7, #15]
      break;
 80028e0:	e030      	b.n	8002944 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d025      	beq.n	800293a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028f2:	e022      	b.n	800293a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80028fc:	d11f      	bne.n	800293e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002902:	e01c      	b.n	800293e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2b02      	cmp	r3, #2
 8002908:	d903      	bls.n	8002912 <DMA_CheckFifoParam+0xb6>
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b03      	cmp	r3, #3
 800290e:	d003      	beq.n	8002918 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002910:	e018      	b.n	8002944 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	73fb      	strb	r3, [r7, #15]
      break;
 8002916:	e015      	b.n	8002944 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00e      	beq.n	8002942 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	73fb      	strb	r3, [r7, #15]
      break;
 8002928:	e00b      	b.n	8002942 <DMA_CheckFifoParam+0xe6>
      break;
 800292a:	bf00      	nop
 800292c:	e00a      	b.n	8002944 <DMA_CheckFifoParam+0xe8>
      break;
 800292e:	bf00      	nop
 8002930:	e008      	b.n	8002944 <DMA_CheckFifoParam+0xe8>
      break;
 8002932:	bf00      	nop
 8002934:	e006      	b.n	8002944 <DMA_CheckFifoParam+0xe8>
      break;
 8002936:	bf00      	nop
 8002938:	e004      	b.n	8002944 <DMA_CheckFifoParam+0xe8>
      break;
 800293a:	bf00      	nop
 800293c:	e002      	b.n	8002944 <DMA_CheckFifoParam+0xe8>
      break;   
 800293e:	bf00      	nop
 8002940:	e000      	b.n	8002944 <DMA_CheckFifoParam+0xe8>
      break;
 8002942:	bf00      	nop
    }
  } 
  
  return status; 
 8002944:	7bfb      	ldrb	r3, [r7, #15]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3714      	adds	r7, #20
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop

08002954 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002954:	b480      	push	{r7}
 8002956:	b089      	sub	sp, #36	@ 0x24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800295e:	2300      	movs	r3, #0
 8002960:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002962:	2300      	movs	r3, #0
 8002964:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002966:	2300      	movs	r3, #0
 8002968:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800296a:	2300      	movs	r3, #0
 800296c:	61fb      	str	r3, [r7, #28]
 800296e:	e165      	b.n	8002c3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002970:	2201      	movs	r2, #1
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	4013      	ands	r3, r2
 8002982:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	429a      	cmp	r2, r3
 800298a:	f040 8154 	bne.w	8002c36 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b01      	cmp	r3, #1
 8002998:	d005      	beq.n	80029a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d130      	bne.n	8002a08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	2203      	movs	r2, #3
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43db      	mvns	r3, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4013      	ands	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	68da      	ldr	r2, [r3, #12]
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029dc:	2201      	movs	r2, #1
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	091b      	lsrs	r3, r3, #4
 80029f2:	f003 0201 	and.w	r2, r3, #1
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d017      	beq.n	8002a44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	2203      	movs	r2, #3
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	43db      	mvns	r3, r3
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 0303 	and.w	r3, r3, #3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d123      	bne.n	8002a98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	08da      	lsrs	r2, r3, #3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3208      	adds	r2, #8
 8002a58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	220f      	movs	r2, #15
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	691a      	ldr	r2, [r3, #16]
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	08da      	lsrs	r2, r3, #3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3208      	adds	r2, #8
 8002a92:	69b9      	ldr	r1, [r7, #24]
 8002a94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4013      	ands	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f003 0203 	and.w	r2, r3, #3
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 80ae 	beq.w	8002c36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	4b5d      	ldr	r3, [pc, #372]	@ (8002c54 <HAL_GPIO_Init+0x300>)
 8002ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae2:	4a5c      	ldr	r2, [pc, #368]	@ (8002c54 <HAL_GPIO_Init+0x300>)
 8002ae4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ae8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aea:	4b5a      	ldr	r3, [pc, #360]	@ (8002c54 <HAL_GPIO_Init+0x300>)
 8002aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002af6:	4a58      	ldr	r2, [pc, #352]	@ (8002c58 <HAL_GPIO_Init+0x304>)
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	089b      	lsrs	r3, r3, #2
 8002afc:	3302      	adds	r3, #2
 8002afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	f003 0303 	and.w	r3, r3, #3
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	220f      	movs	r2, #15
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43db      	mvns	r3, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4013      	ands	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a4f      	ldr	r2, [pc, #316]	@ (8002c5c <HAL_GPIO_Init+0x308>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d025      	beq.n	8002b6e <HAL_GPIO_Init+0x21a>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a4e      	ldr	r2, [pc, #312]	@ (8002c60 <HAL_GPIO_Init+0x30c>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d01f      	beq.n	8002b6a <HAL_GPIO_Init+0x216>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a4d      	ldr	r2, [pc, #308]	@ (8002c64 <HAL_GPIO_Init+0x310>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d019      	beq.n	8002b66 <HAL_GPIO_Init+0x212>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a4c      	ldr	r2, [pc, #304]	@ (8002c68 <HAL_GPIO_Init+0x314>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d013      	beq.n	8002b62 <HAL_GPIO_Init+0x20e>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a4b      	ldr	r2, [pc, #300]	@ (8002c6c <HAL_GPIO_Init+0x318>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d00d      	beq.n	8002b5e <HAL_GPIO_Init+0x20a>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a4a      	ldr	r2, [pc, #296]	@ (8002c70 <HAL_GPIO_Init+0x31c>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d007      	beq.n	8002b5a <HAL_GPIO_Init+0x206>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a49      	ldr	r2, [pc, #292]	@ (8002c74 <HAL_GPIO_Init+0x320>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d101      	bne.n	8002b56 <HAL_GPIO_Init+0x202>
 8002b52:	2306      	movs	r3, #6
 8002b54:	e00c      	b.n	8002b70 <HAL_GPIO_Init+0x21c>
 8002b56:	2307      	movs	r3, #7
 8002b58:	e00a      	b.n	8002b70 <HAL_GPIO_Init+0x21c>
 8002b5a:	2305      	movs	r3, #5
 8002b5c:	e008      	b.n	8002b70 <HAL_GPIO_Init+0x21c>
 8002b5e:	2304      	movs	r3, #4
 8002b60:	e006      	b.n	8002b70 <HAL_GPIO_Init+0x21c>
 8002b62:	2303      	movs	r3, #3
 8002b64:	e004      	b.n	8002b70 <HAL_GPIO_Init+0x21c>
 8002b66:	2302      	movs	r3, #2
 8002b68:	e002      	b.n	8002b70 <HAL_GPIO_Init+0x21c>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e000      	b.n	8002b70 <HAL_GPIO_Init+0x21c>
 8002b6e:	2300      	movs	r3, #0
 8002b70:	69fa      	ldr	r2, [r7, #28]
 8002b72:	f002 0203 	and.w	r2, r2, #3
 8002b76:	0092      	lsls	r2, r2, #2
 8002b78:	4093      	lsls	r3, r2
 8002b7a:	69ba      	ldr	r2, [r7, #24]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b80:	4935      	ldr	r1, [pc, #212]	@ (8002c58 <HAL_GPIO_Init+0x304>)
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	089b      	lsrs	r3, r3, #2
 8002b86:	3302      	adds	r3, #2
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b8e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c78 <HAL_GPIO_Init+0x324>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	43db      	mvns	r3, r3
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bb2:	4a31      	ldr	r2, [pc, #196]	@ (8002c78 <HAL_GPIO_Init+0x324>)
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bb8:	4b2f      	ldr	r3, [pc, #188]	@ (8002c78 <HAL_GPIO_Init+0x324>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bdc:	4a26      	ldr	r2, [pc, #152]	@ (8002c78 <HAL_GPIO_Init+0x324>)
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002be2:	4b25      	ldr	r3, [pc, #148]	@ (8002c78 <HAL_GPIO_Init+0x324>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	43db      	mvns	r3, r3
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c06:	4a1c      	ldr	r2, [pc, #112]	@ (8002c78 <HAL_GPIO_Init+0x324>)
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002c78 <HAL_GPIO_Init+0x324>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	43db      	mvns	r3, r3
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c30:	4a11      	ldr	r2, [pc, #68]	@ (8002c78 <HAL_GPIO_Init+0x324>)
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	61fb      	str	r3, [r7, #28]
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	2b0f      	cmp	r3, #15
 8002c40:	f67f ae96 	bls.w	8002970 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c44:	bf00      	nop
 8002c46:	bf00      	nop
 8002c48:	3724      	adds	r7, #36	@ 0x24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	40023800 	.word	0x40023800
 8002c58:	40013800 	.word	0x40013800
 8002c5c:	40020000 	.word	0x40020000
 8002c60:	40020400 	.word	0x40020400
 8002c64:	40020800 	.word	0x40020800
 8002c68:	40020c00 	.word	0x40020c00
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	40021400 	.word	0x40021400
 8002c74:	40021800 	.word	0x40021800
 8002c78:	40013c00 	.word	0x40013c00

08002c7c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b087      	sub	sp, #28
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c86:	2300      	movs	r3, #0
 8002c88:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	e0c7      	b.n	8002e28 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c98:	2201      	movs	r2, #1
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	f040 80b7 	bne.w	8002e22 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002cb4:	4a62      	ldr	r2, [pc, #392]	@ (8002e40 <HAL_GPIO_DeInit+0x1c4>)
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	089b      	lsrs	r3, r3, #2
 8002cba:	3302      	adds	r3, #2
 8002cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	f003 0303 	and.w	r3, r3, #3
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	220f      	movs	r2, #15
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a5a      	ldr	r2, [pc, #360]	@ (8002e44 <HAL_GPIO_DeInit+0x1c8>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d025      	beq.n	8002d2a <HAL_GPIO_DeInit+0xae>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a59      	ldr	r2, [pc, #356]	@ (8002e48 <HAL_GPIO_DeInit+0x1cc>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d01f      	beq.n	8002d26 <HAL_GPIO_DeInit+0xaa>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a58      	ldr	r2, [pc, #352]	@ (8002e4c <HAL_GPIO_DeInit+0x1d0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d019      	beq.n	8002d22 <HAL_GPIO_DeInit+0xa6>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a57      	ldr	r2, [pc, #348]	@ (8002e50 <HAL_GPIO_DeInit+0x1d4>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d013      	beq.n	8002d1e <HAL_GPIO_DeInit+0xa2>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a56      	ldr	r2, [pc, #344]	@ (8002e54 <HAL_GPIO_DeInit+0x1d8>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d00d      	beq.n	8002d1a <HAL_GPIO_DeInit+0x9e>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a55      	ldr	r2, [pc, #340]	@ (8002e58 <HAL_GPIO_DeInit+0x1dc>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d007      	beq.n	8002d16 <HAL_GPIO_DeInit+0x9a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a54      	ldr	r2, [pc, #336]	@ (8002e5c <HAL_GPIO_DeInit+0x1e0>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d101      	bne.n	8002d12 <HAL_GPIO_DeInit+0x96>
 8002d0e:	2306      	movs	r3, #6
 8002d10:	e00c      	b.n	8002d2c <HAL_GPIO_DeInit+0xb0>
 8002d12:	2307      	movs	r3, #7
 8002d14:	e00a      	b.n	8002d2c <HAL_GPIO_DeInit+0xb0>
 8002d16:	2305      	movs	r3, #5
 8002d18:	e008      	b.n	8002d2c <HAL_GPIO_DeInit+0xb0>
 8002d1a:	2304      	movs	r3, #4
 8002d1c:	e006      	b.n	8002d2c <HAL_GPIO_DeInit+0xb0>
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e004      	b.n	8002d2c <HAL_GPIO_DeInit+0xb0>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e002      	b.n	8002d2c <HAL_GPIO_DeInit+0xb0>
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <HAL_GPIO_DeInit+0xb0>
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	f002 0203 	and.w	r2, r2, #3
 8002d32:	0092      	lsls	r2, r2, #2
 8002d34:	4093      	lsls	r3, r2
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d132      	bne.n	8002da2 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002d3c:	4b48      	ldr	r3, [pc, #288]	@ (8002e60 <HAL_GPIO_DeInit+0x1e4>)
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	43db      	mvns	r3, r3
 8002d44:	4946      	ldr	r1, [pc, #280]	@ (8002e60 <HAL_GPIO_DeInit+0x1e4>)
 8002d46:	4013      	ands	r3, r2
 8002d48:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002d4a:	4b45      	ldr	r3, [pc, #276]	@ (8002e60 <HAL_GPIO_DeInit+0x1e4>)
 8002d4c:	685a      	ldr	r2, [r3, #4]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	43db      	mvns	r3, r3
 8002d52:	4943      	ldr	r1, [pc, #268]	@ (8002e60 <HAL_GPIO_DeInit+0x1e4>)
 8002d54:	4013      	ands	r3, r2
 8002d56:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002d58:	4b41      	ldr	r3, [pc, #260]	@ (8002e60 <HAL_GPIO_DeInit+0x1e4>)
 8002d5a:	68da      	ldr	r2, [r3, #12]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	493f      	ldr	r1, [pc, #252]	@ (8002e60 <HAL_GPIO_DeInit+0x1e4>)
 8002d62:	4013      	ands	r3, r2
 8002d64:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002d66:	4b3e      	ldr	r3, [pc, #248]	@ (8002e60 <HAL_GPIO_DeInit+0x1e4>)
 8002d68:	689a      	ldr	r2, [r3, #8]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	493c      	ldr	r1, [pc, #240]	@ (8002e60 <HAL_GPIO_DeInit+0x1e4>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	f003 0303 	and.w	r3, r3, #3
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	220f      	movs	r2, #15
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002d84:	4a2e      	ldr	r2, [pc, #184]	@ (8002e40 <HAL_GPIO_DeInit+0x1c4>)
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	089b      	lsrs	r3, r3, #2
 8002d8a:	3302      	adds	r3, #2
 8002d8c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	43da      	mvns	r2, r3
 8002d94:	482a      	ldr	r0, [pc, #168]	@ (8002e40 <HAL_GPIO_DeInit+0x1c4>)
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	089b      	lsrs	r3, r3, #2
 8002d9a:	400a      	ands	r2, r1
 8002d9c:	3302      	adds	r3, #2
 8002d9e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	2103      	movs	r1, #3
 8002dac:	fa01 f303 	lsl.w	r3, r1, r3
 8002db0:	43db      	mvns	r3, r3
 8002db2:	401a      	ands	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	08da      	lsrs	r2, r3, #3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3208      	adds	r2, #8
 8002dc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	220f      	movs	r2, #15
 8002dce:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd2:	43db      	mvns	r3, r3
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	08d2      	lsrs	r2, r2, #3
 8002dd8:	4019      	ands	r1, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	3208      	adds	r2, #8
 8002dde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68da      	ldr	r2, [r3, #12]
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	2103      	movs	r1, #3
 8002dec:	fa01 f303 	lsl.w	r3, r1, r3
 8002df0:	43db      	mvns	r3, r3
 8002df2:	401a      	ands	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	fa01 f303 	lsl.w	r3, r1, r3
 8002e04:	43db      	mvns	r3, r3
 8002e06:	401a      	ands	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	2103      	movs	r1, #3
 8002e16:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1a:	43db      	mvns	r3, r3
 8002e1c:	401a      	ands	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	3301      	adds	r3, #1
 8002e26:	617b      	str	r3, [r7, #20]
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	2b0f      	cmp	r3, #15
 8002e2c:	f67f af34 	bls.w	8002c98 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop
 8002e34:	371c      	adds	r7, #28
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40013800 	.word	0x40013800
 8002e44:	40020000 	.word	0x40020000
 8002e48:	40020400 	.word	0x40020400
 8002e4c:	40020800 	.word	0x40020800
 8002e50:	40020c00 	.word	0x40020c00
 8002e54:	40021000 	.word	0x40021000
 8002e58:	40021400 	.word	0x40021400
 8002e5c:	40021800 	.word	0x40021800
 8002e60:	40013c00 	.word	0x40013c00

08002e64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	887b      	ldrh	r3, [r7, #2]
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d002      	beq.n	8002e82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	73fb      	strb	r3, [r7, #15]
 8002e80:	e001      	b.n	8002e86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e82:	2300      	movs	r3, #0
 8002e84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e86:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3714      	adds	r7, #20
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	807b      	strh	r3, [r7, #2]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ea4:	787b      	ldrb	r3, [r7, #1]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d003      	beq.n	8002eb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eaa:	887a      	ldrh	r2, [r7, #2]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002eb0:	e003      	b.n	8002eba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002eb2:	887b      	ldrh	r3, [r7, #2]
 8002eb4:	041a      	lsls	r2, r3, #16
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	619a      	str	r2, [r3, #24]
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
	...

08002ec8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ed2:	4b08      	ldr	r3, [pc, #32]	@ (8002ef4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ed4:	695a      	ldr	r2, [r3, #20]
 8002ed6:	88fb      	ldrh	r3, [r7, #6]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d006      	beq.n	8002eec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ede:	4a05      	ldr	r2, [pc, #20]	@ (8002ef4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ee0:	88fb      	ldrh	r3, [r7, #6]
 8002ee2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ee4:	88fb      	ldrh	r3, [r7, #6]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f014 ffa2 	bl	8017e30 <HAL_GPIO_EXTI_Callback>
  }
}
 8002eec:	bf00      	nop
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40013c00 	.word	0x40013c00

08002ef8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af02      	add	r7, sp, #8
 8002efe:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e059      	b.n	8002fbe <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d106      	bne.n	8002f2a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f7fe ff1f 	bl	8001d68 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f38:	d102      	bne.n	8002f40 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f006 fc5e 	bl	8009806 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6818      	ldr	r0, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	7c1a      	ldrb	r2, [r3, #16]
 8002f52:	f88d 2000 	strb.w	r2, [sp]
 8002f56:	3304      	adds	r3, #4
 8002f58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f5a:	f006 fbdf 	bl	800971c <USB_CoreInit>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d005      	beq.n	8002f70 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2202      	movs	r2, #2
 8002f68:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e026      	b.n	8002fbe <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2101      	movs	r1, #1
 8002f76:	4618      	mov	r0, r3
 8002f78:	f006 fc56 	bl	8009828 <USB_SetCurrentMode>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d005      	beq.n	8002f8e <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2202      	movs	r2, #2
 8002f86:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e017      	b.n	8002fbe <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6818      	ldr	r0, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	7c1a      	ldrb	r2, [r3, #16]
 8002f96:	f88d 2000 	strb.w	r2, [sp]
 8002f9a:	3304      	adds	r3, #4
 8002f9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f9e:	f006 fdff 	bl	8009ba0 <USB_HostInit>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d005      	beq.n	8002fb4 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2202      	movs	r2, #2
 8002fac:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e004      	b.n	8002fbe <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002fc6:	b590      	push	{r4, r7, lr}
 8002fc8:	b08b      	sub	sp, #44	@ 0x2c
 8002fca:	af04      	add	r7, sp, #16
 8002fcc:	6078      	str	r0, [r7, #4]
 8002fce:	4608      	mov	r0, r1
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	70fb      	strb	r3, [r7, #3]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	70bb      	strb	r3, [r7, #2]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002fe0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002fe2:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d101      	bne.n	8002ff2 <HAL_HCD_HC_Init+0x2c>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e09d      	b.n	800312e <HAL_HCD_HC_Init+0x168>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002ffa:	78fa      	ldrb	r2, [r7, #3]
 8002ffc:	6879      	ldr	r1, [r7, #4]
 8002ffe:	4613      	mov	r3, r2
 8003000:	011b      	lsls	r3, r3, #4
 8003002:	1a9b      	subs	r3, r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	440b      	add	r3, r1
 8003008:	3319      	adds	r3, #25
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800300e:	78fa      	ldrb	r2, [r7, #3]
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	1a9b      	subs	r3, r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	440b      	add	r3, r1
 800301c:	3314      	adds	r3, #20
 800301e:	787a      	ldrb	r2, [r7, #1]
 8003020:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003022:	78fa      	ldrb	r2, [r7, #3]
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	4613      	mov	r3, r2
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	1a9b      	subs	r3, r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	3315      	adds	r3, #21
 8003032:	78fa      	ldrb	r2, [r7, #3]
 8003034:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003036:	78fa      	ldrb	r2, [r7, #3]
 8003038:	6879      	ldr	r1, [r7, #4]
 800303a:	4613      	mov	r3, r2
 800303c:	011b      	lsls	r3, r3, #4
 800303e:	1a9b      	subs	r3, r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	440b      	add	r3, r1
 8003044:	3326      	adds	r3, #38	@ 0x26
 8003046:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800304a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800304c:	78fa      	ldrb	r2, [r7, #3]
 800304e:	78bb      	ldrb	r3, [r7, #2]
 8003050:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003054:	b2d8      	uxtb	r0, r3
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	011b      	lsls	r3, r3, #4
 800305c:	1a9b      	subs	r3, r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	3316      	adds	r3, #22
 8003064:	4602      	mov	r2, r0
 8003066:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003068:	78fb      	ldrb	r3, [r7, #3]
 800306a:	4619      	mov	r1, r3
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 fba9 	bl	80037c4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003072:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003076:	2b00      	cmp	r3, #0
 8003078:	da0a      	bge.n	8003090 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800307a:	78fa      	ldrb	r2, [r7, #3]
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	4613      	mov	r3, r2
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	1a9b      	subs	r3, r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	440b      	add	r3, r1
 8003088:	3317      	adds	r3, #23
 800308a:	2201      	movs	r2, #1
 800308c:	701a      	strb	r2, [r3, #0]
 800308e:	e009      	b.n	80030a4 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003090:	78fa      	ldrb	r2, [r7, #3]
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	4613      	mov	r3, r2
 8003096:	011b      	lsls	r3, r3, #4
 8003098:	1a9b      	subs	r3, r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	3317      	adds	r3, #23
 80030a0:	2200      	movs	r2, #0
 80030a2:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f006 fed1 	bl	8009e50 <USB_GetHostSpeed>
 80030ae:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80030b0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d10b      	bne.n	80030d0 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80030b8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d107      	bne.n	80030d0 <HAL_HCD_HC_Init+0x10a>
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d104      	bne.n	80030d0 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2bbc      	cmp	r3, #188	@ 0xbc
 80030ca:	d901      	bls.n	80030d0 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80030cc:	23bc      	movs	r3, #188	@ 0xbc
 80030ce:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80030d0:	78fa      	ldrb	r2, [r7, #3]
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	4613      	mov	r3, r2
 80030d6:	011b      	lsls	r3, r3, #4
 80030d8:	1a9b      	subs	r3, r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	440b      	add	r3, r1
 80030de:	3318      	adds	r3, #24
 80030e0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80030e4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80030e6:	78fa      	ldrb	r2, [r7, #3]
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	b298      	uxth	r0, r3
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	1a9b      	subs	r3, r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	3328      	adds	r3, #40	@ 0x28
 80030fa:	4602      	mov	r2, r0
 80030fc:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6818      	ldr	r0, [r3, #0]
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	b29b      	uxth	r3, r3
 8003106:	787c      	ldrb	r4, [r7, #1]
 8003108:	78ba      	ldrb	r2, [r7, #2]
 800310a:	78f9      	ldrb	r1, [r7, #3]
 800310c:	9302      	str	r3, [sp, #8]
 800310e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003112:	9301      	str	r3, [sp, #4]
 8003114:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003118:	9300      	str	r3, [sp, #0]
 800311a:	4623      	mov	r3, r4
 800311c:	f006 fec0 	bl	8009ea0 <USB_HC_Init>
 8003120:	4603      	mov	r3, r0
 8003122:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800312c:	7bfb      	ldrb	r3, [r7, #15]
}
 800312e:	4618      	mov	r0, r3
 8003130:	371c      	adds	r7, #28
 8003132:	46bd      	mov	sp, r7
 8003134:	bd90      	pop	{r4, r7, pc}

08003136 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b084      	sub	sp, #16
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
 800313e:	460b      	mov	r3, r1
 8003140:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003142:	2300      	movs	r3, #0
 8003144:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <HAL_HCD_HC_Halt+0x1e>
 8003150:	2302      	movs	r3, #2
 8003152:	e00f      	b.n	8003174 <HAL_HCD_HC_Halt+0x3e>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	78fa      	ldrb	r2, [r7, #3]
 8003162:	4611      	mov	r1, r2
 8003164:	4618      	mov	r0, r3
 8003166:	f007 fa52 	bl	800a60e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003172:	7bfb      	ldrb	r3, [r7, #15]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	4608      	mov	r0, r1
 8003186:	4611      	mov	r1, r2
 8003188:	461a      	mov	r2, r3
 800318a:	4603      	mov	r3, r0
 800318c:	70fb      	strb	r3, [r7, #3]
 800318e:	460b      	mov	r3, r1
 8003190:	70bb      	strb	r3, [r7, #2]
 8003192:	4613      	mov	r3, r2
 8003194:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3317      	adds	r3, #23
 80031a6:	78ba      	ldrb	r2, [r7, #2]
 80031a8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80031aa:	78fa      	ldrb	r2, [r7, #3]
 80031ac:	6879      	ldr	r1, [r7, #4]
 80031ae:	4613      	mov	r3, r2
 80031b0:	011b      	lsls	r3, r3, #4
 80031b2:	1a9b      	subs	r3, r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	440b      	add	r3, r1
 80031b8:	3326      	adds	r3, #38	@ 0x26
 80031ba:	787a      	ldrb	r2, [r7, #1]
 80031bc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80031be:	7c3b      	ldrb	r3, [r7, #16]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d114      	bne.n	80031ee <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80031c4:	78fa      	ldrb	r2, [r7, #3]
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	4613      	mov	r3, r2
 80031ca:	011b      	lsls	r3, r3, #4
 80031cc:	1a9b      	subs	r3, r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	332a      	adds	r3, #42	@ 0x2a
 80031d4:	2203      	movs	r2, #3
 80031d6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80031d8:	78fa      	ldrb	r2, [r7, #3]
 80031da:	6879      	ldr	r1, [r7, #4]
 80031dc:	4613      	mov	r3, r2
 80031de:	011b      	lsls	r3, r3, #4
 80031e0:	1a9b      	subs	r3, r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	440b      	add	r3, r1
 80031e6:	3319      	adds	r3, #25
 80031e8:	7f3a      	ldrb	r2, [r7, #28]
 80031ea:	701a      	strb	r2, [r3, #0]
 80031ec:	e009      	b.n	8003202 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031ee:	78fa      	ldrb	r2, [r7, #3]
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	4613      	mov	r3, r2
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	1a9b      	subs	r3, r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	332a      	adds	r3, #42	@ 0x2a
 80031fe:	2202      	movs	r2, #2
 8003200:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003202:	787b      	ldrb	r3, [r7, #1]
 8003204:	2b03      	cmp	r3, #3
 8003206:	f200 8102 	bhi.w	800340e <HAL_HCD_HC_SubmitRequest+0x292>
 800320a:	a201      	add	r2, pc, #4	@ (adr r2, 8003210 <HAL_HCD_HC_SubmitRequest+0x94>)
 800320c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003210:	08003221 	.word	0x08003221
 8003214:	080033f9 	.word	0x080033f9
 8003218:	080032e5 	.word	0x080032e5
 800321c:	0800336f 	.word	0x0800336f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003220:	7c3b      	ldrb	r3, [r7, #16]
 8003222:	2b01      	cmp	r3, #1
 8003224:	f040 80f5 	bne.w	8003412 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003228:	78bb      	ldrb	r3, [r7, #2]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d12d      	bne.n	800328a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800322e:	8b3b      	ldrh	r3, [r7, #24]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d109      	bne.n	8003248 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003234:	78fa      	ldrb	r2, [r7, #3]
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	1a9b      	subs	r3, r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	333d      	adds	r3, #61	@ 0x3d
 8003244:	2201      	movs	r2, #1
 8003246:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	333d      	adds	r3, #61	@ 0x3d
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10a      	bne.n	8003274 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	332a      	adds	r3, #42	@ 0x2a
 800326e:	2200      	movs	r2, #0
 8003270:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003272:	e0ce      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	332a      	adds	r3, #42	@ 0x2a
 8003284:	2202      	movs	r2, #2
 8003286:	701a      	strb	r2, [r3, #0]
      break;
 8003288:	e0c3      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800328a:	78fa      	ldrb	r2, [r7, #3]
 800328c:	6879      	ldr	r1, [r7, #4]
 800328e:	4613      	mov	r3, r2
 8003290:	011b      	lsls	r3, r3, #4
 8003292:	1a9b      	subs	r3, r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	331a      	adds	r3, #26
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	2b01      	cmp	r3, #1
 800329e:	f040 80b8 	bne.w	8003412 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80032a2:	78fa      	ldrb	r2, [r7, #3]
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	4613      	mov	r3, r2
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	1a9b      	subs	r3, r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	440b      	add	r3, r1
 80032b0:	333c      	adds	r3, #60	@ 0x3c
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10a      	bne.n	80032ce <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80032b8:	78fa      	ldrb	r2, [r7, #3]
 80032ba:	6879      	ldr	r1, [r7, #4]
 80032bc:	4613      	mov	r3, r2
 80032be:	011b      	lsls	r3, r3, #4
 80032c0:	1a9b      	subs	r3, r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	440b      	add	r3, r1
 80032c6:	332a      	adds	r3, #42	@ 0x2a
 80032c8:	2200      	movs	r2, #0
 80032ca:	701a      	strb	r2, [r3, #0]
      break;
 80032cc:	e0a1      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032ce:	78fa      	ldrb	r2, [r7, #3]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	011b      	lsls	r3, r3, #4
 80032d6:	1a9b      	subs	r3, r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	440b      	add	r3, r1
 80032dc:	332a      	adds	r3, #42	@ 0x2a
 80032de:	2202      	movs	r2, #2
 80032e0:	701a      	strb	r2, [r3, #0]
      break;
 80032e2:	e096      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80032e4:	78bb      	ldrb	r3, [r7, #2]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d120      	bne.n	800332c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80032ea:	78fa      	ldrb	r2, [r7, #3]
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	1a9b      	subs	r3, r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	440b      	add	r3, r1
 80032f8:	333d      	adds	r3, #61	@ 0x3d
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10a      	bne.n	8003316 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003300:	78fa      	ldrb	r2, [r7, #3]
 8003302:	6879      	ldr	r1, [r7, #4]
 8003304:	4613      	mov	r3, r2
 8003306:	011b      	lsls	r3, r3, #4
 8003308:	1a9b      	subs	r3, r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	440b      	add	r3, r1
 800330e:	332a      	adds	r3, #42	@ 0x2a
 8003310:	2200      	movs	r2, #0
 8003312:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003314:	e07e      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003316:	78fa      	ldrb	r2, [r7, #3]
 8003318:	6879      	ldr	r1, [r7, #4]
 800331a:	4613      	mov	r3, r2
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	1a9b      	subs	r3, r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	440b      	add	r3, r1
 8003324:	332a      	adds	r3, #42	@ 0x2a
 8003326:	2202      	movs	r2, #2
 8003328:	701a      	strb	r2, [r3, #0]
      break;
 800332a:	e073      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800332c:	78fa      	ldrb	r2, [r7, #3]
 800332e:	6879      	ldr	r1, [r7, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	011b      	lsls	r3, r3, #4
 8003334:	1a9b      	subs	r3, r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	440b      	add	r3, r1
 800333a:	333c      	adds	r3, #60	@ 0x3c
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10a      	bne.n	8003358 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003342:	78fa      	ldrb	r2, [r7, #3]
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	011b      	lsls	r3, r3, #4
 800334a:	1a9b      	subs	r3, r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	440b      	add	r3, r1
 8003350:	332a      	adds	r3, #42	@ 0x2a
 8003352:	2200      	movs	r2, #0
 8003354:	701a      	strb	r2, [r3, #0]
      break;
 8003356:	e05d      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003358:	78fa      	ldrb	r2, [r7, #3]
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	4613      	mov	r3, r2
 800335e:	011b      	lsls	r3, r3, #4
 8003360:	1a9b      	subs	r3, r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	440b      	add	r3, r1
 8003366:	332a      	adds	r3, #42	@ 0x2a
 8003368:	2202      	movs	r2, #2
 800336a:	701a      	strb	r2, [r3, #0]
      break;
 800336c:	e052      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800336e:	78bb      	ldrb	r3, [r7, #2]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d120      	bne.n	80033b6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003374:	78fa      	ldrb	r2, [r7, #3]
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	011b      	lsls	r3, r3, #4
 800337c:	1a9b      	subs	r3, r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	333d      	adds	r3, #61	@ 0x3d
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10a      	bne.n	80033a0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800338a:	78fa      	ldrb	r2, [r7, #3]
 800338c:	6879      	ldr	r1, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	332a      	adds	r3, #42	@ 0x2a
 800339a:	2200      	movs	r2, #0
 800339c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800339e:	e039      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80033a0:	78fa      	ldrb	r2, [r7, #3]
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	332a      	adds	r3, #42	@ 0x2a
 80033b0:	2202      	movs	r2, #2
 80033b2:	701a      	strb	r2, [r3, #0]
      break;
 80033b4:	e02e      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80033b6:	78fa      	ldrb	r2, [r7, #3]
 80033b8:	6879      	ldr	r1, [r7, #4]
 80033ba:	4613      	mov	r3, r2
 80033bc:	011b      	lsls	r3, r3, #4
 80033be:	1a9b      	subs	r3, r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	440b      	add	r3, r1
 80033c4:	333c      	adds	r3, #60	@ 0x3c
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10a      	bne.n	80033e2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033cc:	78fa      	ldrb	r2, [r7, #3]
 80033ce:	6879      	ldr	r1, [r7, #4]
 80033d0:	4613      	mov	r3, r2
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	1a9b      	subs	r3, r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	440b      	add	r3, r1
 80033da:	332a      	adds	r3, #42	@ 0x2a
 80033dc:	2200      	movs	r2, #0
 80033de:	701a      	strb	r2, [r3, #0]
      break;
 80033e0:	e018      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80033e2:	78fa      	ldrb	r2, [r7, #3]
 80033e4:	6879      	ldr	r1, [r7, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	011b      	lsls	r3, r3, #4
 80033ea:	1a9b      	subs	r3, r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	440b      	add	r3, r1
 80033f0:	332a      	adds	r3, #42	@ 0x2a
 80033f2:	2202      	movs	r2, #2
 80033f4:	701a      	strb	r2, [r3, #0]
      break;
 80033f6:	e00d      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033f8:	78fa      	ldrb	r2, [r7, #3]
 80033fa:	6879      	ldr	r1, [r7, #4]
 80033fc:	4613      	mov	r3, r2
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	1a9b      	subs	r3, r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	440b      	add	r3, r1
 8003406:	332a      	adds	r3, #42	@ 0x2a
 8003408:	2200      	movs	r2, #0
 800340a:	701a      	strb	r2, [r3, #0]
      break;
 800340c:	e002      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800340e:	bf00      	nop
 8003410:	e000      	b.n	8003414 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003412:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003414:	78fa      	ldrb	r2, [r7, #3]
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	4613      	mov	r3, r2
 800341a:	011b      	lsls	r3, r3, #4
 800341c:	1a9b      	subs	r3, r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	332c      	adds	r3, #44	@ 0x2c
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003428:	78fa      	ldrb	r2, [r7, #3]
 800342a:	8b39      	ldrh	r1, [r7, #24]
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	011b      	lsls	r3, r3, #4
 8003432:	1a9b      	subs	r3, r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	4403      	add	r3, r0
 8003438:	3334      	adds	r3, #52	@ 0x34
 800343a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800343c:	78fa      	ldrb	r2, [r7, #3]
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	011b      	lsls	r3, r3, #4
 8003444:	1a9b      	subs	r3, r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	334c      	adds	r3, #76	@ 0x4c
 800344c:	2200      	movs	r2, #0
 800344e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003450:	78fa      	ldrb	r2, [r7, #3]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	011b      	lsls	r3, r3, #4
 8003458:	1a9b      	subs	r3, r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	3338      	adds	r3, #56	@ 0x38
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	3315      	adds	r3, #21
 8003474:	78fa      	ldrb	r2, [r7, #3]
 8003476:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003478:	78fa      	ldrb	r2, [r7, #3]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	334d      	adds	r3, #77	@ 0x4d
 8003488:	2200      	movs	r2, #0
 800348a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6818      	ldr	r0, [r3, #0]
 8003490:	78fa      	ldrb	r2, [r7, #3]
 8003492:	4613      	mov	r3, r2
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	1a9b      	subs	r3, r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	3310      	adds	r3, #16
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	4413      	add	r3, r2
 80034a0:	1d19      	adds	r1, r3, #4
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	799b      	ldrb	r3, [r3, #6]
 80034a6:	461a      	mov	r2, r3
 80034a8:	f006 fe26 	bl	800a0f8 <USB_HC_StartXfer>
 80034ac:	4603      	mov	r3, r0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3708      	adds	r7, #8
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop

080034b8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f006 fb20 	bl	8009b14 <USB_GetMode>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	f040 80fb 	bne.w	80036d2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f006 fae3 	bl	8009aac <USB_ReadInterrupts>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 80f1 	beq.w	80036d0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f006 fada 	bl	8009aac <USB_ReadInterrupts>
 80034f8:	4603      	mov	r3, r0
 80034fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003502:	d104      	bne.n	800350e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800350c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4618      	mov	r0, r3
 8003514:	f006 faca 	bl	8009aac <USB_ReadInterrupts>
 8003518:	4603      	mov	r3, r0
 800351a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800351e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003522:	d104      	bne.n	800352e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800352c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f006 faba 	bl	8009aac <USB_ReadInterrupts>
 8003538:	4603      	mov	r3, r0
 800353a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800353e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003542:	d104      	bne.n	800354e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800354c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f006 faaa 	bl	8009aac <USB_ReadInterrupts>
 8003558:	4603      	mov	r3, r0
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b02      	cmp	r3, #2
 8003560:	d103      	bne.n	800356a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2202      	movs	r2, #2
 8003568:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4618      	mov	r0, r3
 8003570:	f006 fa9c 	bl	8009aac <USB_ReadInterrupts>
 8003574:	4603      	mov	r3, r0
 8003576:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800357a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800357e:	d120      	bne.n	80035c2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003588:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	d113      	bne.n	80035c2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800359a:	2110      	movs	r1, #16
 800359c:	6938      	ldr	r0, [r7, #16]
 800359e:	f006 f98f 	bl	80098c0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80035a2:	6938      	ldr	r0, [r7, #16]
 80035a4:	f006 f9be 	bl	8009924 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	7a5b      	ldrb	r3, [r3, #9]
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d105      	bne.n	80035bc <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2101      	movs	r1, #1
 80035b6:	4618      	mov	r0, r3
 80035b8:	f006 fbaa 	bl	8009d10 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f00f f9cd 	bl	801295c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f006 fa70 	bl	8009aac <USB_ReadInterrupts>
 80035cc:	4603      	mov	r3, r0
 80035ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035d6:	d102      	bne.n	80035de <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f001 fd2f 	bl	800503c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f006 fa62 	bl	8009aac <USB_ReadInterrupts>
 80035e8:	4603      	mov	r3, r0
 80035ea:	f003 0308 	and.w	r3, r3, #8
 80035ee:	2b08      	cmp	r3, #8
 80035f0:	d106      	bne.n	8003600 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f00f face 	bl	8012b94 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2208      	movs	r2, #8
 80035fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f006 fa51 	bl	8009aac <USB_ReadInterrupts>
 800360a:	4603      	mov	r3, r0
 800360c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003610:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003614:	d139      	bne.n	800368a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4618      	mov	r0, r3
 800361c:	f006 ffe6 	bl	800a5ec <USB_HC_ReadInterrupt>
 8003620:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003622:	2300      	movs	r3, #0
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	e025      	b.n	8003674 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	fa22 f303 	lsr.w	r3, r2, r3
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	2b00      	cmp	r3, #0
 800363a:	d018      	beq.n	800366e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	015a      	lsls	r2, r3, #5
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4413      	add	r3, r2
 8003644:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800364e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003652:	d106      	bne.n	8003662 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	b2db      	uxtb	r3, r3
 8003658:	4619      	mov	r1, r3
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f8e7 	bl	800382e <HCD_HC_IN_IRQHandler>
 8003660:	e005      	b.n	800366e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	b2db      	uxtb	r3, r3
 8003666:	4619      	mov	r1, r3
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 ff49 	bl	8004500 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	3301      	adds	r3, #1
 8003672:	617b      	str	r3, [r7, #20]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	795b      	ldrb	r3, [r3, #5]
 8003678:	461a      	mov	r2, r3
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	4293      	cmp	r3, r2
 800367e:	d3d3      	bcc.n	8003628 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003688:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f006 fa0c 	bl	8009aac <USB_ReadInterrupts>
 8003694:	4603      	mov	r3, r0
 8003696:	f003 0310 	and.w	r3, r3, #16
 800369a:	2b10      	cmp	r3, #16
 800369c:	d101      	bne.n	80036a2 <HAL_HCD_IRQHandler+0x1ea>
 800369e:	2301      	movs	r3, #1
 80036a0:	e000      	b.n	80036a4 <HAL_HCD_IRQHandler+0x1ec>
 80036a2:	2300      	movs	r3, #0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d014      	beq.n	80036d2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	699a      	ldr	r2, [r3, #24]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0210 	bic.w	r2, r2, #16
 80036b6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f001 fbe0 	bl	8004e7e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	699a      	ldr	r2, [r3, #24]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f042 0210 	orr.w	r2, r2, #16
 80036cc:	619a      	str	r2, [r3, #24]
 80036ce:	e000      	b.n	80036d2 <HAL_HCD_IRQHandler+0x21a>
      return;
 80036d0:	bf00      	nop
    }
  }
}
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800370e:	2b01      	cmp	r3, #1
 8003710:	d101      	bne.n	8003716 <HAL_HCD_Start+0x16>
 8003712:	2302      	movs	r3, #2
 8003714:	e013      	b.n	800373e <HAL_HCD_Start+0x3e>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2101      	movs	r1, #1
 8003724:	4618      	mov	r0, r3
 8003726:	f006 fb5a 	bl	8009dde <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f006 f858 	bl	80097e4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b082      	sub	sp, #8
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f006 fb19 	bl	8009d8a <USB_ResetPort>
 8003758:	4603      	mov	r3, r0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003762:	b480      	push	{r7}
 8003764:	b083      	sub	sp, #12
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
 800376a:	460b      	mov	r3, r1
 800376c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800376e:	78fa      	ldrb	r2, [r7, #3]
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	4613      	mov	r3, r2
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	3338      	adds	r3, #56	@ 0x38
 800377e:	681b      	ldr	r3, [r3, #0]
}
 8003780:	4618      	mov	r0, r3
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f006 fb70 	bl	8009e7e <USB_GetCurrentFrame>
 800379e:	4603      	mov	r3, r0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f006 fb4b 	bl	8009e50 <USB_GetHostSpeed>
 80037ba:	4603      	mov	r3, r0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3708      	adds	r7, #8
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80037d0:	78fa      	ldrb	r2, [r7, #3]
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	1a9b      	subs	r3, r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	331a      	adds	r3, #26
 80037e0:	2200      	movs	r2, #0
 80037e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80037e4:	78fa      	ldrb	r2, [r7, #3]
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	4613      	mov	r3, r2
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	1a9b      	subs	r3, r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	440b      	add	r3, r1
 80037f2:	331b      	adds	r3, #27
 80037f4:	2200      	movs	r2, #0
 80037f6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80037f8:	78fa      	ldrb	r2, [r7, #3]
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	1a9b      	subs	r3, r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	3325      	adds	r3, #37	@ 0x25
 8003808:	2200      	movs	r2, #0
 800380a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 800380c:	78fa      	ldrb	r2, [r7, #3]
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	011b      	lsls	r3, r3, #4
 8003814:	1a9b      	subs	r3, r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	440b      	add	r3, r1
 800381a:	3324      	adds	r3, #36	@ 0x24
 800381c:	2200      	movs	r2, #0
 800381e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b086      	sub	sp, #24
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
 8003836:	460b      	mov	r3, r1
 8003838:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	78fa      	ldrb	r2, [r7, #3]
 800384a:	4611      	mov	r1, r2
 800384c:	4618      	mov	r0, r3
 800384e:	f006 f940 	bl	8009ad2 <USB_ReadChInterrupts>
 8003852:	4603      	mov	r3, r0
 8003854:	f003 0304 	and.w	r3, r3, #4
 8003858:	2b04      	cmp	r3, #4
 800385a:	d11a      	bne.n	8003892 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800385c:	78fb      	ldrb	r3, [r7, #3]
 800385e:	015a      	lsls	r2, r3, #5
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	4413      	add	r3, r2
 8003864:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003868:	461a      	mov	r2, r3
 800386a:	2304      	movs	r3, #4
 800386c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800386e:	78fa      	ldrb	r2, [r7, #3]
 8003870:	6879      	ldr	r1, [r7, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	1a9b      	subs	r3, r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	440b      	add	r3, r1
 800387c:	334d      	adds	r3, #77	@ 0x4d
 800387e:	2207      	movs	r2, #7
 8003880:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	78fa      	ldrb	r2, [r7, #3]
 8003888:	4611      	mov	r1, r2
 800388a:	4618      	mov	r0, r3
 800388c:	f006 febf 	bl	800a60e <USB_HC_Halt>
 8003890:	e09e      	b.n	80039d0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	78fa      	ldrb	r2, [r7, #3]
 8003898:	4611      	mov	r1, r2
 800389a:	4618      	mov	r0, r3
 800389c:	f006 f919 	bl	8009ad2 <USB_ReadChInterrupts>
 80038a0:	4603      	mov	r3, r0
 80038a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038aa:	d11b      	bne.n	80038e4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80038ac:	78fb      	ldrb	r3, [r7, #3]
 80038ae:	015a      	lsls	r2, r3, #5
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	4413      	add	r3, r2
 80038b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038b8:	461a      	mov	r2, r3
 80038ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038be:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80038c0:	78fa      	ldrb	r2, [r7, #3]
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	1a9b      	subs	r3, r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	334d      	adds	r3, #77	@ 0x4d
 80038d0:	2208      	movs	r2, #8
 80038d2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	78fa      	ldrb	r2, [r7, #3]
 80038da:	4611      	mov	r1, r2
 80038dc:	4618      	mov	r0, r3
 80038de:	f006 fe96 	bl	800a60e <USB_HC_Halt>
 80038e2:	e075      	b.n	80039d0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	78fa      	ldrb	r2, [r7, #3]
 80038ea:	4611      	mov	r1, r2
 80038ec:	4618      	mov	r0, r3
 80038ee:	f006 f8f0 	bl	8009ad2 <USB_ReadChInterrupts>
 80038f2:	4603      	mov	r3, r0
 80038f4:	f003 0308 	and.w	r3, r3, #8
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	d11a      	bne.n	8003932 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80038fc:	78fb      	ldrb	r3, [r7, #3]
 80038fe:	015a      	lsls	r2, r3, #5
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	4413      	add	r3, r2
 8003904:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003908:	461a      	mov	r2, r3
 800390a:	2308      	movs	r3, #8
 800390c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800390e:	78fa      	ldrb	r2, [r7, #3]
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	4613      	mov	r3, r2
 8003914:	011b      	lsls	r3, r3, #4
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	334d      	adds	r3, #77	@ 0x4d
 800391e:	2206      	movs	r2, #6
 8003920:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	78fa      	ldrb	r2, [r7, #3]
 8003928:	4611      	mov	r1, r2
 800392a:	4618      	mov	r0, r3
 800392c:	f006 fe6f 	bl	800a60e <USB_HC_Halt>
 8003930:	e04e      	b.n	80039d0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	78fa      	ldrb	r2, [r7, #3]
 8003938:	4611      	mov	r1, r2
 800393a:	4618      	mov	r0, r3
 800393c:	f006 f8c9 	bl	8009ad2 <USB_ReadChInterrupts>
 8003940:	4603      	mov	r3, r0
 8003942:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003946:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800394a:	d11b      	bne.n	8003984 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800394c:	78fb      	ldrb	r3, [r7, #3]
 800394e:	015a      	lsls	r2, r3, #5
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	4413      	add	r3, r2
 8003954:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003958:	461a      	mov	r2, r3
 800395a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800395e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003960:	78fa      	ldrb	r2, [r7, #3]
 8003962:	6879      	ldr	r1, [r7, #4]
 8003964:	4613      	mov	r3, r2
 8003966:	011b      	lsls	r3, r3, #4
 8003968:	1a9b      	subs	r3, r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	440b      	add	r3, r1
 800396e:	334d      	adds	r3, #77	@ 0x4d
 8003970:	2209      	movs	r2, #9
 8003972:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	78fa      	ldrb	r2, [r7, #3]
 800397a:	4611      	mov	r1, r2
 800397c:	4618      	mov	r0, r3
 800397e:	f006 fe46 	bl	800a60e <USB_HC_Halt>
 8003982:	e025      	b.n	80039d0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	78fa      	ldrb	r2, [r7, #3]
 800398a:	4611      	mov	r1, r2
 800398c:	4618      	mov	r0, r3
 800398e:	f006 f8a0 	bl	8009ad2 <USB_ReadChInterrupts>
 8003992:	4603      	mov	r3, r0
 8003994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003998:	2b80      	cmp	r3, #128	@ 0x80
 800399a:	d119      	bne.n	80039d0 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800399c:	78fb      	ldrb	r3, [r7, #3]
 800399e:	015a      	lsls	r2, r3, #5
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	4413      	add	r3, r2
 80039a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039a8:	461a      	mov	r2, r3
 80039aa:	2380      	movs	r3, #128	@ 0x80
 80039ac:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80039ae:	78fa      	ldrb	r2, [r7, #3]
 80039b0:	6879      	ldr	r1, [r7, #4]
 80039b2:	4613      	mov	r3, r2
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	1a9b      	subs	r3, r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	440b      	add	r3, r1
 80039bc:	334d      	adds	r3, #77	@ 0x4d
 80039be:	2207      	movs	r2, #7
 80039c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	78fa      	ldrb	r2, [r7, #3]
 80039c8:	4611      	mov	r1, r2
 80039ca:	4618      	mov	r0, r3
 80039cc:	f006 fe1f 	bl	800a60e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	78fa      	ldrb	r2, [r7, #3]
 80039d6:	4611      	mov	r1, r2
 80039d8:	4618      	mov	r0, r3
 80039da:	f006 f87a 	bl	8009ad2 <USB_ReadChInterrupts>
 80039de:	4603      	mov	r3, r0
 80039e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039e8:	d112      	bne.n	8003a10 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	78fa      	ldrb	r2, [r7, #3]
 80039f0:	4611      	mov	r1, r2
 80039f2:	4618      	mov	r0, r3
 80039f4:	f006 fe0b 	bl	800a60e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80039f8:	78fb      	ldrb	r3, [r7, #3]
 80039fa:	015a      	lsls	r2, r3, #5
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	4413      	add	r3, r2
 8003a00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a04:	461a      	mov	r2, r3
 8003a06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003a0a:	6093      	str	r3, [r2, #8]
 8003a0c:	f000 bd75 	b.w	80044fa <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	78fa      	ldrb	r2, [r7, #3]
 8003a16:	4611      	mov	r1, r2
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f006 f85a 	bl	8009ad2 <USB_ReadChInterrupts>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	f040 8128 	bne.w	8003c7a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003a2a:	78fb      	ldrb	r3, [r7, #3]
 8003a2c:	015a      	lsls	r2, r3, #5
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	4413      	add	r3, r2
 8003a32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a36:	461a      	mov	r2, r3
 8003a38:	2320      	movs	r3, #32
 8003a3a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003a3c:	78fa      	ldrb	r2, [r7, #3]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	011b      	lsls	r3, r3, #4
 8003a44:	1a9b      	subs	r3, r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	331b      	adds	r3, #27
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d119      	bne.n	8003a86 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003a52:	78fa      	ldrb	r2, [r7, #3]
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	1a9b      	subs	r3, r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	331b      	adds	r3, #27
 8003a62:	2200      	movs	r2, #0
 8003a64:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a66:	78fb      	ldrb	r3, [r7, #3]
 8003a68:	015a      	lsls	r2, r3, #5
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	78fa      	ldrb	r2, [r7, #3]
 8003a76:	0151      	lsls	r1, r2, #5
 8003a78:	693a      	ldr	r2, [r7, #16]
 8003a7a:	440a      	add	r2, r1
 8003a7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a84:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	799b      	ldrb	r3, [r3, #6]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d01b      	beq.n	8003ac6 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003a8e:	78fa      	ldrb	r2, [r7, #3]
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	4613      	mov	r3, r2
 8003a94:	011b      	lsls	r3, r3, #4
 8003a96:	1a9b      	subs	r3, r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	3330      	adds	r3, #48	@ 0x30
 8003a9e:	6819      	ldr	r1, [r3, #0]
 8003aa0:	78fb      	ldrb	r3, [r7, #3]
 8003aa2:	015a      	lsls	r2, r3, #5
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ab2:	78fa      	ldrb	r2, [r7, #3]
 8003ab4:	1ac9      	subs	r1, r1, r3
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	011b      	lsls	r3, r3, #4
 8003abc:	1a9b      	subs	r3, r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4403      	add	r3, r0
 8003ac2:	3338      	adds	r3, #56	@ 0x38
 8003ac4:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003ac6:	78fa      	ldrb	r2, [r7, #3]
 8003ac8:	6879      	ldr	r1, [r7, #4]
 8003aca:	4613      	mov	r3, r2
 8003acc:	011b      	lsls	r3, r3, #4
 8003ace:	1a9b      	subs	r3, r3, r2
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	440b      	add	r3, r1
 8003ad4:	334d      	adds	r3, #77	@ 0x4d
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003ada:	78fa      	ldrb	r2, [r7, #3]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	1a9b      	subs	r3, r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	3344      	adds	r3, #68	@ 0x44
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003aee:	78fb      	ldrb	r3, [r7, #3]
 8003af0:	015a      	lsls	r2, r3, #5
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	4413      	add	r3, r2
 8003af6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003afa:	461a      	mov	r2, r3
 8003afc:	2301      	movs	r3, #1
 8003afe:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b00:	78fa      	ldrb	r2, [r7, #3]
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	4613      	mov	r3, r2
 8003b06:	011b      	lsls	r3, r3, #4
 8003b08:	1a9b      	subs	r3, r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	440b      	add	r3, r1
 8003b0e:	3326      	adds	r3, #38	@ 0x26
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00a      	beq.n	8003b2c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003b16:	78fa      	ldrb	r2, [r7, #3]
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	1a9b      	subs	r3, r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	440b      	add	r3, r1
 8003b24:	3326      	adds	r3, #38	@ 0x26
 8003b26:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d110      	bne.n	8003b4e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	78fa      	ldrb	r2, [r7, #3]
 8003b32:	4611      	mov	r1, r2
 8003b34:	4618      	mov	r0, r3
 8003b36:	f006 fd6a 	bl	800a60e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003b3a:	78fb      	ldrb	r3, [r7, #3]
 8003b3c:	015a      	lsls	r2, r3, #5
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	4413      	add	r3, r2
 8003b42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b46:	461a      	mov	r2, r3
 8003b48:	2310      	movs	r3, #16
 8003b4a:	6093      	str	r3, [r2, #8]
 8003b4c:	e03d      	b.n	8003bca <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003b4e:	78fa      	ldrb	r2, [r7, #3]
 8003b50:	6879      	ldr	r1, [r7, #4]
 8003b52:	4613      	mov	r3, r2
 8003b54:	011b      	lsls	r3, r3, #4
 8003b56:	1a9b      	subs	r3, r3, r2
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	440b      	add	r3, r1
 8003b5c:	3326      	adds	r3, #38	@ 0x26
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	2b03      	cmp	r3, #3
 8003b62:	d00a      	beq.n	8003b7a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003b64:	78fa      	ldrb	r2, [r7, #3]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	011b      	lsls	r3, r3, #4
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	3326      	adds	r3, #38	@ 0x26
 8003b74:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d127      	bne.n	8003bca <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003b7a:	78fb      	ldrb	r3, [r7, #3]
 8003b7c:	015a      	lsls	r2, r3, #5
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	4413      	add	r3, r2
 8003b82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	78fa      	ldrb	r2, [r7, #3]
 8003b8a:	0151      	lsls	r1, r2, #5
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	440a      	add	r2, r1
 8003b90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b94:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b98:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	011b      	lsls	r3, r3, #4
 8003ba2:	1a9b      	subs	r3, r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	440b      	add	r3, r1
 8003ba8:	334c      	adds	r3, #76	@ 0x4c
 8003baa:	2201      	movs	r2, #1
 8003bac:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003bae:	78fa      	ldrb	r2, [r7, #3]
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	1a9b      	subs	r3, r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	440b      	add	r3, r1
 8003bbc:	334c      	adds	r3, #76	@ 0x4c
 8003bbe:	781a      	ldrb	r2, [r3, #0]
 8003bc0:	78fb      	ldrb	r3, [r7, #3]
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f00e fef1 	bl	80129ac <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	799b      	ldrb	r3, [r3, #6]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d13b      	bne.n	8003c4a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003bd2:	78fa      	ldrb	r2, [r7, #3]
 8003bd4:	6879      	ldr	r1, [r7, #4]
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	1a9b      	subs	r3, r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	440b      	add	r3, r1
 8003be0:	3338      	adds	r3, #56	@ 0x38
 8003be2:	6819      	ldr	r1, [r3, #0]
 8003be4:	78fa      	ldrb	r2, [r7, #3]
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	011b      	lsls	r3, r3, #4
 8003bec:	1a9b      	subs	r3, r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4403      	add	r3, r0
 8003bf2:	3328      	adds	r3, #40	@ 0x28
 8003bf4:	881b      	ldrh	r3, [r3, #0]
 8003bf6:	440b      	add	r3, r1
 8003bf8:	1e59      	subs	r1, r3, #1
 8003bfa:	78fa      	ldrb	r2, [r7, #3]
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	011b      	lsls	r3, r3, #4
 8003c02:	1a9b      	subs	r3, r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	4403      	add	r3, r0
 8003c08:	3328      	adds	r3, #40	@ 0x28
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 8470 	beq.w	80044fa <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003c1a:	78fa      	ldrb	r2, [r7, #3]
 8003c1c:	6879      	ldr	r1, [r7, #4]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	011b      	lsls	r3, r3, #4
 8003c22:	1a9b      	subs	r3, r3, r2
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	440b      	add	r3, r1
 8003c28:	333c      	adds	r3, #60	@ 0x3c
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	78fa      	ldrb	r2, [r7, #3]
 8003c2e:	f083 0301 	eor.w	r3, r3, #1
 8003c32:	b2d8      	uxtb	r0, r3
 8003c34:	6879      	ldr	r1, [r7, #4]
 8003c36:	4613      	mov	r3, r2
 8003c38:	011b      	lsls	r3, r3, #4
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	440b      	add	r3, r1
 8003c40:	333c      	adds	r3, #60	@ 0x3c
 8003c42:	4602      	mov	r2, r0
 8003c44:	701a      	strb	r2, [r3, #0]
 8003c46:	f000 bc58 	b.w	80044fa <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003c4a:	78fa      	ldrb	r2, [r7, #3]
 8003c4c:	6879      	ldr	r1, [r7, #4]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	011b      	lsls	r3, r3, #4
 8003c52:	1a9b      	subs	r3, r3, r2
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	440b      	add	r3, r1
 8003c58:	333c      	adds	r3, #60	@ 0x3c
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	78fa      	ldrb	r2, [r7, #3]
 8003c5e:	f083 0301 	eor.w	r3, r3, #1
 8003c62:	b2d8      	uxtb	r0, r3
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	011b      	lsls	r3, r3, #4
 8003c6a:	1a9b      	subs	r3, r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	440b      	add	r3, r1
 8003c70:	333c      	adds	r3, #60	@ 0x3c
 8003c72:	4602      	mov	r2, r0
 8003c74:	701a      	strb	r2, [r3, #0]
 8003c76:	f000 bc40 	b.w	80044fa <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	78fa      	ldrb	r2, [r7, #3]
 8003c80:	4611      	mov	r1, r2
 8003c82:	4618      	mov	r0, r3
 8003c84:	f005 ff25 	bl	8009ad2 <USB_ReadChInterrupts>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	f003 0320 	and.w	r3, r3, #32
 8003c8e:	2b20      	cmp	r3, #32
 8003c90:	d131      	bne.n	8003cf6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003c92:	78fb      	ldrb	r3, [r7, #3]
 8003c94:	015a      	lsls	r2, r3, #5
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	4413      	add	r3, r2
 8003c9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	2320      	movs	r3, #32
 8003ca2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003ca4:	78fa      	ldrb	r2, [r7, #3]
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	011b      	lsls	r3, r3, #4
 8003cac:	1a9b      	subs	r3, r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	440b      	add	r3, r1
 8003cb2:	331a      	adds	r3, #26
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	f040 841f 	bne.w	80044fa <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003cbc:	78fa      	ldrb	r2, [r7, #3]
 8003cbe:	6879      	ldr	r1, [r7, #4]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	011b      	lsls	r3, r3, #4
 8003cc4:	1a9b      	subs	r3, r3, r2
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	440b      	add	r3, r1
 8003cca:	331b      	adds	r3, #27
 8003ccc:	2201      	movs	r2, #1
 8003cce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003cd0:	78fa      	ldrb	r2, [r7, #3]
 8003cd2:	6879      	ldr	r1, [r7, #4]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	011b      	lsls	r3, r3, #4
 8003cd8:	1a9b      	subs	r3, r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	334d      	adds	r3, #77	@ 0x4d
 8003ce0:	2203      	movs	r2, #3
 8003ce2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	78fa      	ldrb	r2, [r7, #3]
 8003cea:	4611      	mov	r1, r2
 8003cec:	4618      	mov	r0, r3
 8003cee:	f006 fc8e 	bl	800a60e <USB_HC_Halt>
 8003cf2:	f000 bc02 	b.w	80044fa <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	78fa      	ldrb	r2, [r7, #3]
 8003cfc:	4611      	mov	r1, r2
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f005 fee7 	bl	8009ad2 <USB_ReadChInterrupts>
 8003d04:	4603      	mov	r3, r0
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	f040 8305 	bne.w	800431a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003d10:	78fb      	ldrb	r3, [r7, #3]
 8003d12:	015a      	lsls	r2, r3, #5
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	4413      	add	r3, r2
 8003d18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	2302      	movs	r3, #2
 8003d20:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003d22:	78fa      	ldrb	r2, [r7, #3]
 8003d24:	6879      	ldr	r1, [r7, #4]
 8003d26:	4613      	mov	r3, r2
 8003d28:	011b      	lsls	r3, r3, #4
 8003d2a:	1a9b      	subs	r3, r3, r2
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	440b      	add	r3, r1
 8003d30:	334d      	adds	r3, #77	@ 0x4d
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d114      	bne.n	8003d62 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d38:	78fa      	ldrb	r2, [r7, #3]
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	011b      	lsls	r3, r3, #4
 8003d40:	1a9b      	subs	r3, r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	440b      	add	r3, r1
 8003d46:	334d      	adds	r3, #77	@ 0x4d
 8003d48:	2202      	movs	r2, #2
 8003d4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	334c      	adds	r3, #76	@ 0x4c
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	701a      	strb	r2, [r3, #0]
 8003d60:	e2cc      	b.n	80042fc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003d62:	78fa      	ldrb	r2, [r7, #3]
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	4613      	mov	r3, r2
 8003d68:	011b      	lsls	r3, r3, #4
 8003d6a:	1a9b      	subs	r3, r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	440b      	add	r3, r1
 8003d70:	334d      	adds	r3, #77	@ 0x4d
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	2b06      	cmp	r3, #6
 8003d76:	d114      	bne.n	8003da2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d78:	78fa      	ldrb	r2, [r7, #3]
 8003d7a:	6879      	ldr	r1, [r7, #4]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	1a9b      	subs	r3, r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	334d      	adds	r3, #77	@ 0x4d
 8003d88:	2202      	movs	r2, #2
 8003d8a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003d8c:	78fa      	ldrb	r2, [r7, #3]
 8003d8e:	6879      	ldr	r1, [r7, #4]
 8003d90:	4613      	mov	r3, r2
 8003d92:	011b      	lsls	r3, r3, #4
 8003d94:	1a9b      	subs	r3, r3, r2
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	440b      	add	r3, r1
 8003d9a:	334c      	adds	r3, #76	@ 0x4c
 8003d9c:	2205      	movs	r2, #5
 8003d9e:	701a      	strb	r2, [r3, #0]
 8003da0:	e2ac      	b.n	80042fc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003da2:	78fa      	ldrb	r2, [r7, #3]
 8003da4:	6879      	ldr	r1, [r7, #4]
 8003da6:	4613      	mov	r3, r2
 8003da8:	011b      	lsls	r3, r3, #4
 8003daa:	1a9b      	subs	r3, r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	440b      	add	r3, r1
 8003db0:	334d      	adds	r3, #77	@ 0x4d
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	2b07      	cmp	r3, #7
 8003db6:	d00b      	beq.n	8003dd0 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003db8:	78fa      	ldrb	r2, [r7, #3]
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	011b      	lsls	r3, r3, #4
 8003dc0:	1a9b      	subs	r3, r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	334d      	adds	r3, #77	@ 0x4d
 8003dc8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003dca:	2b09      	cmp	r3, #9
 8003dcc:	f040 80a6 	bne.w	8003f1c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dd0:	78fa      	ldrb	r2, [r7, #3]
 8003dd2:	6879      	ldr	r1, [r7, #4]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	011b      	lsls	r3, r3, #4
 8003dd8:	1a9b      	subs	r3, r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	440b      	add	r3, r1
 8003dde:	334d      	adds	r3, #77	@ 0x4d
 8003de0:	2202      	movs	r2, #2
 8003de2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003de4:	78fa      	ldrb	r2, [r7, #3]
 8003de6:	6879      	ldr	r1, [r7, #4]
 8003de8:	4613      	mov	r3, r2
 8003dea:	011b      	lsls	r3, r3, #4
 8003dec:	1a9b      	subs	r3, r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	3344      	adds	r3, #68	@ 0x44
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	1c59      	adds	r1, r3, #1
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	011b      	lsls	r3, r3, #4
 8003dfe:	1a9b      	subs	r3, r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	4403      	add	r3, r0
 8003e04:	3344      	adds	r3, #68	@ 0x44
 8003e06:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e08:	78fa      	ldrb	r2, [r7, #3]
 8003e0a:	6879      	ldr	r1, [r7, #4]
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	011b      	lsls	r3, r3, #4
 8003e10:	1a9b      	subs	r3, r3, r2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	440b      	add	r3, r1
 8003e16:	3344      	adds	r3, #68	@ 0x44
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d943      	bls.n	8003ea6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	4613      	mov	r3, r2
 8003e24:	011b      	lsls	r3, r3, #4
 8003e26:	1a9b      	subs	r3, r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	440b      	add	r3, r1
 8003e2c:	3344      	adds	r3, #68	@ 0x44
 8003e2e:	2200      	movs	r2, #0
 8003e30:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	4613      	mov	r3, r2
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	331a      	adds	r3, #26
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d123      	bne.n	8003e90 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003e48:	78fa      	ldrb	r2, [r7, #3]
 8003e4a:	6879      	ldr	r1, [r7, #4]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	1a9b      	subs	r3, r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	440b      	add	r3, r1
 8003e56:	331b      	adds	r3, #27
 8003e58:	2200      	movs	r2, #0
 8003e5a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003e5c:	78fa      	ldrb	r2, [r7, #3]
 8003e5e:	6879      	ldr	r1, [r7, #4]
 8003e60:	4613      	mov	r3, r2
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	440b      	add	r3, r1
 8003e6a:	331c      	adds	r3, #28
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e70:	78fb      	ldrb	r3, [r7, #3]
 8003e72:	015a      	lsls	r2, r3, #5
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	4413      	add	r3, r2
 8003e78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	78fa      	ldrb	r2, [r7, #3]
 8003e80:	0151      	lsls	r1, r2, #5
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	440a      	add	r2, r1
 8003e86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e8e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003e90:	78fa      	ldrb	r2, [r7, #3]
 8003e92:	6879      	ldr	r1, [r7, #4]
 8003e94:	4613      	mov	r3, r2
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	1a9b      	subs	r3, r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	440b      	add	r3, r1
 8003e9e:	334c      	adds	r3, #76	@ 0x4c
 8003ea0:	2204      	movs	r2, #4
 8003ea2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ea4:	e229      	b.n	80042fa <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ea6:	78fa      	ldrb	r2, [r7, #3]
 8003ea8:	6879      	ldr	r1, [r7, #4]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	011b      	lsls	r3, r3, #4
 8003eae:	1a9b      	subs	r3, r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	440b      	add	r3, r1
 8003eb4:	334c      	adds	r3, #76	@ 0x4c
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003eba:	78fa      	ldrb	r2, [r7, #3]
 8003ebc:	6879      	ldr	r1, [r7, #4]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	011b      	lsls	r3, r3, #4
 8003ec2:	1a9b      	subs	r3, r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	440b      	add	r3, r1
 8003ec8:	3326      	adds	r3, #38	@ 0x26
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00b      	beq.n	8003ee8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	011b      	lsls	r3, r3, #4
 8003ed8:	1a9b      	subs	r3, r3, r2
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	3326      	adds	r3, #38	@ 0x26
 8003ee0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	f040 8209 	bne.w	80042fa <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ee8:	78fb      	ldrb	r3, [r7, #3]
 8003eea:	015a      	lsls	r2, r3, #5
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	4413      	add	r3, r2
 8003ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003efe:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f06:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f08:	78fb      	ldrb	r3, [r7, #3]
 8003f0a:	015a      	lsls	r2, r3, #5
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	4413      	add	r3, r2
 8003f10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f14:	461a      	mov	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f1a:	e1ee      	b.n	80042fa <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003f1c:	78fa      	ldrb	r2, [r7, #3]
 8003f1e:	6879      	ldr	r1, [r7, #4]
 8003f20:	4613      	mov	r3, r2
 8003f22:	011b      	lsls	r3, r3, #4
 8003f24:	1a9b      	subs	r3, r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	440b      	add	r3, r1
 8003f2a:	334d      	adds	r3, #77	@ 0x4d
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	2b05      	cmp	r3, #5
 8003f30:	f040 80c8 	bne.w	80040c4 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f34:	78fa      	ldrb	r2, [r7, #3]
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	1a9b      	subs	r3, r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	334d      	adds	r3, #77	@ 0x4d
 8003f44:	2202      	movs	r2, #2
 8003f46:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003f48:	78fa      	ldrb	r2, [r7, #3]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	331b      	adds	r3, #27
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	f040 81ce 	bne.w	80042fc <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003f60:	78fa      	ldrb	r2, [r7, #3]
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	4613      	mov	r3, r2
 8003f66:	011b      	lsls	r3, r3, #4
 8003f68:	1a9b      	subs	r3, r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	3326      	adds	r3, #38	@ 0x26
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	2b03      	cmp	r3, #3
 8003f74:	d16b      	bne.n	800404e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003f76:	78fa      	ldrb	r2, [r7, #3]
 8003f78:	6879      	ldr	r1, [r7, #4]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	011b      	lsls	r3, r3, #4
 8003f7e:	1a9b      	subs	r3, r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	440b      	add	r3, r1
 8003f84:	3348      	adds	r3, #72	@ 0x48
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	1c59      	adds	r1, r3, #1
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	1a9b      	subs	r3, r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	4403      	add	r3, r0
 8003f96:	3348      	adds	r3, #72	@ 0x48
 8003f98:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003f9a:	78fa      	ldrb	r2, [r7, #3]
 8003f9c:	6879      	ldr	r1, [r7, #4]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	011b      	lsls	r3, r3, #4
 8003fa2:	1a9b      	subs	r3, r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	440b      	add	r3, r1
 8003fa8:	3348      	adds	r3, #72	@ 0x48
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d943      	bls.n	8004038 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003fb0:	78fa      	ldrb	r2, [r7, #3]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	3348      	adds	r3, #72	@ 0x48
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003fc4:	78fa      	ldrb	r2, [r7, #3]
 8003fc6:	6879      	ldr	r1, [r7, #4]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	1a9b      	subs	r3, r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	440b      	add	r3, r1
 8003fd2:	331b      	adds	r3, #27
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003fd8:	78fa      	ldrb	r2, [r7, #3]
 8003fda:	6879      	ldr	r1, [r7, #4]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	011b      	lsls	r3, r3, #4
 8003fe0:	1a9b      	subs	r3, r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	440b      	add	r3, r1
 8003fe6:	3344      	adds	r3, #68	@ 0x44
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d809      	bhi.n	8004002 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003fee:	78fa      	ldrb	r2, [r7, #3]
 8003ff0:	6879      	ldr	r1, [r7, #4]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	011b      	lsls	r3, r3, #4
 8003ff6:	1a9b      	subs	r3, r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	440b      	add	r3, r1
 8003ffc:	331c      	adds	r3, #28
 8003ffe:	2201      	movs	r2, #1
 8004000:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004002:	78fb      	ldrb	r3, [r7, #3]
 8004004:	015a      	lsls	r2, r3, #5
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	4413      	add	r3, r2
 800400a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	78fa      	ldrb	r2, [r7, #3]
 8004012:	0151      	lsls	r1, r2, #5
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	440a      	add	r2, r1
 8004018:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800401c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004020:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004022:	78fa      	ldrb	r2, [r7, #3]
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4613      	mov	r3, r2
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	1a9b      	subs	r3, r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	334c      	adds	r3, #76	@ 0x4c
 8004032:	2204      	movs	r2, #4
 8004034:	701a      	strb	r2, [r3, #0]
 8004036:	e014      	b.n	8004062 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004038:	78fa      	ldrb	r2, [r7, #3]
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	4613      	mov	r3, r2
 800403e:	011b      	lsls	r3, r3, #4
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	440b      	add	r3, r1
 8004046:	334c      	adds	r3, #76	@ 0x4c
 8004048:	2202      	movs	r2, #2
 800404a:	701a      	strb	r2, [r3, #0]
 800404c:	e009      	b.n	8004062 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800404e:	78fa      	ldrb	r2, [r7, #3]
 8004050:	6879      	ldr	r1, [r7, #4]
 8004052:	4613      	mov	r3, r2
 8004054:	011b      	lsls	r3, r3, #4
 8004056:	1a9b      	subs	r3, r3, r2
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	440b      	add	r3, r1
 800405c:	334c      	adds	r3, #76	@ 0x4c
 800405e:	2202      	movs	r2, #2
 8004060:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004062:	78fa      	ldrb	r2, [r7, #3]
 8004064:	6879      	ldr	r1, [r7, #4]
 8004066:	4613      	mov	r3, r2
 8004068:	011b      	lsls	r3, r3, #4
 800406a:	1a9b      	subs	r3, r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	440b      	add	r3, r1
 8004070:	3326      	adds	r3, #38	@ 0x26
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00b      	beq.n	8004090 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004078:	78fa      	ldrb	r2, [r7, #3]
 800407a:	6879      	ldr	r1, [r7, #4]
 800407c:	4613      	mov	r3, r2
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	1a9b      	subs	r3, r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	440b      	add	r3, r1
 8004086:	3326      	adds	r3, #38	@ 0x26
 8004088:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800408a:	2b02      	cmp	r3, #2
 800408c:	f040 8136 	bne.w	80042fc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004090:	78fb      	ldrb	r3, [r7, #3]
 8004092:	015a      	lsls	r2, r3, #5
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	4413      	add	r3, r2
 8004098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80040a6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80040ae:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80040b0:	78fb      	ldrb	r3, [r7, #3]
 80040b2:	015a      	lsls	r2, r3, #5
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	4413      	add	r3, r2
 80040b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040bc:	461a      	mov	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6013      	str	r3, [r2, #0]
 80040c2:	e11b      	b.n	80042fc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80040c4:	78fa      	ldrb	r2, [r7, #3]
 80040c6:	6879      	ldr	r1, [r7, #4]
 80040c8:	4613      	mov	r3, r2
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	1a9b      	subs	r3, r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	334d      	adds	r3, #77	@ 0x4d
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	2b03      	cmp	r3, #3
 80040d8:	f040 8081 	bne.w	80041de <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040dc:	78fa      	ldrb	r2, [r7, #3]
 80040de:	6879      	ldr	r1, [r7, #4]
 80040e0:	4613      	mov	r3, r2
 80040e2:	011b      	lsls	r3, r3, #4
 80040e4:	1a9b      	subs	r3, r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	440b      	add	r3, r1
 80040ea:	334d      	adds	r3, #77	@ 0x4d
 80040ec:	2202      	movs	r2, #2
 80040ee:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80040f0:	78fa      	ldrb	r2, [r7, #3]
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	4613      	mov	r3, r2
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	1a9b      	subs	r3, r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	440b      	add	r3, r1
 80040fe:	331b      	adds	r3, #27
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	2b01      	cmp	r3, #1
 8004104:	f040 80fa 	bne.w	80042fc <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004108:	78fa      	ldrb	r2, [r7, #3]
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	4613      	mov	r3, r2
 800410e:	011b      	lsls	r3, r3, #4
 8004110:	1a9b      	subs	r3, r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	440b      	add	r3, r1
 8004116:	334c      	adds	r3, #76	@ 0x4c
 8004118:	2202      	movs	r2, #2
 800411a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800411c:	78fb      	ldrb	r3, [r7, #3]
 800411e:	015a      	lsls	r2, r3, #5
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	4413      	add	r3, r2
 8004124:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	78fa      	ldrb	r2, [r7, #3]
 800412c:	0151      	lsls	r1, r2, #5
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	440a      	add	r2, r1
 8004132:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004136:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800413a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800413c:	78fb      	ldrb	r3, [r7, #3]
 800413e:	015a      	lsls	r2, r3, #5
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	4413      	add	r3, r2
 8004144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	78fa      	ldrb	r2, [r7, #3]
 800414c:	0151      	lsls	r1, r2, #5
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	440a      	add	r2, r1
 8004152:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800415a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800415c:	78fb      	ldrb	r3, [r7, #3]
 800415e:	015a      	lsls	r2, r3, #5
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	4413      	add	r3, r2
 8004164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	78fa      	ldrb	r2, [r7, #3]
 800416c:	0151      	lsls	r1, r2, #5
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	440a      	add	r2, r1
 8004172:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004176:	f023 0320 	bic.w	r3, r3, #32
 800417a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800417c:	78fa      	ldrb	r2, [r7, #3]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	1a9b      	subs	r3, r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	3326      	adds	r3, #38	@ 0x26
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00b      	beq.n	80041aa <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004192:	78fa      	ldrb	r2, [r7, #3]
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	4613      	mov	r3, r2
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	1a9b      	subs	r3, r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	440b      	add	r3, r1
 80041a0:	3326      	adds	r3, #38	@ 0x26
 80041a2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	f040 80a9 	bne.w	80042fc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80041aa:	78fb      	ldrb	r3, [r7, #3]
 80041ac:	015a      	lsls	r2, r3, #5
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	4413      	add	r3, r2
 80041b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80041c0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80041c8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80041ca:	78fb      	ldrb	r3, [r7, #3]
 80041cc:	015a      	lsls	r2, r3, #5
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	4413      	add	r3, r2
 80041d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041d6:	461a      	mov	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6013      	str	r3, [r2, #0]
 80041dc:	e08e      	b.n	80042fc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80041de:	78fa      	ldrb	r2, [r7, #3]
 80041e0:	6879      	ldr	r1, [r7, #4]
 80041e2:	4613      	mov	r3, r2
 80041e4:	011b      	lsls	r3, r3, #4
 80041e6:	1a9b      	subs	r3, r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	440b      	add	r3, r1
 80041ec:	334d      	adds	r3, #77	@ 0x4d
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d143      	bne.n	800427c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80041f4:	78fa      	ldrb	r2, [r7, #3]
 80041f6:	6879      	ldr	r1, [r7, #4]
 80041f8:	4613      	mov	r3, r2
 80041fa:	011b      	lsls	r3, r3, #4
 80041fc:	1a9b      	subs	r3, r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	440b      	add	r3, r1
 8004202:	334d      	adds	r3, #77	@ 0x4d
 8004204:	2202      	movs	r2, #2
 8004206:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004208:	78fa      	ldrb	r2, [r7, #3]
 800420a:	6879      	ldr	r1, [r7, #4]
 800420c:	4613      	mov	r3, r2
 800420e:	011b      	lsls	r3, r3, #4
 8004210:	1a9b      	subs	r3, r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	440b      	add	r3, r1
 8004216:	334c      	adds	r3, #76	@ 0x4c
 8004218:	2202      	movs	r2, #2
 800421a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800421c:	78fa      	ldrb	r2, [r7, #3]
 800421e:	6879      	ldr	r1, [r7, #4]
 8004220:	4613      	mov	r3, r2
 8004222:	011b      	lsls	r3, r3, #4
 8004224:	1a9b      	subs	r3, r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	440b      	add	r3, r1
 800422a:	3326      	adds	r3, #38	@ 0x26
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00a      	beq.n	8004248 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004232:	78fa      	ldrb	r2, [r7, #3]
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	4613      	mov	r3, r2
 8004238:	011b      	lsls	r3, r3, #4
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	440b      	add	r3, r1
 8004240:	3326      	adds	r3, #38	@ 0x26
 8004242:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004244:	2b02      	cmp	r3, #2
 8004246:	d159      	bne.n	80042fc <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004248:	78fb      	ldrb	r3, [r7, #3]
 800424a:	015a      	lsls	r2, r3, #5
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	4413      	add	r3, r2
 8004250:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800425e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004266:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004268:	78fb      	ldrb	r3, [r7, #3]
 800426a:	015a      	lsls	r2, r3, #5
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	4413      	add	r3, r2
 8004270:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004274:	461a      	mov	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6013      	str	r3, [r2, #0]
 800427a:	e03f      	b.n	80042fc <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800427c:	78fa      	ldrb	r2, [r7, #3]
 800427e:	6879      	ldr	r1, [r7, #4]
 8004280:	4613      	mov	r3, r2
 8004282:	011b      	lsls	r3, r3, #4
 8004284:	1a9b      	subs	r3, r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	440b      	add	r3, r1
 800428a:	334d      	adds	r3, #77	@ 0x4d
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	2b08      	cmp	r3, #8
 8004290:	d126      	bne.n	80042e0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004292:	78fa      	ldrb	r2, [r7, #3]
 8004294:	6879      	ldr	r1, [r7, #4]
 8004296:	4613      	mov	r3, r2
 8004298:	011b      	lsls	r3, r3, #4
 800429a:	1a9b      	subs	r3, r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	334d      	adds	r3, #77	@ 0x4d
 80042a2:	2202      	movs	r2, #2
 80042a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80042a6:	78fa      	ldrb	r2, [r7, #3]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	3344      	adds	r3, #68	@ 0x44
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	1c59      	adds	r1, r3, #1
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	4613      	mov	r3, r2
 80042be:	011b      	lsls	r3, r3, #4
 80042c0:	1a9b      	subs	r3, r3, r2
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	4403      	add	r3, r0
 80042c6:	3344      	adds	r3, #68	@ 0x44
 80042c8:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80042ca:	78fa      	ldrb	r2, [r7, #3]
 80042cc:	6879      	ldr	r1, [r7, #4]
 80042ce:	4613      	mov	r3, r2
 80042d0:	011b      	lsls	r3, r3, #4
 80042d2:	1a9b      	subs	r3, r3, r2
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	440b      	add	r3, r1
 80042d8:	334c      	adds	r3, #76	@ 0x4c
 80042da:	2204      	movs	r2, #4
 80042dc:	701a      	strb	r2, [r3, #0]
 80042de:	e00d      	b.n	80042fc <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80042e0:	78fa      	ldrb	r2, [r7, #3]
 80042e2:	6879      	ldr	r1, [r7, #4]
 80042e4:	4613      	mov	r3, r2
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	1a9b      	subs	r3, r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	440b      	add	r3, r1
 80042ee:	334d      	adds	r3, #77	@ 0x4d
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	f000 8100 	beq.w	80044f8 <HCD_HC_IN_IRQHandler+0xcca>
 80042f8:	e000      	b.n	80042fc <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80042fa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80042fc:	78fa      	ldrb	r2, [r7, #3]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	011b      	lsls	r3, r3, #4
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	334c      	adds	r3, #76	@ 0x4c
 800430c:	781a      	ldrb	r2, [r3, #0]
 800430e:	78fb      	ldrb	r3, [r7, #3]
 8004310:	4619      	mov	r1, r3
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f00e fb4a 	bl	80129ac <HAL_HCD_HC_NotifyURBChange_Callback>
 8004318:	e0ef      	b.n	80044fa <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	78fa      	ldrb	r2, [r7, #3]
 8004320:	4611      	mov	r1, r2
 8004322:	4618      	mov	r0, r3
 8004324:	f005 fbd5 	bl	8009ad2 <USB_ReadChInterrupts>
 8004328:	4603      	mov	r3, r0
 800432a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800432e:	2b40      	cmp	r3, #64	@ 0x40
 8004330:	d12f      	bne.n	8004392 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004332:	78fb      	ldrb	r3, [r7, #3]
 8004334:	015a      	lsls	r2, r3, #5
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	4413      	add	r3, r2
 800433a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800433e:	461a      	mov	r2, r3
 8004340:	2340      	movs	r3, #64	@ 0x40
 8004342:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004344:	78fa      	ldrb	r2, [r7, #3]
 8004346:	6879      	ldr	r1, [r7, #4]
 8004348:	4613      	mov	r3, r2
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	1a9b      	subs	r3, r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	440b      	add	r3, r1
 8004352:	334d      	adds	r3, #77	@ 0x4d
 8004354:	2205      	movs	r2, #5
 8004356:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004358:	78fa      	ldrb	r2, [r7, #3]
 800435a:	6879      	ldr	r1, [r7, #4]
 800435c:	4613      	mov	r3, r2
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	1a9b      	subs	r3, r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	440b      	add	r3, r1
 8004366:	331a      	adds	r3, #26
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d109      	bne.n	8004382 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800436e:	78fa      	ldrb	r2, [r7, #3]
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	4613      	mov	r3, r2
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	1a9b      	subs	r3, r3, r2
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	440b      	add	r3, r1
 800437c:	3344      	adds	r3, #68	@ 0x44
 800437e:	2200      	movs	r2, #0
 8004380:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	78fa      	ldrb	r2, [r7, #3]
 8004388:	4611      	mov	r1, r2
 800438a:	4618      	mov	r0, r3
 800438c:	f006 f93f 	bl	800a60e <USB_HC_Halt>
 8004390:	e0b3      	b.n	80044fa <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	4611      	mov	r1, r2
 800439a:	4618      	mov	r0, r3
 800439c:	f005 fb99 	bl	8009ad2 <USB_ReadChInterrupts>
 80043a0:	4603      	mov	r3, r0
 80043a2:	f003 0310 	and.w	r3, r3, #16
 80043a6:	2b10      	cmp	r3, #16
 80043a8:	f040 80a7 	bne.w	80044fa <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80043ac:	78fa      	ldrb	r2, [r7, #3]
 80043ae:	6879      	ldr	r1, [r7, #4]
 80043b0:	4613      	mov	r3, r2
 80043b2:	011b      	lsls	r3, r3, #4
 80043b4:	1a9b      	subs	r3, r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	440b      	add	r3, r1
 80043ba:	3326      	adds	r3, #38	@ 0x26
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	2b03      	cmp	r3, #3
 80043c0:	d11b      	bne.n	80043fa <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80043c2:	78fa      	ldrb	r2, [r7, #3]
 80043c4:	6879      	ldr	r1, [r7, #4]
 80043c6:	4613      	mov	r3, r2
 80043c8:	011b      	lsls	r3, r3, #4
 80043ca:	1a9b      	subs	r3, r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	440b      	add	r3, r1
 80043d0:	3344      	adds	r3, #68	@ 0x44
 80043d2:	2200      	movs	r2, #0
 80043d4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80043d6:	78fa      	ldrb	r2, [r7, #3]
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	4613      	mov	r3, r2
 80043dc:	011b      	lsls	r3, r3, #4
 80043de:	1a9b      	subs	r3, r3, r2
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	440b      	add	r3, r1
 80043e4:	334d      	adds	r3, #77	@ 0x4d
 80043e6:	2204      	movs	r2, #4
 80043e8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	78fa      	ldrb	r2, [r7, #3]
 80043f0:	4611      	mov	r1, r2
 80043f2:	4618      	mov	r0, r3
 80043f4:	f006 f90b 	bl	800a60e <USB_HC_Halt>
 80043f8:	e03f      	b.n	800447a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043fa:	78fa      	ldrb	r2, [r7, #3]
 80043fc:	6879      	ldr	r1, [r7, #4]
 80043fe:	4613      	mov	r3, r2
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	1a9b      	subs	r3, r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	440b      	add	r3, r1
 8004408:	3326      	adds	r3, #38	@ 0x26
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00a      	beq.n	8004426 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004410:	78fa      	ldrb	r2, [r7, #3]
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	4613      	mov	r3, r2
 8004416:	011b      	lsls	r3, r3, #4
 8004418:	1a9b      	subs	r3, r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	440b      	add	r3, r1
 800441e:	3326      	adds	r3, #38	@ 0x26
 8004420:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004422:	2b02      	cmp	r3, #2
 8004424:	d129      	bne.n	800447a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004426:	78fa      	ldrb	r2, [r7, #3]
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	4613      	mov	r3, r2
 800442c:	011b      	lsls	r3, r3, #4
 800442e:	1a9b      	subs	r3, r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	440b      	add	r3, r1
 8004434:	3344      	adds	r3, #68	@ 0x44
 8004436:	2200      	movs	r2, #0
 8004438:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	799b      	ldrb	r3, [r3, #6]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00a      	beq.n	8004458 <HCD_HC_IN_IRQHandler+0xc2a>
 8004442:	78fa      	ldrb	r2, [r7, #3]
 8004444:	6879      	ldr	r1, [r7, #4]
 8004446:	4613      	mov	r3, r2
 8004448:	011b      	lsls	r3, r3, #4
 800444a:	1a9b      	subs	r3, r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	440b      	add	r3, r1
 8004450:	331b      	adds	r3, #27
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d110      	bne.n	800447a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004458:	78fa      	ldrb	r2, [r7, #3]
 800445a:	6879      	ldr	r1, [r7, #4]
 800445c:	4613      	mov	r3, r2
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	1a9b      	subs	r3, r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	440b      	add	r3, r1
 8004466:	334d      	adds	r3, #77	@ 0x4d
 8004468:	2204      	movs	r2, #4
 800446a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	78fa      	ldrb	r2, [r7, #3]
 8004472:	4611      	mov	r1, r2
 8004474:	4618      	mov	r0, r3
 8004476:	f006 f8ca 	bl	800a60e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800447a:	78fa      	ldrb	r2, [r7, #3]
 800447c:	6879      	ldr	r1, [r7, #4]
 800447e:	4613      	mov	r3, r2
 8004480:	011b      	lsls	r3, r3, #4
 8004482:	1a9b      	subs	r3, r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	440b      	add	r3, r1
 8004488:	331b      	adds	r3, #27
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d129      	bne.n	80044e4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004490:	78fa      	ldrb	r2, [r7, #3]
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	4613      	mov	r3, r2
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	440b      	add	r3, r1
 800449e:	331b      	adds	r3, #27
 80044a0:	2200      	movs	r2, #0
 80044a2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80044a4:	78fb      	ldrb	r3, [r7, #3]
 80044a6:	015a      	lsls	r2, r3, #5
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	4413      	add	r3, r2
 80044ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	78fa      	ldrb	r2, [r7, #3]
 80044b4:	0151      	lsls	r1, r2, #5
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	440a      	add	r2, r1
 80044ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044c2:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	015a      	lsls	r2, r3, #5
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	78fa      	ldrb	r2, [r7, #3]
 80044d4:	0151      	lsls	r1, r2, #5
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	440a      	add	r2, r1
 80044da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044de:	f043 0320 	orr.w	r3, r3, #32
 80044e2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044f0:	461a      	mov	r2, r3
 80044f2:	2310      	movs	r3, #16
 80044f4:	6093      	str	r3, [r2, #8]
 80044f6:	e000      	b.n	80044fa <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80044f8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80044fa:	3718      	adds	r7, #24
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	460b      	mov	r3, r1
 800450a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	78fa      	ldrb	r2, [r7, #3]
 800451c:	4611      	mov	r1, r2
 800451e:	4618      	mov	r0, r3
 8004520:	f005 fad7 	bl	8009ad2 <USB_ReadChInterrupts>
 8004524:	4603      	mov	r3, r0
 8004526:	f003 0304 	and.w	r3, r3, #4
 800452a:	2b04      	cmp	r3, #4
 800452c:	d11b      	bne.n	8004566 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800452e:	78fb      	ldrb	r3, [r7, #3]
 8004530:	015a      	lsls	r2, r3, #5
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	4413      	add	r3, r2
 8004536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800453a:	461a      	mov	r2, r3
 800453c:	2304      	movs	r3, #4
 800453e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004540:	78fa      	ldrb	r2, [r7, #3]
 8004542:	6879      	ldr	r1, [r7, #4]
 8004544:	4613      	mov	r3, r2
 8004546:	011b      	lsls	r3, r3, #4
 8004548:	1a9b      	subs	r3, r3, r2
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	440b      	add	r3, r1
 800454e:	334d      	adds	r3, #77	@ 0x4d
 8004550:	2207      	movs	r2, #7
 8004552:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	78fa      	ldrb	r2, [r7, #3]
 800455a:	4611      	mov	r1, r2
 800455c:	4618      	mov	r0, r3
 800455e:	f006 f856 	bl	800a60e <USB_HC_Halt>
 8004562:	f000 bc89 	b.w	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	78fa      	ldrb	r2, [r7, #3]
 800456c:	4611      	mov	r1, r2
 800456e:	4618      	mov	r0, r3
 8004570:	f005 faaf 	bl	8009ad2 <USB_ReadChInterrupts>
 8004574:	4603      	mov	r3, r0
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b20      	cmp	r3, #32
 800457c:	f040 8082 	bne.w	8004684 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004580:	78fb      	ldrb	r3, [r7, #3]
 8004582:	015a      	lsls	r2, r3, #5
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	4413      	add	r3, r2
 8004588:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800458c:	461a      	mov	r2, r3
 800458e:	2320      	movs	r3, #32
 8004590:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004592:	78fa      	ldrb	r2, [r7, #3]
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	4613      	mov	r3, r2
 8004598:	011b      	lsls	r3, r3, #4
 800459a:	1a9b      	subs	r3, r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	440b      	add	r3, r1
 80045a0:	3319      	adds	r3, #25
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d124      	bne.n	80045f2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80045a8:	78fa      	ldrb	r2, [r7, #3]
 80045aa:	6879      	ldr	r1, [r7, #4]
 80045ac:	4613      	mov	r3, r2
 80045ae:	011b      	lsls	r3, r3, #4
 80045b0:	1a9b      	subs	r3, r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	3319      	adds	r3, #25
 80045b8:	2200      	movs	r2, #0
 80045ba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80045bc:	78fa      	ldrb	r2, [r7, #3]
 80045be:	6879      	ldr	r1, [r7, #4]
 80045c0:	4613      	mov	r3, r2
 80045c2:	011b      	lsls	r3, r3, #4
 80045c4:	1a9b      	subs	r3, r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	334c      	adds	r3, #76	@ 0x4c
 80045cc:	2202      	movs	r2, #2
 80045ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80045d0:	78fa      	ldrb	r2, [r7, #3]
 80045d2:	6879      	ldr	r1, [r7, #4]
 80045d4:	4613      	mov	r3, r2
 80045d6:	011b      	lsls	r3, r3, #4
 80045d8:	1a9b      	subs	r3, r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	440b      	add	r3, r1
 80045de:	334d      	adds	r3, #77	@ 0x4d
 80045e0:	2203      	movs	r2, #3
 80045e2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	78fa      	ldrb	r2, [r7, #3]
 80045ea:	4611      	mov	r1, r2
 80045ec:	4618      	mov	r0, r3
 80045ee:	f006 f80e 	bl	800a60e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80045f2:	78fa      	ldrb	r2, [r7, #3]
 80045f4:	6879      	ldr	r1, [r7, #4]
 80045f6:	4613      	mov	r3, r2
 80045f8:	011b      	lsls	r3, r3, #4
 80045fa:	1a9b      	subs	r3, r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	440b      	add	r3, r1
 8004600:	331a      	adds	r3, #26
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	2b01      	cmp	r3, #1
 8004606:	f040 8437 	bne.w	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
 800460a:	78fa      	ldrb	r2, [r7, #3]
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	4613      	mov	r3, r2
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	1a9b      	subs	r3, r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	440b      	add	r3, r1
 8004618:	331b      	adds	r3, #27
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	f040 842b 	bne.w	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004622:	78fa      	ldrb	r2, [r7, #3]
 8004624:	6879      	ldr	r1, [r7, #4]
 8004626:	4613      	mov	r3, r2
 8004628:	011b      	lsls	r3, r3, #4
 800462a:	1a9b      	subs	r3, r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	440b      	add	r3, r1
 8004630:	3326      	adds	r3, #38	@ 0x26
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d009      	beq.n	800464c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004638:	78fa      	ldrb	r2, [r7, #3]
 800463a:	6879      	ldr	r1, [r7, #4]
 800463c:	4613      	mov	r3, r2
 800463e:	011b      	lsls	r3, r3, #4
 8004640:	1a9b      	subs	r3, r3, r2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	440b      	add	r3, r1
 8004646:	331b      	adds	r3, #27
 8004648:	2201      	movs	r2, #1
 800464a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800464c:	78fa      	ldrb	r2, [r7, #3]
 800464e:	6879      	ldr	r1, [r7, #4]
 8004650:	4613      	mov	r3, r2
 8004652:	011b      	lsls	r3, r3, #4
 8004654:	1a9b      	subs	r3, r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	440b      	add	r3, r1
 800465a:	334d      	adds	r3, #77	@ 0x4d
 800465c:	2203      	movs	r2, #3
 800465e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	78fa      	ldrb	r2, [r7, #3]
 8004666:	4611      	mov	r1, r2
 8004668:	4618      	mov	r0, r3
 800466a:	f005 ffd0 	bl	800a60e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800466e:	78fa      	ldrb	r2, [r7, #3]
 8004670:	6879      	ldr	r1, [r7, #4]
 8004672:	4613      	mov	r3, r2
 8004674:	011b      	lsls	r3, r3, #4
 8004676:	1a9b      	subs	r3, r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	440b      	add	r3, r1
 800467c:	3344      	adds	r3, #68	@ 0x44
 800467e:	2200      	movs	r2, #0
 8004680:	601a      	str	r2, [r3, #0]
 8004682:	e3f9      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	78fa      	ldrb	r2, [r7, #3]
 800468a:	4611      	mov	r1, r2
 800468c:	4618      	mov	r0, r3
 800468e:	f005 fa20 	bl	8009ad2 <USB_ReadChInterrupts>
 8004692:	4603      	mov	r3, r0
 8004694:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004698:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800469c:	d111      	bne.n	80046c2 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800469e:	78fb      	ldrb	r3, [r7, #3]
 80046a0:	015a      	lsls	r2, r3, #5
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	4413      	add	r3, r2
 80046a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046aa:	461a      	mov	r2, r3
 80046ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80046b0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	78fa      	ldrb	r2, [r7, #3]
 80046b8:	4611      	mov	r1, r2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f005 ffa7 	bl	800a60e <USB_HC_Halt>
 80046c0:	e3da      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	78fa      	ldrb	r2, [r7, #3]
 80046c8:	4611      	mov	r1, r2
 80046ca:	4618      	mov	r0, r3
 80046cc:	f005 fa01 	bl	8009ad2 <USB_ReadChInterrupts>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d168      	bne.n	80047ac <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80046da:	78fa      	ldrb	r2, [r7, #3]
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	4613      	mov	r3, r2
 80046e0:	011b      	lsls	r3, r3, #4
 80046e2:	1a9b      	subs	r3, r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	3344      	adds	r3, #68	@ 0x44
 80046ea:	2200      	movs	r2, #0
 80046ec:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	78fa      	ldrb	r2, [r7, #3]
 80046f4:	4611      	mov	r1, r2
 80046f6:	4618      	mov	r0, r3
 80046f8:	f005 f9eb 	bl	8009ad2 <USB_ReadChInterrupts>
 80046fc:	4603      	mov	r3, r0
 80046fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004702:	2b40      	cmp	r3, #64	@ 0x40
 8004704:	d112      	bne.n	800472c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004706:	78fa      	ldrb	r2, [r7, #3]
 8004708:	6879      	ldr	r1, [r7, #4]
 800470a:	4613      	mov	r3, r2
 800470c:	011b      	lsls	r3, r3, #4
 800470e:	1a9b      	subs	r3, r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	440b      	add	r3, r1
 8004714:	3319      	adds	r3, #25
 8004716:	2201      	movs	r2, #1
 8004718:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800471a:	78fb      	ldrb	r3, [r7, #3]
 800471c:	015a      	lsls	r2, r3, #5
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	4413      	add	r3, r2
 8004722:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004726:	461a      	mov	r2, r3
 8004728:	2340      	movs	r3, #64	@ 0x40
 800472a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800472c:	78fa      	ldrb	r2, [r7, #3]
 800472e:	6879      	ldr	r1, [r7, #4]
 8004730:	4613      	mov	r3, r2
 8004732:	011b      	lsls	r3, r3, #4
 8004734:	1a9b      	subs	r3, r3, r2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	440b      	add	r3, r1
 800473a:	331b      	adds	r3, #27
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d019      	beq.n	8004776 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004742:	78fa      	ldrb	r2, [r7, #3]
 8004744:	6879      	ldr	r1, [r7, #4]
 8004746:	4613      	mov	r3, r2
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	1a9b      	subs	r3, r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	440b      	add	r3, r1
 8004750:	331b      	adds	r3, #27
 8004752:	2200      	movs	r2, #0
 8004754:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004756:	78fb      	ldrb	r3, [r7, #3]
 8004758:	015a      	lsls	r2, r3, #5
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	4413      	add	r3, r2
 800475e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	78fa      	ldrb	r2, [r7, #3]
 8004766:	0151      	lsls	r1, r2, #5
 8004768:	693a      	ldr	r2, [r7, #16]
 800476a:	440a      	add	r2, r1
 800476c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004774:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004776:	78fb      	ldrb	r3, [r7, #3]
 8004778:	015a      	lsls	r2, r3, #5
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	4413      	add	r3, r2
 800477e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004782:	461a      	mov	r2, r3
 8004784:	2301      	movs	r3, #1
 8004786:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004788:	78fa      	ldrb	r2, [r7, #3]
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	011b      	lsls	r3, r3, #4
 8004790:	1a9b      	subs	r3, r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	334d      	adds	r3, #77	@ 0x4d
 8004798:	2201      	movs	r2, #1
 800479a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	78fa      	ldrb	r2, [r7, #3]
 80047a2:	4611      	mov	r1, r2
 80047a4:	4618      	mov	r0, r3
 80047a6:	f005 ff32 	bl	800a60e <USB_HC_Halt>
 80047aa:	e365      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	78fa      	ldrb	r2, [r7, #3]
 80047b2:	4611      	mov	r1, r2
 80047b4:	4618      	mov	r0, r3
 80047b6:	f005 f98c 	bl	8009ad2 <USB_ReadChInterrupts>
 80047ba:	4603      	mov	r3, r0
 80047bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c0:	2b40      	cmp	r3, #64	@ 0x40
 80047c2:	d139      	bne.n	8004838 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80047c4:	78fa      	ldrb	r2, [r7, #3]
 80047c6:	6879      	ldr	r1, [r7, #4]
 80047c8:	4613      	mov	r3, r2
 80047ca:	011b      	lsls	r3, r3, #4
 80047cc:	1a9b      	subs	r3, r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	440b      	add	r3, r1
 80047d2:	334d      	adds	r3, #77	@ 0x4d
 80047d4:	2205      	movs	r2, #5
 80047d6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80047d8:	78fa      	ldrb	r2, [r7, #3]
 80047da:	6879      	ldr	r1, [r7, #4]
 80047dc:	4613      	mov	r3, r2
 80047de:	011b      	lsls	r3, r3, #4
 80047e0:	1a9b      	subs	r3, r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	331a      	adds	r3, #26
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d109      	bne.n	8004802 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80047ee:	78fa      	ldrb	r2, [r7, #3]
 80047f0:	6879      	ldr	r1, [r7, #4]
 80047f2:	4613      	mov	r3, r2
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	1a9b      	subs	r3, r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	3319      	adds	r3, #25
 80047fe:	2201      	movs	r2, #1
 8004800:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004802:	78fa      	ldrb	r2, [r7, #3]
 8004804:	6879      	ldr	r1, [r7, #4]
 8004806:	4613      	mov	r3, r2
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	1a9b      	subs	r3, r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	440b      	add	r3, r1
 8004810:	3344      	adds	r3, #68	@ 0x44
 8004812:	2200      	movs	r2, #0
 8004814:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	78fa      	ldrb	r2, [r7, #3]
 800481c:	4611      	mov	r1, r2
 800481e:	4618      	mov	r0, r3
 8004820:	f005 fef5 	bl	800a60e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004824:	78fb      	ldrb	r3, [r7, #3]
 8004826:	015a      	lsls	r2, r3, #5
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	4413      	add	r3, r2
 800482c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004830:	461a      	mov	r2, r3
 8004832:	2340      	movs	r3, #64	@ 0x40
 8004834:	6093      	str	r3, [r2, #8]
 8004836:	e31f      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	78fa      	ldrb	r2, [r7, #3]
 800483e:	4611      	mov	r1, r2
 8004840:	4618      	mov	r0, r3
 8004842:	f005 f946 	bl	8009ad2 <USB_ReadChInterrupts>
 8004846:	4603      	mov	r3, r0
 8004848:	f003 0308 	and.w	r3, r3, #8
 800484c:	2b08      	cmp	r3, #8
 800484e:	d11a      	bne.n	8004886 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004850:	78fb      	ldrb	r3, [r7, #3]
 8004852:	015a      	lsls	r2, r3, #5
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	4413      	add	r3, r2
 8004858:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800485c:	461a      	mov	r2, r3
 800485e:	2308      	movs	r3, #8
 8004860:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004862:	78fa      	ldrb	r2, [r7, #3]
 8004864:	6879      	ldr	r1, [r7, #4]
 8004866:	4613      	mov	r3, r2
 8004868:	011b      	lsls	r3, r3, #4
 800486a:	1a9b      	subs	r3, r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	440b      	add	r3, r1
 8004870:	334d      	adds	r3, #77	@ 0x4d
 8004872:	2206      	movs	r2, #6
 8004874:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	78fa      	ldrb	r2, [r7, #3]
 800487c:	4611      	mov	r1, r2
 800487e:	4618      	mov	r0, r3
 8004880:	f005 fec5 	bl	800a60e <USB_HC_Halt>
 8004884:	e2f8      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	78fa      	ldrb	r2, [r7, #3]
 800488c:	4611      	mov	r1, r2
 800488e:	4618      	mov	r0, r3
 8004890:	f005 f91f 	bl	8009ad2 <USB_ReadChInterrupts>
 8004894:	4603      	mov	r3, r0
 8004896:	f003 0310 	and.w	r3, r3, #16
 800489a:	2b10      	cmp	r3, #16
 800489c:	d144      	bne.n	8004928 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800489e:	78fa      	ldrb	r2, [r7, #3]
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	4613      	mov	r3, r2
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	440b      	add	r3, r1
 80048ac:	3344      	adds	r3, #68	@ 0x44
 80048ae:	2200      	movs	r2, #0
 80048b0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80048b2:	78fa      	ldrb	r2, [r7, #3]
 80048b4:	6879      	ldr	r1, [r7, #4]
 80048b6:	4613      	mov	r3, r2
 80048b8:	011b      	lsls	r3, r3, #4
 80048ba:	1a9b      	subs	r3, r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	440b      	add	r3, r1
 80048c0:	334d      	adds	r3, #77	@ 0x4d
 80048c2:	2204      	movs	r2, #4
 80048c4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80048c6:	78fa      	ldrb	r2, [r7, #3]
 80048c8:	6879      	ldr	r1, [r7, #4]
 80048ca:	4613      	mov	r3, r2
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	1a9b      	subs	r3, r3, r2
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	440b      	add	r3, r1
 80048d4:	3319      	adds	r3, #25
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d114      	bne.n	8004906 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80048dc:	78fa      	ldrb	r2, [r7, #3]
 80048de:	6879      	ldr	r1, [r7, #4]
 80048e0:	4613      	mov	r3, r2
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	1a9b      	subs	r3, r3, r2
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	440b      	add	r3, r1
 80048ea:	3318      	adds	r3, #24
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d109      	bne.n	8004906 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80048f2:	78fa      	ldrb	r2, [r7, #3]
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	4613      	mov	r3, r2
 80048f8:	011b      	lsls	r3, r3, #4
 80048fa:	1a9b      	subs	r3, r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	440b      	add	r3, r1
 8004900:	3319      	adds	r3, #25
 8004902:	2201      	movs	r2, #1
 8004904:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	78fa      	ldrb	r2, [r7, #3]
 800490c:	4611      	mov	r1, r2
 800490e:	4618      	mov	r0, r3
 8004910:	f005 fe7d 	bl	800a60e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004914:	78fb      	ldrb	r3, [r7, #3]
 8004916:	015a      	lsls	r2, r3, #5
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	4413      	add	r3, r2
 800491c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004920:	461a      	mov	r2, r3
 8004922:	2310      	movs	r3, #16
 8004924:	6093      	str	r3, [r2, #8]
 8004926:	e2a7      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	78fa      	ldrb	r2, [r7, #3]
 800492e:	4611      	mov	r1, r2
 8004930:	4618      	mov	r0, r3
 8004932:	f005 f8ce 	bl	8009ad2 <USB_ReadChInterrupts>
 8004936:	4603      	mov	r3, r0
 8004938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800493c:	2b80      	cmp	r3, #128	@ 0x80
 800493e:	f040 8083 	bne.w	8004a48 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	799b      	ldrb	r3, [r3, #6]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d111      	bne.n	800496e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	4613      	mov	r3, r2
 8004950:	011b      	lsls	r3, r3, #4
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	334d      	adds	r3, #77	@ 0x4d
 800495a:	2207      	movs	r2, #7
 800495c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	78fa      	ldrb	r2, [r7, #3]
 8004964:	4611      	mov	r1, r2
 8004966:	4618      	mov	r0, r3
 8004968:	f005 fe51 	bl	800a60e <USB_HC_Halt>
 800496c:	e062      	b.n	8004a34 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800496e:	78fa      	ldrb	r2, [r7, #3]
 8004970:	6879      	ldr	r1, [r7, #4]
 8004972:	4613      	mov	r3, r2
 8004974:	011b      	lsls	r3, r3, #4
 8004976:	1a9b      	subs	r3, r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	440b      	add	r3, r1
 800497c:	3344      	adds	r3, #68	@ 0x44
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	1c59      	adds	r1, r3, #1
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	4613      	mov	r3, r2
 8004986:	011b      	lsls	r3, r3, #4
 8004988:	1a9b      	subs	r3, r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4403      	add	r3, r0
 800498e:	3344      	adds	r3, #68	@ 0x44
 8004990:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004992:	78fa      	ldrb	r2, [r7, #3]
 8004994:	6879      	ldr	r1, [r7, #4]
 8004996:	4613      	mov	r3, r2
 8004998:	011b      	lsls	r3, r3, #4
 800499a:	1a9b      	subs	r3, r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	440b      	add	r3, r1
 80049a0:	3344      	adds	r3, #68	@ 0x44
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d922      	bls.n	80049ee <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80049a8:	78fa      	ldrb	r2, [r7, #3]
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	4613      	mov	r3, r2
 80049ae:	011b      	lsls	r3, r3, #4
 80049b0:	1a9b      	subs	r3, r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	440b      	add	r3, r1
 80049b6:	3344      	adds	r3, #68	@ 0x44
 80049b8:	2200      	movs	r2, #0
 80049ba:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80049bc:	78fa      	ldrb	r2, [r7, #3]
 80049be:	6879      	ldr	r1, [r7, #4]
 80049c0:	4613      	mov	r3, r2
 80049c2:	011b      	lsls	r3, r3, #4
 80049c4:	1a9b      	subs	r3, r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	440b      	add	r3, r1
 80049ca:	334c      	adds	r3, #76	@ 0x4c
 80049cc:	2204      	movs	r2, #4
 80049ce:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80049d0:	78fa      	ldrb	r2, [r7, #3]
 80049d2:	6879      	ldr	r1, [r7, #4]
 80049d4:	4613      	mov	r3, r2
 80049d6:	011b      	lsls	r3, r3, #4
 80049d8:	1a9b      	subs	r3, r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	440b      	add	r3, r1
 80049de:	334c      	adds	r3, #76	@ 0x4c
 80049e0:	781a      	ldrb	r2, [r3, #0]
 80049e2:	78fb      	ldrb	r3, [r7, #3]
 80049e4:	4619      	mov	r1, r3
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f00d ffe0 	bl	80129ac <HAL_HCD_HC_NotifyURBChange_Callback>
 80049ec:	e022      	b.n	8004a34 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80049ee:	78fa      	ldrb	r2, [r7, #3]
 80049f0:	6879      	ldr	r1, [r7, #4]
 80049f2:	4613      	mov	r3, r2
 80049f4:	011b      	lsls	r3, r3, #4
 80049f6:	1a9b      	subs	r3, r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	440b      	add	r3, r1
 80049fc:	334c      	adds	r3, #76	@ 0x4c
 80049fe:	2202      	movs	r2, #2
 8004a00:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004a02:	78fb      	ldrb	r3, [r7, #3]
 8004a04:	015a      	lsls	r2, r3, #5
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	4413      	add	r3, r2
 8004a0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004a18:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a20:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004a22:	78fb      	ldrb	r3, [r7, #3]
 8004a24:	015a      	lsls	r2, r3, #5
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	4413      	add	r3, r2
 8004a2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a2e:	461a      	mov	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a40:	461a      	mov	r2, r3
 8004a42:	2380      	movs	r3, #128	@ 0x80
 8004a44:	6093      	str	r3, [r2, #8]
 8004a46:	e217      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	78fa      	ldrb	r2, [r7, #3]
 8004a4e:	4611      	mov	r1, r2
 8004a50:	4618      	mov	r0, r3
 8004a52:	f005 f83e 	bl	8009ad2 <USB_ReadChInterrupts>
 8004a56:	4603      	mov	r3, r0
 8004a58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a60:	d11b      	bne.n	8004a9a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004a62:	78fa      	ldrb	r2, [r7, #3]
 8004a64:	6879      	ldr	r1, [r7, #4]
 8004a66:	4613      	mov	r3, r2
 8004a68:	011b      	lsls	r3, r3, #4
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	440b      	add	r3, r1
 8004a70:	334d      	adds	r3, #77	@ 0x4d
 8004a72:	2209      	movs	r2, #9
 8004a74:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	78fa      	ldrb	r2, [r7, #3]
 8004a7c:	4611      	mov	r1, r2
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f005 fdc5 	bl	800a60e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004a84:	78fb      	ldrb	r3, [r7, #3]
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a90:	461a      	mov	r2, r3
 8004a92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a96:	6093      	str	r3, [r2, #8]
 8004a98:	e1ee      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	78fa      	ldrb	r2, [r7, #3]
 8004aa0:	4611      	mov	r1, r2
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f005 f815 	bl	8009ad2 <USB_ReadChInterrupts>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	f040 81df 	bne.w	8004e72 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004ab4:	78fb      	ldrb	r3, [r7, #3]
 8004ab6:	015a      	lsls	r2, r3, #5
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4413      	add	r3, r2
 8004abc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004ac6:	78fa      	ldrb	r2, [r7, #3]
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	4613      	mov	r3, r2
 8004acc:	011b      	lsls	r3, r3, #4
 8004ace:	1a9b      	subs	r3, r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	440b      	add	r3, r1
 8004ad4:	334d      	adds	r3, #77	@ 0x4d
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	f040 8093 	bne.w	8004c04 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ade:	78fa      	ldrb	r2, [r7, #3]
 8004ae0:	6879      	ldr	r1, [r7, #4]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	011b      	lsls	r3, r3, #4
 8004ae6:	1a9b      	subs	r3, r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	440b      	add	r3, r1
 8004aec:	334d      	adds	r3, #77	@ 0x4d
 8004aee:	2202      	movs	r2, #2
 8004af0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004af2:	78fa      	ldrb	r2, [r7, #3]
 8004af4:	6879      	ldr	r1, [r7, #4]
 8004af6:	4613      	mov	r3, r2
 8004af8:	011b      	lsls	r3, r3, #4
 8004afa:	1a9b      	subs	r3, r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	440b      	add	r3, r1
 8004b00:	334c      	adds	r3, #76	@ 0x4c
 8004b02:	2201      	movs	r2, #1
 8004b04:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004b06:	78fa      	ldrb	r2, [r7, #3]
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	011b      	lsls	r3, r3, #4
 8004b0e:	1a9b      	subs	r3, r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	440b      	add	r3, r1
 8004b14:	3326      	adds	r3, #38	@ 0x26
 8004b16:	781b      	ldrb	r3, [r3, #0]
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d00b      	beq.n	8004b34 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004b1c:	78fa      	ldrb	r2, [r7, #3]
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	3326      	adds	r3, #38	@ 0x26
 8004b2c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004b2e:	2b03      	cmp	r3, #3
 8004b30:	f040 8190 	bne.w	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	799b      	ldrb	r3, [r3, #6]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d115      	bne.n	8004b68 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004b3c:	78fa      	ldrb	r2, [r7, #3]
 8004b3e:	6879      	ldr	r1, [r7, #4]
 8004b40:	4613      	mov	r3, r2
 8004b42:	011b      	lsls	r3, r3, #4
 8004b44:	1a9b      	subs	r3, r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	440b      	add	r3, r1
 8004b4a:	333d      	adds	r3, #61	@ 0x3d
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	78fa      	ldrb	r2, [r7, #3]
 8004b50:	f083 0301 	eor.w	r3, r3, #1
 8004b54:	b2d8      	uxtb	r0, r3
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	1a9b      	subs	r3, r3, r2
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	440b      	add	r3, r1
 8004b62:	333d      	adds	r3, #61	@ 0x3d
 8004b64:	4602      	mov	r2, r0
 8004b66:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	799b      	ldrb	r3, [r3, #6]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	f040 8171 	bne.w	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
 8004b72:	78fa      	ldrb	r2, [r7, #3]
 8004b74:	6879      	ldr	r1, [r7, #4]
 8004b76:	4613      	mov	r3, r2
 8004b78:	011b      	lsls	r3, r3, #4
 8004b7a:	1a9b      	subs	r3, r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	440b      	add	r3, r1
 8004b80:	3334      	adds	r3, #52	@ 0x34
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f000 8165 	beq.w	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004b8a:	78fa      	ldrb	r2, [r7, #3]
 8004b8c:	6879      	ldr	r1, [r7, #4]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	1a9b      	subs	r3, r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	440b      	add	r3, r1
 8004b98:	3334      	adds	r3, #52	@ 0x34
 8004b9a:	6819      	ldr	r1, [r3, #0]
 8004b9c:	78fa      	ldrb	r2, [r7, #3]
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	011b      	lsls	r3, r3, #4
 8004ba4:	1a9b      	subs	r3, r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4403      	add	r3, r0
 8004baa:	3328      	adds	r3, #40	@ 0x28
 8004bac:	881b      	ldrh	r3, [r3, #0]
 8004bae:	440b      	add	r3, r1
 8004bb0:	1e59      	subs	r1, r3, #1
 8004bb2:	78fa      	ldrb	r2, [r7, #3]
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	1a9b      	subs	r3, r3, r2
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	4403      	add	r3, r0
 8004bc0:	3328      	adds	r3, #40	@ 0x28
 8004bc2:	881b      	ldrh	r3, [r3, #0]
 8004bc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bc8:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 813f 	beq.w	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004bd6:	78fa      	ldrb	r2, [r7, #3]
 8004bd8:	6879      	ldr	r1, [r7, #4]
 8004bda:	4613      	mov	r3, r2
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	1a9b      	subs	r3, r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	440b      	add	r3, r1
 8004be4:	333d      	adds	r3, #61	@ 0x3d
 8004be6:	781b      	ldrb	r3, [r3, #0]
 8004be8:	78fa      	ldrb	r2, [r7, #3]
 8004bea:	f083 0301 	eor.w	r3, r3, #1
 8004bee:	b2d8      	uxtb	r0, r3
 8004bf0:	6879      	ldr	r1, [r7, #4]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	1a9b      	subs	r3, r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	440b      	add	r3, r1
 8004bfc:	333d      	adds	r3, #61	@ 0x3d
 8004bfe:	4602      	mov	r2, r0
 8004c00:	701a      	strb	r2, [r3, #0]
 8004c02:	e127      	b.n	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004c04:	78fa      	ldrb	r2, [r7, #3]
 8004c06:	6879      	ldr	r1, [r7, #4]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	334d      	adds	r3, #77	@ 0x4d
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	2b03      	cmp	r3, #3
 8004c18:	d120      	bne.n	8004c5c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c1a:	78fa      	ldrb	r2, [r7, #3]
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	011b      	lsls	r3, r3, #4
 8004c22:	1a9b      	subs	r3, r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	440b      	add	r3, r1
 8004c28:	334d      	adds	r3, #77	@ 0x4d
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004c2e:	78fa      	ldrb	r2, [r7, #3]
 8004c30:	6879      	ldr	r1, [r7, #4]
 8004c32:	4613      	mov	r3, r2
 8004c34:	011b      	lsls	r3, r3, #4
 8004c36:	1a9b      	subs	r3, r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	440b      	add	r3, r1
 8004c3c:	331b      	adds	r3, #27
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	f040 8107 	bne.w	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c46:	78fa      	ldrb	r2, [r7, #3]
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	1a9b      	subs	r3, r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	440b      	add	r3, r1
 8004c54:	334c      	adds	r3, #76	@ 0x4c
 8004c56:	2202      	movs	r2, #2
 8004c58:	701a      	strb	r2, [r3, #0]
 8004c5a:	e0fb      	b.n	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004c5c:	78fa      	ldrb	r2, [r7, #3]
 8004c5e:	6879      	ldr	r1, [r7, #4]
 8004c60:	4613      	mov	r3, r2
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	1a9b      	subs	r3, r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	440b      	add	r3, r1
 8004c6a:	334d      	adds	r3, #77	@ 0x4d
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	2b04      	cmp	r3, #4
 8004c70:	d13a      	bne.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	6879      	ldr	r1, [r7, #4]
 8004c76:	4613      	mov	r3, r2
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	1a9b      	subs	r3, r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	440b      	add	r3, r1
 8004c80:	334d      	adds	r3, #77	@ 0x4d
 8004c82:	2202      	movs	r2, #2
 8004c84:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c86:	78fa      	ldrb	r2, [r7, #3]
 8004c88:	6879      	ldr	r1, [r7, #4]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	011b      	lsls	r3, r3, #4
 8004c8e:	1a9b      	subs	r3, r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	440b      	add	r3, r1
 8004c94:	334c      	adds	r3, #76	@ 0x4c
 8004c96:	2202      	movs	r2, #2
 8004c98:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004c9a:	78fa      	ldrb	r2, [r7, #3]
 8004c9c:	6879      	ldr	r1, [r7, #4]
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	011b      	lsls	r3, r3, #4
 8004ca2:	1a9b      	subs	r3, r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	440b      	add	r3, r1
 8004ca8:	331b      	adds	r3, #27
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	f040 80d1 	bne.w	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004cb2:	78fa      	ldrb	r2, [r7, #3]
 8004cb4:	6879      	ldr	r1, [r7, #4]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	1a9b      	subs	r3, r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	440b      	add	r3, r1
 8004cc0:	331b      	adds	r3, #27
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004cc6:	78fb      	ldrb	r3, [r7, #3]
 8004cc8:	015a      	lsls	r2, r3, #5
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	4413      	add	r3, r2
 8004cce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	78fa      	ldrb	r2, [r7, #3]
 8004cd6:	0151      	lsls	r1, r2, #5
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	440a      	add	r2, r1
 8004cdc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ce0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ce4:	6053      	str	r3, [r2, #4]
 8004ce6:	e0b5      	b.n	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004ce8:	78fa      	ldrb	r2, [r7, #3]
 8004cea:	6879      	ldr	r1, [r7, #4]
 8004cec:	4613      	mov	r3, r2
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	1a9b      	subs	r3, r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	440b      	add	r3, r1
 8004cf6:	334d      	adds	r3, #77	@ 0x4d
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	2b05      	cmp	r3, #5
 8004cfc:	d114      	bne.n	8004d28 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cfe:	78fa      	ldrb	r2, [r7, #3]
 8004d00:	6879      	ldr	r1, [r7, #4]
 8004d02:	4613      	mov	r3, r2
 8004d04:	011b      	lsls	r3, r3, #4
 8004d06:	1a9b      	subs	r3, r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	440b      	add	r3, r1
 8004d0c:	334d      	adds	r3, #77	@ 0x4d
 8004d0e:	2202      	movs	r2, #2
 8004d10:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004d12:	78fa      	ldrb	r2, [r7, #3]
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	4613      	mov	r3, r2
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	1a9b      	subs	r3, r3, r2
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	440b      	add	r3, r1
 8004d20:	334c      	adds	r3, #76	@ 0x4c
 8004d22:	2202      	movs	r2, #2
 8004d24:	701a      	strb	r2, [r3, #0]
 8004d26:	e095      	b.n	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004d28:	78fa      	ldrb	r2, [r7, #3]
 8004d2a:	6879      	ldr	r1, [r7, #4]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	1a9b      	subs	r3, r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	440b      	add	r3, r1
 8004d36:	334d      	adds	r3, #77	@ 0x4d
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	2b06      	cmp	r3, #6
 8004d3c:	d114      	bne.n	8004d68 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d3e:	78fa      	ldrb	r2, [r7, #3]
 8004d40:	6879      	ldr	r1, [r7, #4]
 8004d42:	4613      	mov	r3, r2
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	1a9b      	subs	r3, r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	440b      	add	r3, r1
 8004d4c:	334d      	adds	r3, #77	@ 0x4d
 8004d4e:	2202      	movs	r2, #2
 8004d50:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004d52:	78fa      	ldrb	r2, [r7, #3]
 8004d54:	6879      	ldr	r1, [r7, #4]
 8004d56:	4613      	mov	r3, r2
 8004d58:	011b      	lsls	r3, r3, #4
 8004d5a:	1a9b      	subs	r3, r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	440b      	add	r3, r1
 8004d60:	334c      	adds	r3, #76	@ 0x4c
 8004d62:	2205      	movs	r2, #5
 8004d64:	701a      	strb	r2, [r3, #0]
 8004d66:	e075      	b.n	8004e54 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d68:	78fa      	ldrb	r2, [r7, #3]
 8004d6a:	6879      	ldr	r1, [r7, #4]
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	011b      	lsls	r3, r3, #4
 8004d70:	1a9b      	subs	r3, r3, r2
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	440b      	add	r3, r1
 8004d76:	334d      	adds	r3, #77	@ 0x4d
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	2b07      	cmp	r3, #7
 8004d7c:	d00a      	beq.n	8004d94 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004d7e:	78fa      	ldrb	r2, [r7, #3]
 8004d80:	6879      	ldr	r1, [r7, #4]
 8004d82:	4613      	mov	r3, r2
 8004d84:	011b      	lsls	r3, r3, #4
 8004d86:	1a9b      	subs	r3, r3, r2
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	440b      	add	r3, r1
 8004d8c:	334d      	adds	r3, #77	@ 0x4d
 8004d8e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d90:	2b09      	cmp	r3, #9
 8004d92:	d170      	bne.n	8004e76 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d94:	78fa      	ldrb	r2, [r7, #3]
 8004d96:	6879      	ldr	r1, [r7, #4]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	011b      	lsls	r3, r3, #4
 8004d9c:	1a9b      	subs	r3, r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	440b      	add	r3, r1
 8004da2:	334d      	adds	r3, #77	@ 0x4d
 8004da4:	2202      	movs	r2, #2
 8004da6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004da8:	78fa      	ldrb	r2, [r7, #3]
 8004daa:	6879      	ldr	r1, [r7, #4]
 8004dac:	4613      	mov	r3, r2
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	1a9b      	subs	r3, r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	3344      	adds	r3, #68	@ 0x44
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	1c59      	adds	r1, r3, #1
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	011b      	lsls	r3, r3, #4
 8004dc2:	1a9b      	subs	r3, r3, r2
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	4403      	add	r3, r0
 8004dc8:	3344      	adds	r3, #68	@ 0x44
 8004dca:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004dcc:	78fa      	ldrb	r2, [r7, #3]
 8004dce:	6879      	ldr	r1, [r7, #4]
 8004dd0:	4613      	mov	r3, r2
 8004dd2:	011b      	lsls	r3, r3, #4
 8004dd4:	1a9b      	subs	r3, r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	440b      	add	r3, r1
 8004dda:	3344      	adds	r3, #68	@ 0x44
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d914      	bls.n	8004e0c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004de2:	78fa      	ldrb	r2, [r7, #3]
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	4613      	mov	r3, r2
 8004de8:	011b      	lsls	r3, r3, #4
 8004dea:	1a9b      	subs	r3, r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	440b      	add	r3, r1
 8004df0:	3344      	adds	r3, #68	@ 0x44
 8004df2:	2200      	movs	r2, #0
 8004df4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004df6:	78fa      	ldrb	r2, [r7, #3]
 8004df8:	6879      	ldr	r1, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	011b      	lsls	r3, r3, #4
 8004dfe:	1a9b      	subs	r3, r3, r2
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	440b      	add	r3, r1
 8004e04:	334c      	adds	r3, #76	@ 0x4c
 8004e06:	2204      	movs	r2, #4
 8004e08:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e0a:	e022      	b.n	8004e52 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004e0c:	78fa      	ldrb	r2, [r7, #3]
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	4613      	mov	r3, r2
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	1a9b      	subs	r3, r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	334c      	adds	r3, #76	@ 0x4c
 8004e1c:	2202      	movs	r2, #2
 8004e1e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004e20:	78fb      	ldrb	r3, [r7, #3]
 8004e22:	015a      	lsls	r2, r3, #5
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	4413      	add	r3, r2
 8004e28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e36:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e3e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e40:	78fb      	ldrb	r3, [r7, #3]
 8004e42:	015a      	lsls	r2, r3, #5
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	4413      	add	r3, r2
 8004e48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e52:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004e54:	78fa      	ldrb	r2, [r7, #3]
 8004e56:	6879      	ldr	r1, [r7, #4]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	1a9b      	subs	r3, r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	440b      	add	r3, r1
 8004e62:	334c      	adds	r3, #76	@ 0x4c
 8004e64:	781a      	ldrb	r2, [r3, #0]
 8004e66:	78fb      	ldrb	r3, [r7, #3]
 8004e68:	4619      	mov	r1, r3
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f00d fd9e 	bl	80129ac <HAL_HCD_HC_NotifyURBChange_Callback>
 8004e70:	e002      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004e72:	bf00      	nop
 8004e74:	e000      	b.n	8004e78 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004e76:	bf00      	nop
  }
}
 8004e78:	3718      	adds	r7, #24
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b08a      	sub	sp, #40	@ 0x28
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	f003 030f 	and.w	r3, r3, #15
 8004e9e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	0c5b      	lsrs	r3, r3, #17
 8004ea4:	f003 030f 	and.w	r3, r3, #15
 8004ea8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	091b      	lsrs	r3, r3, #4
 8004eae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004eb2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d004      	beq.n	8004ec4 <HCD_RXQLVL_IRQHandler+0x46>
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	2b05      	cmp	r3, #5
 8004ebe:	f000 80b6 	beq.w	800502e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004ec2:	e0b7      	b.n	8005034 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 80b3 	beq.w	8005032 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004ecc:	6879      	ldr	r1, [r7, #4]
 8004ece:	69ba      	ldr	r2, [r7, #24]
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	011b      	lsls	r3, r3, #4
 8004ed4:	1a9b      	subs	r3, r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	440b      	add	r3, r1
 8004eda:	332c      	adds	r3, #44	@ 0x2c
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f000 80a7 	beq.w	8005032 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004ee4:	6879      	ldr	r1, [r7, #4]
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	440b      	add	r3, r1
 8004ef2:	3338      	adds	r3, #56	@ 0x38
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	18d1      	adds	r1, r2, r3
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4613      	mov	r3, r2
 8004f00:	011b      	lsls	r3, r3, #4
 8004f02:	1a9b      	subs	r3, r3, r2
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4403      	add	r3, r0
 8004f08:	3334      	adds	r3, #52	@ 0x34
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4299      	cmp	r1, r3
 8004f0e:	f200 8083 	bhi.w	8005018 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6818      	ldr	r0, [r3, #0]
 8004f16:	6879      	ldr	r1, [r7, #4]
 8004f18:	69ba      	ldr	r2, [r7, #24]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	011b      	lsls	r3, r3, #4
 8004f1e:	1a9b      	subs	r3, r3, r2
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	440b      	add	r3, r1
 8004f24:	332c      	adds	r3, #44	@ 0x2c
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	b292      	uxth	r2, r2
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	f004 fd65 	bl	80099fc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004f32:	6879      	ldr	r1, [r7, #4]
 8004f34:	69ba      	ldr	r2, [r7, #24]
 8004f36:	4613      	mov	r3, r2
 8004f38:	011b      	lsls	r3, r3, #4
 8004f3a:	1a9b      	subs	r3, r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	440b      	add	r3, r1
 8004f40:	332c      	adds	r3, #44	@ 0x2c
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	18d1      	adds	r1, r2, r3
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	011b      	lsls	r3, r3, #4
 8004f50:	1a9b      	subs	r3, r3, r2
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	4403      	add	r3, r0
 8004f56:	332c      	adds	r3, #44	@ 0x2c
 8004f58:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	69ba      	ldr	r2, [r7, #24]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	011b      	lsls	r3, r3, #4
 8004f62:	1a9b      	subs	r3, r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	440b      	add	r3, r1
 8004f68:	3338      	adds	r3, #56	@ 0x38
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	18d1      	adds	r1, r2, r3
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	4613      	mov	r3, r2
 8004f76:	011b      	lsls	r3, r3, #4
 8004f78:	1a9b      	subs	r3, r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	4403      	add	r3, r0
 8004f7e:	3338      	adds	r3, #56	@ 0x38
 8004f80:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	015a      	lsls	r2, r3, #5
 8004f86:	6a3b      	ldr	r3, [r7, #32]
 8004f88:	4413      	add	r3, r2
 8004f8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	0cdb      	lsrs	r3, r3, #19
 8004f92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f96:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004f98:	6879      	ldr	r1, [r7, #4]
 8004f9a:	69ba      	ldr	r2, [r7, #24]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	3328      	adds	r3, #40	@ 0x28
 8004fa8:	881b      	ldrh	r3, [r3, #0]
 8004faa:	461a      	mov	r2, r3
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d13f      	bne.n	8005032 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d03c      	beq.n	8005032 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	015a      	lsls	r2, r3, #5
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004fce:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004fd6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	015a      	lsls	r2, r3, #5
 8004fdc:	6a3b      	ldr	r3, [r7, #32]
 8004fde:	4413      	add	r3, r2
 8004fe0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004fea:	6879      	ldr	r1, [r7, #4]
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	011b      	lsls	r3, r3, #4
 8004ff2:	1a9b      	subs	r3, r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	440b      	add	r3, r1
 8004ff8:	333c      	adds	r3, #60	@ 0x3c
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	f083 0301 	eor.w	r3, r3, #1
 8005000:	b2d8      	uxtb	r0, r3
 8005002:	6879      	ldr	r1, [r7, #4]
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	4613      	mov	r3, r2
 8005008:	011b      	lsls	r3, r3, #4
 800500a:	1a9b      	subs	r3, r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	440b      	add	r3, r1
 8005010:	333c      	adds	r3, #60	@ 0x3c
 8005012:	4602      	mov	r2, r0
 8005014:	701a      	strb	r2, [r3, #0]
      break;
 8005016:	e00c      	b.n	8005032 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005018:	6879      	ldr	r1, [r7, #4]
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	4613      	mov	r3, r2
 800501e:	011b      	lsls	r3, r3, #4
 8005020:	1a9b      	subs	r3, r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	440b      	add	r3, r1
 8005026:	334c      	adds	r3, #76	@ 0x4c
 8005028:	2204      	movs	r2, #4
 800502a:	701a      	strb	r2, [r3, #0]
      break;
 800502c:	e001      	b.n	8005032 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800502e:	bf00      	nop
 8005030:	e000      	b.n	8005034 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005032:	bf00      	nop
  }
}
 8005034:	bf00      	nop
 8005036:	3728      	adds	r7, #40	@ 0x28
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}

0800503c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b086      	sub	sp, #24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005068:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	2b02      	cmp	r3, #2
 8005072:	d10b      	bne.n	800508c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b01      	cmp	r3, #1
 800507c:	d102      	bne.n	8005084 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f00d fc44 	bl	801290c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f043 0302 	orr.w	r3, r3, #2
 800508a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f003 0308 	and.w	r3, r3, #8
 8005092:	2b08      	cmp	r3, #8
 8005094:	d132      	bne.n	80050fc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	f043 0308 	orr.w	r3, r3, #8
 800509c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f003 0304 	and.w	r3, r3, #4
 80050a4:	2b04      	cmp	r3, #4
 80050a6:	d126      	bne.n	80050f6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	7a5b      	ldrb	r3, [r3, #9]
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d113      	bne.n	80050d8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80050b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050ba:	d106      	bne.n	80050ca <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2102      	movs	r1, #2
 80050c2:	4618      	mov	r0, r3
 80050c4:	f004 fe24 	bl	8009d10 <USB_InitFSLSPClkSel>
 80050c8:	e011      	b.n	80050ee <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2101      	movs	r1, #1
 80050d0:	4618      	mov	r0, r3
 80050d2:	f004 fe1d 	bl	8009d10 <USB_InitFSLSPClkSel>
 80050d6:	e00a      	b.n	80050ee <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	79db      	ldrb	r3, [r3, #7]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d106      	bne.n	80050ee <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80050e6:	461a      	mov	r2, r3
 80050e8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80050ec:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f7fe faf2 	bl	80036d8 <HAL_HCD_PortEnabled_Callback>
 80050f4:	e002      	b.n	80050fc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f7fe faf8 	bl	80036ec <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f003 0320 	and.w	r3, r3, #32
 8005102:	2b20      	cmp	r3, #32
 8005104:	d103      	bne.n	800510e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	f043 0320 	orr.w	r3, r3, #32
 800510c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005114:	461a      	mov	r2, r3
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	6013      	str	r3, [r2, #0]
}
 800511a:	bf00      	nop
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
	...

08005124 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e171      	b.n	800541a <HAL_I2C_Init+0x2f6>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d12c      	bne.n	800519c <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a77      	ldr	r2, [pc, #476]	@ (800532c <HAL_I2C_Init+0x208>)
 800514e:	655a      	str	r2, [r3, #84]	@ 0x54
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a77      	ldr	r2, [pc, #476]	@ (8005330 <HAL_I2C_Init+0x20c>)
 8005154:	659a      	str	r2, [r3, #88]	@ 0x58
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a76      	ldr	r2, [pc, #472]	@ (8005334 <HAL_I2C_Init+0x210>)
 800515a:	65da      	str	r2, [r3, #92]	@ 0x5c
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a76      	ldr	r2, [pc, #472]	@ (8005338 <HAL_I2C_Init+0x214>)
 8005160:	661a      	str	r2, [r3, #96]	@ 0x60
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a75      	ldr	r2, [pc, #468]	@ (800533c <HAL_I2C_Init+0x218>)
 8005166:	665a      	str	r2, [r3, #100]	@ 0x64
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a75      	ldr	r2, [pc, #468]	@ (8005340 <HAL_I2C_Init+0x21c>)
 800516c:	669a      	str	r2, [r3, #104]	@ 0x68
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a74      	ldr	r2, [pc, #464]	@ (8005344 <HAL_I2C_Init+0x220>)
 8005172:	66da      	str	r2, [r3, #108]	@ 0x6c
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a74      	ldr	r2, [pc, #464]	@ (8005348 <HAL_I2C_Init+0x224>)
 8005178:	671a      	str	r2, [r3, #112]	@ 0x70
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a73      	ldr	r2, [pc, #460]	@ (800534c <HAL_I2C_Init+0x228>)
 800517e:	675a      	str	r2, [r3, #116]	@ 0x74
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a73      	ldr	r2, [pc, #460]	@ (8005350 <HAL_I2C_Init+0x22c>)
 8005184:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hi2c->MspInitCallback == NULL)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800518a:	2b00      	cmp	r3, #0
 800518c:	d102      	bne.n	8005194 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a70      	ldr	r2, [pc, #448]	@ (8005354 <HAL_I2C_Init+0x230>)
 8005192:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2224      	movs	r2, #36	@ 0x24
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f022 0201 	bic.w	r2, r2, #1
 80051b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80051d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80051d4:	f001 f9ec 	bl	80065b0 <HAL_RCC_GetPCLK1Freq>
 80051d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	4a5e      	ldr	r2, [pc, #376]	@ (8005358 <HAL_I2C_Init+0x234>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d807      	bhi.n	80051f4 <HAL_I2C_Init+0xd0>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	4a5d      	ldr	r2, [pc, #372]	@ (800535c <HAL_I2C_Init+0x238>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	bf94      	ite	ls
 80051ec:	2301      	movls	r3, #1
 80051ee:	2300      	movhi	r3, #0
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	e006      	b.n	8005202 <HAL_I2C_Init+0xde>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	4a5a      	ldr	r2, [pc, #360]	@ (8005360 <HAL_I2C_Init+0x23c>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	bf94      	ite	ls
 80051fc:	2301      	movls	r3, #1
 80051fe:	2300      	movhi	r3, #0
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b00      	cmp	r3, #0
 8005204:	d001      	beq.n	800520a <HAL_I2C_Init+0xe6>
  {
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e107      	b.n	800541a <HAL_I2C_Init+0x2f6>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	4a55      	ldr	r2, [pc, #340]	@ (8005364 <HAL_I2C_Init+0x240>)
 800520e:	fba2 2303 	umull	r2, r3, r2, r3
 8005212:	0c9b      	lsrs	r3, r3, #18
 8005214:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	430a      	orrs	r2, r1
 8005228:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	4a47      	ldr	r2, [pc, #284]	@ (8005358 <HAL_I2C_Init+0x234>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d802      	bhi.n	8005244 <HAL_I2C_Init+0x120>
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	3301      	adds	r3, #1
 8005242:	e009      	b.n	8005258 <HAL_I2C_Init+0x134>
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800524a:	fb02 f303 	mul.w	r3, r2, r3
 800524e:	4a46      	ldr	r2, [pc, #280]	@ (8005368 <HAL_I2C_Init+0x244>)
 8005250:	fba2 2303 	umull	r2, r3, r2, r3
 8005254:	099b      	lsrs	r3, r3, #6
 8005256:	3301      	adds	r3, #1
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	6812      	ldr	r2, [r2, #0]
 800525c:	430b      	orrs	r3, r1
 800525e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	69db      	ldr	r3, [r3, #28]
 8005266:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800526a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	4939      	ldr	r1, [pc, #228]	@ (8005358 <HAL_I2C_Init+0x234>)
 8005274:	428b      	cmp	r3, r1
 8005276:	d819      	bhi.n	80052ac <HAL_I2C_Init+0x188>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	1e59      	subs	r1, r3, #1
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	005b      	lsls	r3, r3, #1
 8005282:	fbb1 f3f3 	udiv	r3, r1, r3
 8005286:	1c59      	adds	r1, r3, #1
 8005288:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800528c:	400b      	ands	r3, r1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00a      	beq.n	80052a8 <HAL_I2C_Init+0x184>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	1e59      	subs	r1, r3, #1
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	005b      	lsls	r3, r3, #1
 800529c:	fbb1 f3f3 	udiv	r3, r1, r3
 80052a0:	3301      	adds	r3, #1
 80052a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052a6:	e071      	b.n	800538c <HAL_I2C_Init+0x268>
 80052a8:	2304      	movs	r3, #4
 80052aa:	e06f      	b.n	800538c <HAL_I2C_Init+0x268>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d111      	bne.n	80052d8 <HAL_I2C_Init+0x1b4>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	1e58      	subs	r0, r3, #1
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6859      	ldr	r1, [r3, #4]
 80052bc:	460b      	mov	r3, r1
 80052be:	005b      	lsls	r3, r3, #1
 80052c0:	440b      	add	r3, r1
 80052c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80052c6:	3301      	adds	r3, #1
 80052c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	bf0c      	ite	eq
 80052d0:	2301      	moveq	r3, #1
 80052d2:	2300      	movne	r3, #0
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	e012      	b.n	80052fe <HAL_I2C_Init+0x1da>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	1e58      	subs	r0, r3, #1
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6859      	ldr	r1, [r3, #4]
 80052e0:	460b      	mov	r3, r1
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	440b      	add	r3, r1
 80052e6:	0099      	lsls	r1, r3, #2
 80052e8:	440b      	add	r3, r1
 80052ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80052ee:	3301      	adds	r3, #1
 80052f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	bf0c      	ite	eq
 80052f8:	2301      	moveq	r3, #1
 80052fa:	2300      	movne	r3, #0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <HAL_I2C_Init+0x1e2>
 8005302:	2301      	movs	r3, #1
 8005304:	e042      	b.n	800538c <HAL_I2C_Init+0x268>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d12e      	bne.n	800536c <HAL_I2C_Init+0x248>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	1e58      	subs	r0, r3, #1
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6859      	ldr	r1, [r3, #4]
 8005316:	460b      	mov	r3, r1
 8005318:	005b      	lsls	r3, r3, #1
 800531a:	440b      	add	r3, r1
 800531c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005320:	3301      	adds	r3, #1
 8005322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005326:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800532a:	e02f      	b.n	800538c <HAL_I2C_Init+0x268>
 800532c:	08005af5 	.word	0x08005af5
 8005330:	08005b09 	.word	0x08005b09
 8005334:	08005b1d 	.word	0x08005b1d
 8005338:	08005b31 	.word	0x08005b31
 800533c:	08005b61 	.word	0x08005b61
 8005340:	08005b75 	.word	0x08005b75
 8005344:	08005b89 	.word	0x08005b89
 8005348:	08005b9d 	.word	0x08005b9d
 800534c:	08005bb1 	.word	0x08005bb1
 8005350:	08005b45 	.word	0x08005b45
 8005354:	0800145d 	.word	0x0800145d
 8005358:	000186a0 	.word	0x000186a0
 800535c:	001e847f 	.word	0x001e847f
 8005360:	003d08ff 	.word	0x003d08ff
 8005364:	431bde83 	.word	0x431bde83
 8005368:	10624dd3 	.word	0x10624dd3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	1e58      	subs	r0, r3, #1
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6859      	ldr	r1, [r3, #4]
 8005374:	460b      	mov	r3, r1
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	440b      	add	r3, r1
 800537a:	0099      	lsls	r1, r3, #2
 800537c:	440b      	add	r3, r1
 800537e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005382:	3301      	adds	r3, #1
 8005384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005388:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800538c:	6879      	ldr	r1, [r7, #4]
 800538e:	6809      	ldr	r1, [r1, #0]
 8005390:	4313      	orrs	r3, r2
 8005392:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	69da      	ldr	r2, [r3, #28]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	431a      	orrs	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80053ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	6911      	ldr	r1, [r2, #16]
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	68d2      	ldr	r2, [r2, #12]
 80053c6:	4311      	orrs	r1, r2
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6812      	ldr	r2, [r2, #0]
 80053cc:	430b      	orrs	r3, r1
 80053ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	695a      	ldr	r2, [r3, #20]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	431a      	orrs	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	430a      	orrs	r2, r1
 80053ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f042 0201 	orr.w	r2, r2, #1
 80053fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2220      	movs	r2, #32
 8005406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop

08005424 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d101      	bne.n	8005436 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e02c      	b.n	8005490 <HAL_I2C_DeInit+0x6c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2224      	movs	r2, #36	@ 0x24
 800543a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 0201 	bic.w	r2, r2, #1
 800544c:	601a      	str	r2, [r3, #0]

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  if (hi2c->MspDeInitCallback == NULL)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005454:	2b00      	cmp	r3, #0
 8005456:	d103      	bne.n	8005460 <HAL_I2C_DeInit+0x3c>
  {
    hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit  */
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a0f      	ldr	r2, [pc, #60]	@ (8005498 <HAL_I2C_DeInit+0x74>)
 800545c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	4798      	blx	r3
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3708      	adds	r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	080014ed 	.word	0x080014ed

0800549c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b088      	sub	sp, #32
 80054a0:	af02      	add	r7, sp, #8
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	4608      	mov	r0, r1
 80054a6:	4611      	mov	r1, r2
 80054a8:	461a      	mov	r2, r3
 80054aa:	4603      	mov	r3, r0
 80054ac:	817b      	strh	r3, [r7, #10]
 80054ae:	460b      	mov	r3, r1
 80054b0:	813b      	strh	r3, [r7, #8]
 80054b2:	4613      	mov	r3, r2
 80054b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054b6:	f7fc fd39 	bl	8001f2c <HAL_GetTick>
 80054ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b20      	cmp	r3, #32
 80054c6:	f040 80d9 	bne.w	800567c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	2319      	movs	r3, #25
 80054d0:	2201      	movs	r2, #1
 80054d2:	496d      	ldr	r1, [pc, #436]	@ (8005688 <HAL_I2C_Mem_Write+0x1ec>)
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	f000 fcf3 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d001      	beq.n	80054e4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80054e0:	2302      	movs	r3, #2
 80054e2:	e0cc      	b.n	800567e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d101      	bne.n	80054f2 <HAL_I2C_Mem_Write+0x56>
 80054ee:	2302      	movs	r3, #2
 80054f0:	e0c5      	b.n	800567e <HAL_I2C_Mem_Write+0x1e2>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b01      	cmp	r3, #1
 8005506:	d007      	beq.n	8005518 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f042 0201 	orr.w	r2, r2, #1
 8005516:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005526:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2221      	movs	r2, #33	@ 0x21
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2240      	movs	r2, #64	@ 0x40
 8005534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6a3a      	ldr	r2, [r7, #32]
 8005542:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005548:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800554e:	b29a      	uxth	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	4a4d      	ldr	r2, [pc, #308]	@ (800568c <HAL_I2C_Mem_Write+0x1f0>)
 8005558:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800555a:	88f8      	ldrh	r0, [r7, #6]
 800555c:	893a      	ldrh	r2, [r7, #8]
 800555e:	8979      	ldrh	r1, [r7, #10]
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	9301      	str	r3, [sp, #4]
 8005564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	4603      	mov	r3, r0
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	f000 fb2a 	bl	8005bc4 <I2C_RequestMemoryWrite>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d052      	beq.n	800561c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e081      	b.n	800567e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f000 fdb8 	bl	80060f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00d      	beq.n	80055a6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558e:	2b04      	cmp	r3, #4
 8005590:	d107      	bne.n	80055a2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e06b      	b.n	800567e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055aa:	781a      	ldrb	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b6:	1c5a      	adds	r2, r3, #1
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c0:	3b01      	subs	r3, #1
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	3b01      	subs	r3, #1
 80055d0:	b29a      	uxth	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	695b      	ldr	r3, [r3, #20]
 80055dc:	f003 0304 	and.w	r3, r3, #4
 80055e0:	2b04      	cmp	r3, #4
 80055e2:	d11b      	bne.n	800561c <HAL_I2C_Mem_Write+0x180>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d017      	beq.n	800561c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f0:	781a      	ldrb	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fc:	1c5a      	adds	r2, r3, #1
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005612:	b29b      	uxth	r3, r3
 8005614:	3b01      	subs	r3, #1
 8005616:	b29a      	uxth	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1aa      	bne.n	800557a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f000 fdab 	bl	8006184 <I2C_WaitOnBTFFlagUntilTimeout>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00d      	beq.n	8005650 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005638:	2b04      	cmp	r3, #4
 800563a:	d107      	bne.n	800564c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800564a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e016      	b.n	800567e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800565e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2220      	movs	r2, #32
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005678:	2300      	movs	r3, #0
 800567a:	e000      	b.n	800567e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800567c:	2302      	movs	r3, #2
  }
}
 800567e:	4618      	mov	r0, r3
 8005680:	3718      	adds	r7, #24
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	00100002 	.word	0x00100002
 800568c:	ffff0000 	.word	0xffff0000

08005690 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b08c      	sub	sp, #48	@ 0x30
 8005694:	af02      	add	r7, sp, #8
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	4608      	mov	r0, r1
 800569a:	4611      	mov	r1, r2
 800569c:	461a      	mov	r2, r3
 800569e:	4603      	mov	r3, r0
 80056a0:	817b      	strh	r3, [r7, #10]
 80056a2:	460b      	mov	r3, r1
 80056a4:	813b      	strh	r3, [r7, #8]
 80056a6:	4613      	mov	r3, r2
 80056a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056aa:	f7fc fc3f 	bl	8001f2c <HAL_GetTick>
 80056ae:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b20      	cmp	r3, #32
 80056ba:	f040 8214 	bne.w	8005ae6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c0:	9300      	str	r3, [sp, #0]
 80056c2:	2319      	movs	r3, #25
 80056c4:	2201      	movs	r2, #1
 80056c6:	497b      	ldr	r1, [pc, #492]	@ (80058b4 <HAL_I2C_Mem_Read+0x224>)
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f000 fbf9 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d001      	beq.n	80056d8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80056d4:	2302      	movs	r3, #2
 80056d6:	e207      	b.n	8005ae8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d101      	bne.n	80056e6 <HAL_I2C_Mem_Read+0x56>
 80056e2:	2302      	movs	r3, #2
 80056e4:	e200      	b.n	8005ae8 <HAL_I2C_Mem_Read+0x458>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d007      	beq.n	800570c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0201 	orr.w	r2, r2, #1
 800570a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800571a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2222      	movs	r2, #34	@ 0x22
 8005720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2240      	movs	r2, #64	@ 0x40
 8005728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005736:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800573c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005742:	b29a      	uxth	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4a5b      	ldr	r2, [pc, #364]	@ (80058b8 <HAL_I2C_Mem_Read+0x228>)
 800574c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800574e:	88f8      	ldrh	r0, [r7, #6]
 8005750:	893a      	ldrh	r2, [r7, #8]
 8005752:	8979      	ldrh	r1, [r7, #10]
 8005754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005756:	9301      	str	r3, [sp, #4]
 8005758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	4603      	mov	r3, r0
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 fac6 	bl	8005cf0 <I2C_RequestMemoryRead>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d001      	beq.n	800576e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e1bc      	b.n	8005ae8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005772:	2b00      	cmp	r3, #0
 8005774:	d113      	bne.n	800579e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005776:	2300      	movs	r3, #0
 8005778:	623b      	str	r3, [r7, #32]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	695b      	ldr	r3, [r3, #20]
 8005780:	623b      	str	r3, [r7, #32]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	623b      	str	r3, [r7, #32]
 800578a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800579a:	601a      	str	r2, [r3, #0]
 800579c:	e190      	b.n	8005ac0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d11b      	bne.n	80057de <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057b6:	2300      	movs	r3, #0
 80057b8:	61fb      	str	r3, [r7, #28]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	695b      	ldr	r3, [r3, #20]
 80057c0:	61fb      	str	r3, [r7, #28]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	61fb      	str	r3, [r7, #28]
 80057ca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057da:	601a      	str	r2, [r3, #0]
 80057dc:	e170      	b.n	8005ac0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d11b      	bne.n	800581e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057f4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005804:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005806:	2300      	movs	r3, #0
 8005808:	61bb      	str	r3, [r7, #24]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	695b      	ldr	r3, [r3, #20]
 8005810:	61bb      	str	r3, [r7, #24]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	61bb      	str	r3, [r7, #24]
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	e150      	b.n	8005ac0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800581e:	2300      	movs	r3, #0
 8005820:	617b      	str	r3, [r7, #20]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	617b      	str	r3, [r7, #20]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	617b      	str	r3, [r7, #20]
 8005832:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005834:	e144      	b.n	8005ac0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800583a:	2b03      	cmp	r3, #3
 800583c:	f200 80f1 	bhi.w	8005a22 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005844:	2b01      	cmp	r3, #1
 8005846:	d123      	bne.n	8005890 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800584a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 fce1 	bl	8006214 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e145      	b.n	8005ae8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	691a      	ldr	r2, [r3, #16]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005866:	b2d2      	uxtb	r2, r2
 8005868:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800586e:	1c5a      	adds	r2, r3, #1
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005878:	3b01      	subs	r3, #1
 800587a:	b29a      	uxth	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005884:	b29b      	uxth	r3, r3
 8005886:	3b01      	subs	r3, #1
 8005888:	b29a      	uxth	r2, r3
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800588e:	e117      	b.n	8005ac0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005894:	2b02      	cmp	r3, #2
 8005896:	d14e      	bne.n	8005936 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800589e:	2200      	movs	r2, #0
 80058a0:	4906      	ldr	r1, [pc, #24]	@ (80058bc <HAL_I2C_Mem_Read+0x22c>)
 80058a2:	68f8      	ldr	r0, [r7, #12]
 80058a4:	f000 fb0c 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d008      	beq.n	80058c0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e11a      	b.n	8005ae8 <HAL_I2C_Mem_Read+0x458>
 80058b2:	bf00      	nop
 80058b4:	00100002 	.word	0x00100002
 80058b8:	ffff0000 	.word	0xffff0000
 80058bc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	691a      	ldr	r2, [r3, #16]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058da:	b2d2      	uxtb	r2, r2
 80058dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e2:	1c5a      	adds	r2, r3, #1
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058ec:	3b01      	subs	r3, #1
 80058ee:	b29a      	uxth	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	691a      	ldr	r2, [r3, #16]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800590c:	b2d2      	uxtb	r2, r2
 800590e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005914:	1c5a      	adds	r2, r3, #1
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800591e:	3b01      	subs	r3, #1
 8005920:	b29a      	uxth	r2, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800592a:	b29b      	uxth	r3, r3
 800592c:	3b01      	subs	r3, #1
 800592e:	b29a      	uxth	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005934:	e0c4      	b.n	8005ac0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800593c:	2200      	movs	r2, #0
 800593e:	496c      	ldr	r1, [pc, #432]	@ (8005af0 <HAL_I2C_Mem_Read+0x460>)
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f000 fabd 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d001      	beq.n	8005950 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e0cb      	b.n	8005ae8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800595e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	691a      	ldr	r2, [r3, #16]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596a:	b2d2      	uxtb	r2, r2
 800596c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005972:	1c5a      	adds	r2, r3, #1
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800597c:	3b01      	subs	r3, #1
 800597e:	b29a      	uxth	r2, r3
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005988:	b29b      	uxth	r3, r3
 800598a:	3b01      	subs	r3, #1
 800598c:	b29a      	uxth	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005998:	2200      	movs	r2, #0
 800599a:	4955      	ldr	r1, [pc, #340]	@ (8005af0 <HAL_I2C_Mem_Read+0x460>)
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 fa8f 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e09d      	b.n	8005ae8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	691a      	ldr	r2, [r3, #16]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c6:	b2d2      	uxtb	r2, r2
 80059c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059d8:	3b01      	subs	r3, #1
 80059da:	b29a      	uxth	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	3b01      	subs	r3, #1
 80059e8:	b29a      	uxth	r2, r3
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	691a      	ldr	r2, [r3, #16]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f8:	b2d2      	uxtb	r2, r2
 80059fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a00:	1c5a      	adds	r2, r3, #1
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	b29a      	uxth	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a20:	e04e      	b.n	8005ac0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a24:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	f000 fbf4 	bl	8006214 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e058      	b.n	8005ae8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	691a      	ldr	r2, [r3, #16]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a40:	b2d2      	uxtb	r2, r2
 8005a42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a48:	1c5a      	adds	r2, r3, #1
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a52:	3b01      	subs	r3, #1
 8005a54:	b29a      	uxth	r2, r3
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	3b01      	subs	r3, #1
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	f003 0304 	and.w	r3, r3, #4
 8005a72:	2b04      	cmp	r3, #4
 8005a74:	d124      	bne.n	8005ac0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a7a:	2b03      	cmp	r3, #3
 8005a7c:	d107      	bne.n	8005a8e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a8c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	691a      	ldr	r2, [r3, #16]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a98:	b2d2      	uxtb	r2, r2
 8005a9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa0:	1c5a      	adds	r2, r3, #1
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	b29a      	uxth	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	b29a      	uxth	r2, r3
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f47f aeb6 	bne.w	8005836 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2220      	movs	r2, #32
 8005ace:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	e000      	b.n	8005ae8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005ae6:	2302      	movs	r3, #2
  }
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3728      	adds	r7, #40	@ 0x28
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	00010004 	.word	0x00010004

08005af4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005afc:	bf00      	nop
 8005afe:	370c      	adds	r7, #12
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr

08005b08 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005b24:	bf00      	nop
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005b38:	bf00      	nop
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	70fb      	strb	r3, [r7, #3]
 8005b50:	4613      	mov	r3, r2
 8005b52:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b088      	sub	sp, #32
 8005bc8:	af02      	add	r7, sp, #8
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	4608      	mov	r0, r1
 8005bce:	4611      	mov	r1, r2
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	817b      	strh	r3, [r7, #10]
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	813b      	strh	r3, [r7, #8]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf0:	9300      	str	r3, [sp, #0]
 8005bf2:	6a3b      	ldr	r3, [r7, #32]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005bfa:	68f8      	ldr	r0, [r7, #12]
 8005bfc:	f000 f960 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00d      	beq.n	8005c22 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c14:	d103      	bne.n	8005c1e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e05f      	b.n	8005ce2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c22:	897b      	ldrh	r3, [r7, #10]
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	461a      	mov	r2, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005c30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c34:	6a3a      	ldr	r2, [r7, #32]
 8005c36:	492d      	ldr	r1, [pc, #180]	@ (8005cec <I2C_RequestMemoryWrite+0x128>)
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 f9bb 	bl	8005fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d001      	beq.n	8005c48 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e04c      	b.n	8005ce2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c48:	2300      	movs	r3, #0
 8005c4a:	617b      	str	r3, [r7, #20]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	617b      	str	r3, [r7, #20]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	617b      	str	r3, [r7, #20]
 8005c5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c60:	6a39      	ldr	r1, [r7, #32]
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f000 fa46 	bl	80060f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00d      	beq.n	8005c8a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c72:	2b04      	cmp	r3, #4
 8005c74:	d107      	bne.n	8005c86 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e02b      	b.n	8005ce2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005c8a:	88fb      	ldrh	r3, [r7, #6]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d105      	bne.n	8005c9c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c90:	893b      	ldrh	r3, [r7, #8]
 8005c92:	b2da      	uxtb	r2, r3
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	611a      	str	r2, [r3, #16]
 8005c9a:	e021      	b.n	8005ce0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005c9c:	893b      	ldrh	r3, [r7, #8]
 8005c9e:	0a1b      	lsrs	r3, r3, #8
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	b2da      	uxtb	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cac:	6a39      	ldr	r1, [r7, #32]
 8005cae:	68f8      	ldr	r0, [r7, #12]
 8005cb0:	f000 fa20 	bl	80060f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00d      	beq.n	8005cd6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cbe:	2b04      	cmp	r3, #4
 8005cc0:	d107      	bne.n	8005cd2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e005      	b.n	8005ce2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005cd6:	893b      	ldrh	r3, [r7, #8]
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3718      	adds	r7, #24
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	00010002 	.word	0x00010002

08005cf0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b088      	sub	sp, #32
 8005cf4:	af02      	add	r7, sp, #8
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	4608      	mov	r0, r1
 8005cfa:	4611      	mov	r1, r2
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	4603      	mov	r3, r0
 8005d00:	817b      	strh	r3, [r7, #10]
 8005d02:	460b      	mov	r3, r1
 8005d04:	813b      	strh	r3, [r7, #8]
 8005d06:	4613      	mov	r3, r2
 8005d08:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005d18:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	6a3b      	ldr	r3, [r7, #32]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d36:	68f8      	ldr	r0, [r7, #12]
 8005d38:	f000 f8c2 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00d      	beq.n	8005d5e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d50:	d103      	bne.n	8005d5a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d58:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e0aa      	b.n	8005eb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d5e:	897b      	ldrh	r3, [r7, #10]
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	461a      	mov	r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005d6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d70:	6a3a      	ldr	r2, [r7, #32]
 8005d72:	4952      	ldr	r1, [pc, #328]	@ (8005ebc <I2C_RequestMemoryRead+0x1cc>)
 8005d74:	68f8      	ldr	r0, [r7, #12]
 8005d76:	f000 f91d 	bl	8005fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d001      	beq.n	8005d84 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e097      	b.n	8005eb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d84:	2300      	movs	r3, #0
 8005d86:	617b      	str	r3, [r7, #20]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	617b      	str	r3, [r7, #20]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	617b      	str	r3, [r7, #20]
 8005d98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d9c:	6a39      	ldr	r1, [r7, #32]
 8005d9e:	68f8      	ldr	r0, [r7, #12]
 8005da0:	f000 f9a8 	bl	80060f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00d      	beq.n	8005dc6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	d107      	bne.n	8005dc2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dc0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e076      	b.n	8005eb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005dc6:	88fb      	ldrh	r3, [r7, #6]
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d105      	bne.n	8005dd8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005dcc:	893b      	ldrh	r3, [r7, #8]
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	611a      	str	r2, [r3, #16]
 8005dd6:	e021      	b.n	8005e1c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005dd8:	893b      	ldrh	r3, [r7, #8]
 8005dda:	0a1b      	lsrs	r3, r3, #8
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de8:	6a39      	ldr	r1, [r7, #32]
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 f982 	bl	80060f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00d      	beq.n	8005e12 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfa:	2b04      	cmp	r3, #4
 8005dfc:	d107      	bne.n	8005e0e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e0c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e050      	b.n	8005eb4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e12:	893b      	ldrh	r3, [r7, #8]
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e1e:	6a39      	ldr	r1, [r7, #32]
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f000 f967 	bl	80060f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00d      	beq.n	8005e48 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e30:	2b04      	cmp	r3, #4
 8005e32:	d107      	bne.n	8005e44 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e42:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e035      	b.n	8005eb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e56:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	6a3b      	ldr	r3, [r7, #32]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f000 f82b 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00d      	beq.n	8005e8c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e7e:	d103      	bne.n	8005e88 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e86:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	e013      	b.n	8005eb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005e8c:	897b      	ldrh	r3, [r7, #10]
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	f043 0301 	orr.w	r3, r3, #1
 8005e94:	b2da      	uxtb	r2, r3
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9e:	6a3a      	ldr	r2, [r7, #32]
 8005ea0:	4906      	ldr	r1, [pc, #24]	@ (8005ebc <I2C_RequestMemoryRead+0x1cc>)
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f000 f886 	bl	8005fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e000      	b.n	8005eb4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3718      	adds	r7, #24
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	00010002 	.word	0x00010002

08005ec0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	603b      	str	r3, [r7, #0]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ed0:	e048      	b.n	8005f64 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed8:	d044      	beq.n	8005f64 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eda:	f7fc f827 	bl	8001f2c <HAL_GetTick>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d302      	bcc.n	8005ef0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d139      	bne.n	8005f64 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	0c1b      	lsrs	r3, r3, #16
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d10d      	bne.n	8005f16 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	43da      	mvns	r2, r3
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	4013      	ands	r3, r2
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	bf0c      	ite	eq
 8005f0c:	2301      	moveq	r3, #1
 8005f0e:	2300      	movne	r3, #0
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	461a      	mov	r2, r3
 8005f14:	e00c      	b.n	8005f30 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	43da      	mvns	r2, r3
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	4013      	ands	r3, r2
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	bf0c      	ite	eq
 8005f28:	2301      	moveq	r3, #1
 8005f2a:	2300      	movne	r3, #0
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	461a      	mov	r2, r3
 8005f30:	79fb      	ldrb	r3, [r7, #7]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d116      	bne.n	8005f64 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2220      	movs	r2, #32
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f50:	f043 0220 	orr.w	r2, r3, #32
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e023      	b.n	8005fac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	0c1b      	lsrs	r3, r3, #16
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d10d      	bne.n	8005f8a <I2C_WaitOnFlagUntilTimeout+0xca>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	43da      	mvns	r2, r3
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	4013      	ands	r3, r2
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	bf0c      	ite	eq
 8005f80:	2301      	moveq	r3, #1
 8005f82:	2300      	movne	r3, #0
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	461a      	mov	r2, r3
 8005f88:	e00c      	b.n	8005fa4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	43da      	mvns	r2, r3
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	4013      	ands	r3, r2
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	bf0c      	ite	eq
 8005f9c:	2301      	moveq	r3, #1
 8005f9e:	2300      	movne	r3, #0
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	79fb      	ldrb	r3, [r7, #7]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d093      	beq.n	8005ed2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	607a      	str	r2, [r7, #4]
 8005fc0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005fc2:	e071      	b.n	80060a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd2:	d123      	bne.n	800601c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fe2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005fec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006008:	f043 0204 	orr.w	r2, r3, #4
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e067      	b.n	80060ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006022:	d041      	beq.n	80060a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006024:	f7fb ff82 	bl	8001f2c <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	429a      	cmp	r2, r3
 8006032:	d302      	bcc.n	800603a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d136      	bne.n	80060a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	0c1b      	lsrs	r3, r3, #16
 800603e:	b2db      	uxtb	r3, r3
 8006040:	2b01      	cmp	r3, #1
 8006042:	d10c      	bne.n	800605e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	43da      	mvns	r2, r3
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	4013      	ands	r3, r2
 8006050:	b29b      	uxth	r3, r3
 8006052:	2b00      	cmp	r3, #0
 8006054:	bf14      	ite	ne
 8006056:	2301      	movne	r3, #1
 8006058:	2300      	moveq	r3, #0
 800605a:	b2db      	uxtb	r3, r3
 800605c:	e00b      	b.n	8006076 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	43da      	mvns	r2, r3
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	4013      	ands	r3, r2
 800606a:	b29b      	uxth	r3, r3
 800606c:	2b00      	cmp	r3, #0
 800606e:	bf14      	ite	ne
 8006070:	2301      	movne	r3, #1
 8006072:	2300      	moveq	r3, #0
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	d016      	beq.n	80060a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2220      	movs	r2, #32
 8006084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006094:	f043 0220 	orr.w	r2, r3, #32
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e021      	b.n	80060ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	0c1b      	lsrs	r3, r3, #16
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d10c      	bne.n	80060cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	695b      	ldr	r3, [r3, #20]
 80060b8:	43da      	mvns	r2, r3
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	4013      	ands	r3, r2
 80060be:	b29b      	uxth	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	bf14      	ite	ne
 80060c4:	2301      	movne	r3, #1
 80060c6:	2300      	moveq	r3, #0
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	e00b      	b.n	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699b      	ldr	r3, [r3, #24]
 80060d2:	43da      	mvns	r2, r3
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	4013      	ands	r3, r2
 80060d8:	b29b      	uxth	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	bf14      	ite	ne
 80060de:	2301      	movne	r3, #1
 80060e0:	2300      	moveq	r3, #0
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f47f af6d 	bne.w	8005fc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006100:	e034      	b.n	800616c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006102:	68f8      	ldr	r0, [r7, #12]
 8006104:	f000 f8e3 	bl	80062ce <I2C_IsAcknowledgeFailed>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d001      	beq.n	8006112 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e034      	b.n	800617c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006118:	d028      	beq.n	800616c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800611a:	f7fb ff07 	bl	8001f2c <HAL_GetTick>
 800611e:	4602      	mov	r2, r0
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	429a      	cmp	r2, r3
 8006128:	d302      	bcc.n	8006130 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d11d      	bne.n	800616c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	695b      	ldr	r3, [r3, #20]
 8006136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800613a:	2b80      	cmp	r3, #128	@ 0x80
 800613c:	d016      	beq.n	800616c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2220      	movs	r2, #32
 8006148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006158:	f043 0220 	orr.w	r2, r3, #32
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2200      	movs	r2, #0
 8006164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e007      	b.n	800617c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006176:	2b80      	cmp	r3, #128	@ 0x80
 8006178:	d1c3      	bne.n	8006102 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006190:	e034      	b.n	80061fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f000 f89b 	bl	80062ce <I2C_IsAcknowledgeFailed>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e034      	b.n	800620c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a8:	d028      	beq.n	80061fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061aa:	f7fb febf 	bl	8001f2c <HAL_GetTick>
 80061ae:	4602      	mov	r2, r0
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d302      	bcc.n	80061c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d11d      	bne.n	80061fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	695b      	ldr	r3, [r3, #20]
 80061c6:	f003 0304 	and.w	r3, r3, #4
 80061ca:	2b04      	cmp	r3, #4
 80061cc:	d016      	beq.n	80061fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2220      	movs	r2, #32
 80061d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2200      	movs	r2, #0
 80061e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e8:	f043 0220 	orr.w	r2, r3, #32
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e007      	b.n	800620c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	695b      	ldr	r3, [r3, #20]
 8006202:	f003 0304 	and.w	r3, r3, #4
 8006206:	2b04      	cmp	r3, #4
 8006208:	d1c3      	bne.n	8006192 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006220:	e049      	b.n	80062b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	f003 0310 	and.w	r3, r3, #16
 800622c:	2b10      	cmp	r3, #16
 800622e:	d119      	bne.n	8006264 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f06f 0210 	mvn.w	r2, #16
 8006238:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e030      	b.n	80062c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006264:	f7fb fe62 	bl	8001f2c <HAL_GetTick>
 8006268:	4602      	mov	r2, r0
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	429a      	cmp	r2, r3
 8006272:	d302      	bcc.n	800627a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d11d      	bne.n	80062b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	695b      	ldr	r3, [r3, #20]
 8006280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006284:	2b40      	cmp	r3, #64	@ 0x40
 8006286:	d016      	beq.n	80062b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2220      	movs	r2, #32
 8006292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a2:	f043 0220 	orr.w	r2, r3, #32
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2200      	movs	r2, #0
 80062ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e007      	b.n	80062c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062c0:	2b40      	cmp	r3, #64	@ 0x40
 80062c2:	d1ae      	bne.n	8006222 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3710      	adds	r7, #16
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}

080062ce <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062e4:	d11b      	bne.n	800631e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062ee:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630a:	f043 0204 	orr.w	r2, r3, #4
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e000      	b.n	8006320 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006332:	2300      	movs	r3, #0
 8006334:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006336:	2300      	movs	r3, #0
 8006338:	603b      	str	r3, [r7, #0]
 800633a:	4b20      	ldr	r3, [pc, #128]	@ (80063bc <HAL_PWREx_EnableOverDrive+0x90>)
 800633c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800633e:	4a1f      	ldr	r2, [pc, #124]	@ (80063bc <HAL_PWREx_EnableOverDrive+0x90>)
 8006340:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006344:	6413      	str	r3, [r2, #64]	@ 0x40
 8006346:	4b1d      	ldr	r3, [pc, #116]	@ (80063bc <HAL_PWREx_EnableOverDrive+0x90>)
 8006348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800634a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800634e:	603b      	str	r3, [r7, #0]
 8006350:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006352:	4b1b      	ldr	r3, [pc, #108]	@ (80063c0 <HAL_PWREx_EnableOverDrive+0x94>)
 8006354:	2201      	movs	r2, #1
 8006356:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006358:	f7fb fde8 	bl	8001f2c <HAL_GetTick>
 800635c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800635e:	e009      	b.n	8006374 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006360:	f7fb fde4 	bl	8001f2c <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800636e:	d901      	bls.n	8006374 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e01f      	b.n	80063b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006374:	4b13      	ldr	r3, [pc, #76]	@ (80063c4 <HAL_PWREx_EnableOverDrive+0x98>)
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800637c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006380:	d1ee      	bne.n	8006360 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006382:	4b11      	ldr	r3, [pc, #68]	@ (80063c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006384:	2201      	movs	r2, #1
 8006386:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006388:	f7fb fdd0 	bl	8001f2c <HAL_GetTick>
 800638c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800638e:	e009      	b.n	80063a4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006390:	f7fb fdcc 	bl	8001f2c <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800639e:	d901      	bls.n	80063a4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	e007      	b.n	80063b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80063a4:	4b07      	ldr	r3, [pc, #28]	@ (80063c4 <HAL_PWREx_EnableOverDrive+0x98>)
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063b0:	d1ee      	bne.n	8006390 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80063b2:	2300      	movs	r3, #0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3708      	adds	r7, #8
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	40023800 	.word	0x40023800
 80063c0:	420e0040 	.word	0x420e0040
 80063c4:	40007000 	.word	0x40007000
 80063c8:	420e0044 	.word	0x420e0044

080063cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d101      	bne.n	80063e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e0cc      	b.n	800657a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80063e0:	4b68      	ldr	r3, [pc, #416]	@ (8006584 <HAL_RCC_ClockConfig+0x1b8>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 030f 	and.w	r3, r3, #15
 80063e8:	683a      	ldr	r2, [r7, #0]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d90c      	bls.n	8006408 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ee:	4b65      	ldr	r3, [pc, #404]	@ (8006584 <HAL_RCC_ClockConfig+0x1b8>)
 80063f0:	683a      	ldr	r2, [r7, #0]
 80063f2:	b2d2      	uxtb	r2, r2
 80063f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063f6:	4b63      	ldr	r3, [pc, #396]	@ (8006584 <HAL_RCC_ClockConfig+0x1b8>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 030f 	and.w	r3, r3, #15
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	429a      	cmp	r2, r3
 8006402:	d001      	beq.n	8006408 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e0b8      	b.n	800657a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0302 	and.w	r3, r3, #2
 8006410:	2b00      	cmp	r3, #0
 8006412:	d020      	beq.n	8006456 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b00      	cmp	r3, #0
 800641e:	d005      	beq.n	800642c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006420:	4b59      	ldr	r3, [pc, #356]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	4a58      	ldr	r2, [pc, #352]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 8006426:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800642a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 0308 	and.w	r3, r3, #8
 8006434:	2b00      	cmp	r3, #0
 8006436:	d005      	beq.n	8006444 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006438:	4b53      	ldr	r3, [pc, #332]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	4a52      	ldr	r2, [pc, #328]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 800643e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006442:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006444:	4b50      	ldr	r3, [pc, #320]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	494d      	ldr	r1, [pc, #308]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 8006452:	4313      	orrs	r3, r2
 8006454:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b00      	cmp	r3, #0
 8006460:	d044      	beq.n	80064ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	2b01      	cmp	r3, #1
 8006468:	d107      	bne.n	800647a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800646a:	4b47      	ldr	r3, [pc, #284]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d119      	bne.n	80064aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e07f      	b.n	800657a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	2b02      	cmp	r3, #2
 8006480:	d003      	beq.n	800648a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006486:	2b03      	cmp	r3, #3
 8006488:	d107      	bne.n	800649a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800648a:	4b3f      	ldr	r3, [pc, #252]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d109      	bne.n	80064aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e06f      	b.n	800657a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800649a:	4b3b      	ldr	r3, [pc, #236]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d101      	bne.n	80064aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e067      	b.n	800657a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064aa:	4b37      	ldr	r3, [pc, #220]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f023 0203 	bic.w	r2, r3, #3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	4934      	ldr	r1, [pc, #208]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 80064b8:	4313      	orrs	r3, r2
 80064ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80064bc:	f7fb fd36 	bl	8001f2c <HAL_GetTick>
 80064c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064c2:	e00a      	b.n	80064da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064c4:	f7fb fd32 	bl	8001f2c <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d901      	bls.n	80064da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e04f      	b.n	800657a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064da:	4b2b      	ldr	r3, [pc, #172]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f003 020c 	and.w	r2, r3, #12
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d1eb      	bne.n	80064c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80064ec:	4b25      	ldr	r3, [pc, #148]	@ (8006584 <HAL_RCC_ClockConfig+0x1b8>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 030f 	and.w	r3, r3, #15
 80064f4:	683a      	ldr	r2, [r7, #0]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d20c      	bcs.n	8006514 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064fa:	4b22      	ldr	r3, [pc, #136]	@ (8006584 <HAL_RCC_ClockConfig+0x1b8>)
 80064fc:	683a      	ldr	r2, [r7, #0]
 80064fe:	b2d2      	uxtb	r2, r2
 8006500:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006502:	4b20      	ldr	r3, [pc, #128]	@ (8006584 <HAL_RCC_ClockConfig+0x1b8>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 030f 	and.w	r3, r3, #15
 800650a:	683a      	ldr	r2, [r7, #0]
 800650c:	429a      	cmp	r2, r3
 800650e:	d001      	beq.n	8006514 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e032      	b.n	800657a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0304 	and.w	r3, r3, #4
 800651c:	2b00      	cmp	r3, #0
 800651e:	d008      	beq.n	8006532 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006520:	4b19      	ldr	r3, [pc, #100]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	4916      	ldr	r1, [pc, #88]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 800652e:	4313      	orrs	r3, r2
 8006530:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0308 	and.w	r3, r3, #8
 800653a:	2b00      	cmp	r3, #0
 800653c:	d009      	beq.n	8006552 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800653e:	4b12      	ldr	r3, [pc, #72]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	00db      	lsls	r3, r3, #3
 800654c:	490e      	ldr	r1, [pc, #56]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 800654e:	4313      	orrs	r3, r2
 8006550:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006552:	f000 fbb1 	bl	8006cb8 <HAL_RCC_GetSysClockFreq>
 8006556:	4602      	mov	r2, r0
 8006558:	4b0b      	ldr	r3, [pc, #44]	@ (8006588 <HAL_RCC_ClockConfig+0x1bc>)
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	091b      	lsrs	r3, r3, #4
 800655e:	f003 030f 	and.w	r3, r3, #15
 8006562:	490a      	ldr	r1, [pc, #40]	@ (800658c <HAL_RCC_ClockConfig+0x1c0>)
 8006564:	5ccb      	ldrb	r3, [r1, r3]
 8006566:	fa22 f303 	lsr.w	r3, r2, r3
 800656a:	4a09      	ldr	r2, [pc, #36]	@ (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 800656c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800656e:	4b09      	ldr	r3, [pc, #36]	@ (8006594 <HAL_RCC_ClockConfig+0x1c8>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4618      	mov	r0, r3
 8006574:	f7fb f8a8 	bl	80016c8 <HAL_InitTick>

  return HAL_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	40023c00 	.word	0x40023c00
 8006588:	40023800 	.word	0x40023800
 800658c:	08018fa4 	.word	0x08018fa4
 8006590:	20000000 	.word	0x20000000
 8006594:	20000004 	.word	0x20000004

08006598 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006598:	b480      	push	{r7}
 800659a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800659c:	4b03      	ldr	r3, [pc, #12]	@ (80065ac <HAL_RCC_GetHCLKFreq+0x14>)
 800659e:	681b      	ldr	r3, [r3, #0]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	20000000 	.word	0x20000000

080065b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80065b4:	f7ff fff0 	bl	8006598 <HAL_RCC_GetHCLKFreq>
 80065b8:	4602      	mov	r2, r0
 80065ba:	4b05      	ldr	r3, [pc, #20]	@ (80065d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	0a9b      	lsrs	r3, r3, #10
 80065c0:	f003 0307 	and.w	r3, r3, #7
 80065c4:	4903      	ldr	r1, [pc, #12]	@ (80065d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065c6:	5ccb      	ldrb	r3, [r1, r3]
 80065c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	40023800 	.word	0x40023800
 80065d4:	08018fb4 	.word	0x08018fb4

080065d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80065dc:	f7ff ffdc 	bl	8006598 <HAL_RCC_GetHCLKFreq>
 80065e0:	4602      	mov	r2, r0
 80065e2:	4b05      	ldr	r3, [pc, #20]	@ (80065f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	0b5b      	lsrs	r3, r3, #13
 80065e8:	f003 0307 	and.w	r3, r3, #7
 80065ec:	4903      	ldr	r1, [pc, #12]	@ (80065fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80065ee:	5ccb      	ldrb	r3, [r1, r3]
 80065f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	bd80      	pop	{r7, pc}
 80065f8:	40023800 	.word	0x40023800
 80065fc:	08018fb4 	.word	0x08018fb4

08006600 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	220f      	movs	r2, #15
 800660e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006610:	4b12      	ldr	r3, [pc, #72]	@ (800665c <HAL_RCC_GetClockConfig+0x5c>)
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f003 0203 	and.w	r2, r3, #3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800661c:	4b0f      	ldr	r3, [pc, #60]	@ (800665c <HAL_RCC_GetClockConfig+0x5c>)
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006628:	4b0c      	ldr	r3, [pc, #48]	@ (800665c <HAL_RCC_GetClockConfig+0x5c>)
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006634:	4b09      	ldr	r3, [pc, #36]	@ (800665c <HAL_RCC_GetClockConfig+0x5c>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	08db      	lsrs	r3, r3, #3
 800663a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006642:	4b07      	ldr	r3, [pc, #28]	@ (8006660 <HAL_RCC_GetClockConfig+0x60>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 020f 	and.w	r2, r3, #15
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	601a      	str	r2, [r3, #0]
}
 800664e:	bf00      	nop
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	40023800 	.word	0x40023800
 8006660:	40023c00 	.word	0x40023c00

08006664 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b08c      	sub	sp, #48	@ 0x30
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800666c:	2300      	movs	r3, #0
 800666e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8006670:	2300      	movs	r3, #0
 8006672:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8006674:	2300      	movs	r3, #0
 8006676:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8006678:	2300      	movs	r3, #0
 800667a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8006680:	2300      	movs	r3, #0
 8006682:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8006684:	2300      	movs	r3, #0
 8006686:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8006688:	2300      	movs	r3, #0
 800668a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 800668c:	2300      	movs	r3, #0
 800668e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	2b00      	cmp	r3, #0
 800669a:	d010      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800669c:	4b6f      	ldr	r3, [pc, #444]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800669e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066a2:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066aa:	496c      	ldr	r1, [pc, #432]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80066ac:	4313      	orrs	r3, r2
 80066ae:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d101      	bne.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80066ba:	2301      	movs	r3, #1
 80066bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 0302 	and.w	r3, r3, #2
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d010      	beq.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80066ca:	4b64      	ldr	r3, [pc, #400]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80066cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066d0:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d8:	4960      	ldr	r1, [pc, #384]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80066da:	4313      	orrs	r3, r2
 80066dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d101      	bne.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80066e8:	2301      	movs	r3, #1
 80066ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 0304 	and.w	r3, r3, #4
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d017      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80066f8:	4b58      	ldr	r3, [pc, #352]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80066fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006706:	4955      	ldr	r1, [pc, #340]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006708:	4313      	orrs	r3, r2
 800670a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006712:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006716:	d101      	bne.n	800671c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8006718:	2301      	movs	r3, #1
 800671a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006720:	2b00      	cmp	r3, #0
 8006722:	d101      	bne.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8006724:	2301      	movs	r3, #1
 8006726:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0308 	and.w	r3, r3, #8
 8006730:	2b00      	cmp	r3, #0
 8006732:	d017      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006734:	4b49      	ldr	r3, [pc, #292]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006736:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800673a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006742:	4946      	ldr	r1, [pc, #280]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006744:	4313      	orrs	r3, r2
 8006746:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800674e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006752:	d101      	bne.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8006754:	2301      	movs	r3, #1
 8006756:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800675c:	2b00      	cmp	r3, #0
 800675e:	d101      	bne.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8006760:	2301      	movs	r3, #1
 8006762:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 0320 	and.w	r3, r3, #32
 800676c:	2b00      	cmp	r3, #0
 800676e:	f000 808a 	beq.w	8006886 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006772:	2300      	movs	r3, #0
 8006774:	60bb      	str	r3, [r7, #8]
 8006776:	4b39      	ldr	r3, [pc, #228]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800677a:	4a38      	ldr	r2, [pc, #224]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800677c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006780:	6413      	str	r3, [r2, #64]	@ 0x40
 8006782:	4b36      	ldr	r3, [pc, #216]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006786:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800678a:	60bb      	str	r3, [r7, #8]
 800678c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800678e:	4b34      	ldr	r3, [pc, #208]	@ (8006860 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a33      	ldr	r2, [pc, #204]	@ (8006860 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006798:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800679a:	f7fb fbc7 	bl	8001f2c <HAL_GetTick>
 800679e:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80067a0:	e008      	b.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067a2:	f7fb fbc3 	bl	8001f2c <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d901      	bls.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e278      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80067b4:	4b2a      	ldr	r3, [pc, #168]	@ (8006860 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d0f0      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80067c0:	4b26      	ldr	r3, [pc, #152]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067c8:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80067ca:	6a3b      	ldr	r3, [r7, #32]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d02f      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067d8:	6a3a      	ldr	r2, [r7, #32]
 80067da:	429a      	cmp	r2, r3
 80067dc:	d028      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80067de:	4b1f      	ldr	r3, [pc, #124]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067e6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80067e8:	4b1e      	ldr	r3, [pc, #120]	@ (8006864 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80067ea:	2201      	movs	r2, #1
 80067ec:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80067ee:	4b1d      	ldr	r3, [pc, #116]	@ (8006864 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80067f0:	2200      	movs	r2, #0
 80067f2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80067f4:	4a19      	ldr	r2, [pc, #100]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067f6:	6a3b      	ldr	r3, [r7, #32]
 80067f8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80067fa:	4b18      	ldr	r3, [pc, #96]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b01      	cmp	r3, #1
 8006804:	d114      	bne.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006806:	f7fb fb91 	bl	8001f2c <HAL_GetTick>
 800680a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800680c:	e00a      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800680e:	f7fb fb8d 	bl	8001f2c <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800681c:	4293      	cmp	r3, r2
 800681e:	d901      	bls.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e240      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006824:	4b0d      	ldr	r3, [pc, #52]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d0ee      	beq.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006834:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006838:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800683c:	d114      	bne.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800683e:	4b07      	ldr	r3, [pc, #28]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800684e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006852:	4902      	ldr	r1, [pc, #8]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006854:	4313      	orrs	r3, r2
 8006856:	608b      	str	r3, [r1, #8]
 8006858:	e00c      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800685a:	bf00      	nop
 800685c:	40023800 	.word	0x40023800
 8006860:	40007000 	.word	0x40007000
 8006864:	42470e40 	.word	0x42470e40
 8006868:	4b4a      	ldr	r3, [pc, #296]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	4a49      	ldr	r2, [pc, #292]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800686e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006872:	6093      	str	r3, [r2, #8]
 8006874:	4b47      	ldr	r3, [pc, #284]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006876:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800687c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006880:	4944      	ldr	r1, [pc, #272]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006882:	4313      	orrs	r3, r2
 8006884:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0310 	and.w	r3, r3, #16
 800688e:	2b00      	cmp	r3, #0
 8006890:	d004      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8006898:	4b3f      	ldr	r3, [pc, #252]	@ (8006998 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800689a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d00a      	beq.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80068a8:	4b3a      	ldr	r3, [pc, #232]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068b6:	4937      	ldr	r1, [pc, #220]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068b8:	4313      	orrs	r3, r2
 80068ba:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00a      	beq.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80068ca:	4b32      	ldr	r3, [pc, #200]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068d0:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068d8:	492e      	ldr	r1, [pc, #184]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068da:	4313      	orrs	r3, r2
 80068dc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d011      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80068ec:	4b29      	ldr	r3, [pc, #164]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068f2:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068fa:	4926      	ldr	r1, [pc, #152]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80068fc:	4313      	orrs	r3, r2
 80068fe:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006906:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800690a:	d101      	bne.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 800690c:	2301      	movs	r3, #1
 800690e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006918:	2b00      	cmp	r3, #0
 800691a:	d00a      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800691c:	4b1d      	ldr	r3, [pc, #116]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800691e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006922:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800692a:	491a      	ldr	r1, [pc, #104]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800692c:	4313      	orrs	r3, r2
 800692e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800693a:	2b00      	cmp	r3, #0
 800693c:	d011      	beq.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800693e:	4b15      	ldr	r3, [pc, #84]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006940:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006944:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800694c:	4911      	ldr	r1, [pc, #68]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800694e:	4313      	orrs	r3, r2
 8006950:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006958:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800695c:	d101      	bne.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800695e:	2301      	movs	r3, #1
 8006960:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006964:	2b01      	cmp	r3, #1
 8006966:	d005      	beq.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006970:	f040 80ff 	bne.w	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006974:	4b09      	ldr	r3, [pc, #36]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006976:	2200      	movs	r2, #0
 8006978:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800697a:	f7fb fad7 	bl	8001f2c <HAL_GetTick>
 800697e:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006980:	e00e      	b.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006982:	f7fb fad3 	bl	8001f2c <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b02      	cmp	r3, #2
 800698e:	d907      	bls.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e188      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006994:	40023800 	.word	0x40023800
 8006998:	424711e0 	.word	0x424711e0
 800699c:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80069a0:	4b7e      	ldr	r3, [pc, #504]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1ea      	bne.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 0301 	and.w	r3, r3, #1
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d003      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d009      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d028      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d124      	bne.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80069d4:	4b71      	ldr	r3, [pc, #452]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80069d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069da:	0c1b      	lsrs	r3, r3, #16
 80069dc:	f003 0303 	and.w	r3, r3, #3
 80069e0:	3301      	adds	r3, #1
 80069e2:	005b      	lsls	r3, r3, #1
 80069e4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80069e6:	4b6d      	ldr	r3, [pc, #436]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80069e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069ec:	0e1b      	lsrs	r3, r3, #24
 80069ee:	f003 030f 	and.w	r3, r3, #15
 80069f2:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	019b      	lsls	r3, r3, #6
 80069fe:	431a      	orrs	r2, r3
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	085b      	lsrs	r3, r3, #1
 8006a04:	3b01      	subs	r3, #1
 8006a06:	041b      	lsls	r3, r3, #16
 8006a08:	431a      	orrs	r2, r3
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	061b      	lsls	r3, r3, #24
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	695b      	ldr	r3, [r3, #20]
 8006a14:	071b      	lsls	r3, r3, #28
 8006a16:	4961      	ldr	r1, [pc, #388]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0304 	and.w	r3, r3, #4
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d004      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a32:	d00a      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d035      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a48:	d130      	bne.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006a4a:	4b54      	ldr	r3, [pc, #336]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a50:	0c1b      	lsrs	r3, r3, #16
 8006a52:	f003 0303 	and.w	r3, r3, #3
 8006a56:	3301      	adds	r3, #1
 8006a58:	005b      	lsls	r3, r3, #1
 8006a5a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006a5c:	4b4f      	ldr	r3, [pc, #316]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a62:	0f1b      	lsrs	r3, r3, #28
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	019b      	lsls	r3, r3, #6
 8006a74:	431a      	orrs	r2, r3
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	085b      	lsrs	r3, r3, #1
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	041b      	lsls	r3, r3, #16
 8006a7e:	431a      	orrs	r2, r3
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	061b      	lsls	r3, r3, #24
 8006a86:	431a      	orrs	r2, r3
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	071b      	lsls	r3, r3, #28
 8006a8c:	4943      	ldr	r1, [pc, #268]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006a94:	4b41      	ldr	r3, [pc, #260]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006a96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a9a:	f023 021f 	bic.w	r2, r3, #31
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	493d      	ldr	r1, [pc, #244]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d029      	beq.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006abc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ac0:	d124      	bne.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006ac2:	4b36      	ldr	r3, [pc, #216]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006ac4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ac8:	0c1b      	lsrs	r3, r3, #16
 8006aca:	f003 0303 	and.w	r3, r3, #3
 8006ace:	3301      	adds	r3, #1
 8006ad0:	005b      	lsls	r3, r3, #1
 8006ad2:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006ad4:	4b31      	ldr	r3, [pc, #196]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ada:	0f1b      	lsrs	r3, r3, #28
 8006adc:	f003 0307 	and.w	r3, r3, #7
 8006ae0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	019b      	lsls	r3, r3, #6
 8006aec:	431a      	orrs	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	085b      	lsrs	r3, r3, #1
 8006af4:	3b01      	subs	r3, #1
 8006af6:	041b      	lsls	r3, r3, #16
 8006af8:	431a      	orrs	r2, r3
 8006afa:	69bb      	ldr	r3, [r7, #24]
 8006afc:	061b      	lsls	r3, r3, #24
 8006afe:	431a      	orrs	r2, r3
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	071b      	lsls	r3, r3, #28
 8006b04:	4925      	ldr	r1, [pc, #148]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b06:	4313      	orrs	r3, r2
 8006b08:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d016      	beq.n	8006b46 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	019b      	lsls	r3, r3, #6
 8006b22:	431a      	orrs	r2, r3
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	085b      	lsrs	r3, r3, #1
 8006b2a:	3b01      	subs	r3, #1
 8006b2c:	041b      	lsls	r3, r3, #16
 8006b2e:	431a      	orrs	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	691b      	ldr	r3, [r3, #16]
 8006b34:	061b      	lsls	r3, r3, #24
 8006b36:	431a      	orrs	r2, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	695b      	ldr	r3, [r3, #20]
 8006b3c:	071b      	lsls	r3, r3, #28
 8006b3e:	4917      	ldr	r1, [pc, #92]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b40:	4313      	orrs	r3, r2
 8006b42:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006b46:	4b16      	ldr	r3, [pc, #88]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8006b48:	2201      	movs	r2, #1
 8006b4a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b4c:	f7fb f9ee 	bl	8001f2c <HAL_GetTick>
 8006b50:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b52:	e008      	b.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006b54:	f7fb f9ea 	bl	8001f2c <HAL_GetTick>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	d901      	bls.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	e09f      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b66:	4b0d      	ldr	r3, [pc, #52]	@ (8006b9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d0f0      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8006b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	f040 8095 	bne.w	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b80:	f7fb f9d4 	bl	8001f2c <HAL_GetTick>
 8006b84:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006b86:	e00f      	b.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006b88:	f7fb f9d0 	bl	8001f2c <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d908      	bls.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	e085      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006b9a:	bf00      	nop
 8006b9c:	40023800 	.word	0x40023800
 8006ba0:	42470068 	.word	0x42470068
 8006ba4:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006ba8:	4b41      	ldr	r3, [pc, #260]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006bb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bb4:	d0e8      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f003 0304 	and.w	r3, r3, #4
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d003      	beq.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d009      	beq.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d02b      	beq.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d127      	bne.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006bde:	4b34      	ldr	r3, [pc, #208]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006be4:	0c1b      	lsrs	r3, r3, #16
 8006be6:	f003 0303 	and.w	r3, r3, #3
 8006bea:	3301      	adds	r3, #1
 8006bec:	005b      	lsls	r3, r3, #1
 8006bee:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	699a      	ldr	r2, [r3, #24]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	69db      	ldr	r3, [r3, #28]
 8006bf8:	019b      	lsls	r3, r3, #6
 8006bfa:	431a      	orrs	r2, r3
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	085b      	lsrs	r3, r3, #1
 8006c00:	3b01      	subs	r3, #1
 8006c02:	041b      	lsls	r3, r3, #16
 8006c04:	431a      	orrs	r2, r3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c0a:	061b      	lsls	r3, r3, #24
 8006c0c:	4928      	ldr	r1, [pc, #160]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006c14:	4b26      	ldr	r3, [pc, #152]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006c16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c1a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c22:	3b01      	subs	r3, #1
 8006c24:	021b      	lsls	r3, r3, #8
 8006c26:	4922      	ldr	r1, [pc, #136]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d01d      	beq.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c42:	d118      	bne.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006c44:	4b1a      	ldr	r3, [pc, #104]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c4a:	0e1b      	lsrs	r3, r3, #24
 8006c4c:	f003 030f 	and.w	r3, r3, #15
 8006c50:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	699a      	ldr	r2, [r3, #24]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	019b      	lsls	r3, r3, #6
 8006c5c:	431a      	orrs	r2, r3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6a1b      	ldr	r3, [r3, #32]
 8006c62:	085b      	lsrs	r3, r3, #1
 8006c64:	3b01      	subs	r3, #1
 8006c66:	041b      	lsls	r3, r3, #16
 8006c68:	431a      	orrs	r2, r3
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	061b      	lsls	r3, r3, #24
 8006c6e:	4910      	ldr	r1, [pc, #64]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006c70:	4313      	orrs	r3, r2
 8006c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006c76:	4b0f      	ldr	r3, [pc, #60]	@ (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8006c78:	2201      	movs	r2, #1
 8006c7a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c7c:	f7fb f956 	bl	8001f2c <HAL_GetTick>
 8006c80:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c82:	e008      	b.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006c84:	f7fb f952 	bl	8001f2c <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d901      	bls.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e007      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c96:	4b06      	ldr	r3, [pc, #24]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ca2:	d1ef      	bne.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3730      	adds	r7, #48	@ 0x30
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	40023800 	.word	0x40023800
 8006cb4:	42470070 	.word	0x42470070

08006cb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006cb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cbc:	b0ae      	sub	sp, #184	@ 0xb8
 8006cbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006cde:	4bcb      	ldr	r3, [pc, #812]	@ (800700c <HAL_RCC_GetSysClockFreq+0x354>)
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	f003 030c 	and.w	r3, r3, #12
 8006ce6:	2b0c      	cmp	r3, #12
 8006ce8:	f200 8206 	bhi.w	80070f8 <HAL_RCC_GetSysClockFreq+0x440>
 8006cec:	a201      	add	r2, pc, #4	@ (adr r2, 8006cf4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf2:	bf00      	nop
 8006cf4:	08006d29 	.word	0x08006d29
 8006cf8:	080070f9 	.word	0x080070f9
 8006cfc:	080070f9 	.word	0x080070f9
 8006d00:	080070f9 	.word	0x080070f9
 8006d04:	08006d31 	.word	0x08006d31
 8006d08:	080070f9 	.word	0x080070f9
 8006d0c:	080070f9 	.word	0x080070f9
 8006d10:	080070f9 	.word	0x080070f9
 8006d14:	08006d39 	.word	0x08006d39
 8006d18:	080070f9 	.word	0x080070f9
 8006d1c:	080070f9 	.word	0x080070f9
 8006d20:	080070f9 	.word	0x080070f9
 8006d24:	08006f29 	.word	0x08006f29
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d28:	4bb9      	ldr	r3, [pc, #740]	@ (8007010 <HAL_RCC_GetSysClockFreq+0x358>)
 8006d2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006d2e:	e1e7      	b.n	8007100 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d30:	4bb8      	ldr	r3, [pc, #736]	@ (8007014 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006d32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006d36:	e1e3      	b.n	8007100 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d38:	4bb4      	ldr	r3, [pc, #720]	@ (800700c <HAL_RCC_GetSysClockFreq+0x354>)
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d44:	4bb1      	ldr	r3, [pc, #708]	@ (800700c <HAL_RCC_GetSysClockFreq+0x354>)
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d071      	beq.n	8006e34 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d50:	4bae      	ldr	r3, [pc, #696]	@ (800700c <HAL_RCC_GetSysClockFreq+0x354>)
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	099b      	lsrs	r3, r3, #6
 8006d56:	2200      	movs	r2, #0
 8006d58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d5c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006d60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006d64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006d76:	4622      	mov	r2, r4
 8006d78:	462b      	mov	r3, r5
 8006d7a:	f04f 0000 	mov.w	r0, #0
 8006d7e:	f04f 0100 	mov.w	r1, #0
 8006d82:	0159      	lsls	r1, r3, #5
 8006d84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d88:	0150      	lsls	r0, r2, #5
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	4621      	mov	r1, r4
 8006d90:	1a51      	subs	r1, r2, r1
 8006d92:	6439      	str	r1, [r7, #64]	@ 0x40
 8006d94:	4629      	mov	r1, r5
 8006d96:	eb63 0301 	sbc.w	r3, r3, r1
 8006d9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d9c:	f04f 0200 	mov.w	r2, #0
 8006da0:	f04f 0300 	mov.w	r3, #0
 8006da4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8006da8:	4649      	mov	r1, r9
 8006daa:	018b      	lsls	r3, r1, #6
 8006dac:	4641      	mov	r1, r8
 8006dae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006db2:	4641      	mov	r1, r8
 8006db4:	018a      	lsls	r2, r1, #6
 8006db6:	4641      	mov	r1, r8
 8006db8:	1a51      	subs	r1, r2, r1
 8006dba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006dbc:	4649      	mov	r1, r9
 8006dbe:	eb63 0301 	sbc.w	r3, r3, r1
 8006dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006dc4:	f04f 0200 	mov.w	r2, #0
 8006dc8:	f04f 0300 	mov.w	r3, #0
 8006dcc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8006dd0:	4649      	mov	r1, r9
 8006dd2:	00cb      	lsls	r3, r1, #3
 8006dd4:	4641      	mov	r1, r8
 8006dd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dda:	4641      	mov	r1, r8
 8006ddc:	00ca      	lsls	r2, r1, #3
 8006dde:	4610      	mov	r0, r2
 8006de0:	4619      	mov	r1, r3
 8006de2:	4603      	mov	r3, r0
 8006de4:	4622      	mov	r2, r4
 8006de6:	189b      	adds	r3, r3, r2
 8006de8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dea:	462b      	mov	r3, r5
 8006dec:	460a      	mov	r2, r1
 8006dee:	eb42 0303 	adc.w	r3, r2, r3
 8006df2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006df4:	f04f 0200 	mov.w	r2, #0
 8006df8:	f04f 0300 	mov.w	r3, #0
 8006dfc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006e00:	4629      	mov	r1, r5
 8006e02:	024b      	lsls	r3, r1, #9
 8006e04:	4621      	mov	r1, r4
 8006e06:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	024a      	lsls	r2, r1, #9
 8006e0e:	4610      	mov	r0, r2
 8006e10:	4619      	mov	r1, r3
 8006e12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e16:	2200      	movs	r2, #0
 8006e18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006e20:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8006e24:	f7f9 ffc6 	bl	8000db4 <__aeabi_uldivmod>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e32:	e067      	b.n	8006f04 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e34:	4b75      	ldr	r3, [pc, #468]	@ (800700c <HAL_RCC_GetSysClockFreq+0x354>)
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	099b      	lsrs	r3, r3, #6
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e40:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8006e44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006e48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e4c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e4e:	2300      	movs	r3, #0
 8006e50:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006e52:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8006e56:	4622      	mov	r2, r4
 8006e58:	462b      	mov	r3, r5
 8006e5a:	f04f 0000 	mov.w	r0, #0
 8006e5e:	f04f 0100 	mov.w	r1, #0
 8006e62:	0159      	lsls	r1, r3, #5
 8006e64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e68:	0150      	lsls	r0, r2, #5
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	4621      	mov	r1, r4
 8006e70:	1a51      	subs	r1, r2, r1
 8006e72:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006e74:	4629      	mov	r1, r5
 8006e76:	eb63 0301 	sbc.w	r3, r3, r1
 8006e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e7c:	f04f 0200 	mov.w	r2, #0
 8006e80:	f04f 0300 	mov.w	r3, #0
 8006e84:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8006e88:	4649      	mov	r1, r9
 8006e8a:	018b      	lsls	r3, r1, #6
 8006e8c:	4641      	mov	r1, r8
 8006e8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e92:	4641      	mov	r1, r8
 8006e94:	018a      	lsls	r2, r1, #6
 8006e96:	4641      	mov	r1, r8
 8006e98:	ebb2 0a01 	subs.w	sl, r2, r1
 8006e9c:	4649      	mov	r1, r9
 8006e9e:	eb63 0b01 	sbc.w	fp, r3, r1
 8006ea2:	f04f 0200 	mov.w	r2, #0
 8006ea6:	f04f 0300 	mov.w	r3, #0
 8006eaa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006eae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006eb2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006eb6:	4692      	mov	sl, r2
 8006eb8:	469b      	mov	fp, r3
 8006eba:	4623      	mov	r3, r4
 8006ebc:	eb1a 0303 	adds.w	r3, sl, r3
 8006ec0:	623b      	str	r3, [r7, #32]
 8006ec2:	462b      	mov	r3, r5
 8006ec4:	eb4b 0303 	adc.w	r3, fp, r3
 8006ec8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006eca:	f04f 0200 	mov.w	r2, #0
 8006ece:	f04f 0300 	mov.w	r3, #0
 8006ed2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006ed6:	4629      	mov	r1, r5
 8006ed8:	028b      	lsls	r3, r1, #10
 8006eda:	4621      	mov	r1, r4
 8006edc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ee0:	4621      	mov	r1, r4
 8006ee2:	028a      	lsls	r2, r1, #10
 8006ee4:	4610      	mov	r0, r2
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006eec:	2200      	movs	r2, #0
 8006eee:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ef0:	677a      	str	r2, [r7, #116]	@ 0x74
 8006ef2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8006ef6:	f7f9 ff5d 	bl	8000db4 <__aeabi_uldivmod>
 8006efa:	4602      	mov	r2, r0
 8006efc:	460b      	mov	r3, r1
 8006efe:	4613      	mov	r3, r2
 8006f00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006f04:	4b41      	ldr	r3, [pc, #260]	@ (800700c <HAL_RCC_GetSysClockFreq+0x354>)
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	0c1b      	lsrs	r3, r3, #16
 8006f0a:	f003 0303 	and.w	r3, r3, #3
 8006f0e:	3301      	adds	r3, #1
 8006f10:	005b      	lsls	r3, r3, #1
 8006f12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8006f16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006f1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006f26:	e0eb      	b.n	8007100 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f28:	4b38      	ldr	r3, [pc, #224]	@ (800700c <HAL_RCC_GetSysClockFreq+0x354>)
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f34:	4b35      	ldr	r3, [pc, #212]	@ (800700c <HAL_RCC_GetSysClockFreq+0x354>)
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d06b      	beq.n	8007018 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f40:	4b32      	ldr	r3, [pc, #200]	@ (800700c <HAL_RCC_GetSysClockFreq+0x354>)
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	099b      	lsrs	r3, r3, #6
 8006f46:	2200      	movs	r2, #0
 8006f48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006f4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f52:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f54:	2300      	movs	r3, #0
 8006f56:	667b      	str	r3, [r7, #100]	@ 0x64
 8006f58:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8006f5c:	4622      	mov	r2, r4
 8006f5e:	462b      	mov	r3, r5
 8006f60:	f04f 0000 	mov.w	r0, #0
 8006f64:	f04f 0100 	mov.w	r1, #0
 8006f68:	0159      	lsls	r1, r3, #5
 8006f6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f6e:	0150      	lsls	r0, r2, #5
 8006f70:	4602      	mov	r2, r0
 8006f72:	460b      	mov	r3, r1
 8006f74:	4621      	mov	r1, r4
 8006f76:	1a51      	subs	r1, r2, r1
 8006f78:	61b9      	str	r1, [r7, #24]
 8006f7a:	4629      	mov	r1, r5
 8006f7c:	eb63 0301 	sbc.w	r3, r3, r1
 8006f80:	61fb      	str	r3, [r7, #28]
 8006f82:	f04f 0200 	mov.w	r2, #0
 8006f86:	f04f 0300 	mov.w	r3, #0
 8006f8a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006f8e:	4659      	mov	r1, fp
 8006f90:	018b      	lsls	r3, r1, #6
 8006f92:	4651      	mov	r1, sl
 8006f94:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f98:	4651      	mov	r1, sl
 8006f9a:	018a      	lsls	r2, r1, #6
 8006f9c:	4651      	mov	r1, sl
 8006f9e:	ebb2 0801 	subs.w	r8, r2, r1
 8006fa2:	4659      	mov	r1, fp
 8006fa4:	eb63 0901 	sbc.w	r9, r3, r1
 8006fa8:	f04f 0200 	mov.w	r2, #0
 8006fac:	f04f 0300 	mov.w	r3, #0
 8006fb0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006fb4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006fb8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006fbc:	4690      	mov	r8, r2
 8006fbe:	4699      	mov	r9, r3
 8006fc0:	4623      	mov	r3, r4
 8006fc2:	eb18 0303 	adds.w	r3, r8, r3
 8006fc6:	613b      	str	r3, [r7, #16]
 8006fc8:	462b      	mov	r3, r5
 8006fca:	eb49 0303 	adc.w	r3, r9, r3
 8006fce:	617b      	str	r3, [r7, #20]
 8006fd0:	f04f 0200 	mov.w	r2, #0
 8006fd4:	f04f 0300 	mov.w	r3, #0
 8006fd8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006fdc:	4629      	mov	r1, r5
 8006fde:	024b      	lsls	r3, r1, #9
 8006fe0:	4621      	mov	r1, r4
 8006fe2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006fe6:	4621      	mov	r1, r4
 8006fe8:	024a      	lsls	r2, r1, #9
 8006fea:	4610      	mov	r0, r2
 8006fec:	4619      	mov	r1, r3
 8006fee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ff6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8006ff8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006ffc:	f7f9 feda 	bl	8000db4 <__aeabi_uldivmod>
 8007000:	4602      	mov	r2, r0
 8007002:	460b      	mov	r3, r1
 8007004:	4613      	mov	r3, r2
 8007006:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800700a:	e065      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x420>
 800700c:	40023800 	.word	0x40023800
 8007010:	00f42400 	.word	0x00f42400
 8007014:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007018:	4b3d      	ldr	r3, [pc, #244]	@ (8007110 <HAL_RCC_GetSysClockFreq+0x458>)
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	099b      	lsrs	r3, r3, #6
 800701e:	2200      	movs	r2, #0
 8007020:	4618      	mov	r0, r3
 8007022:	4611      	mov	r1, r2
 8007024:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007028:	653b      	str	r3, [r7, #80]	@ 0x50
 800702a:	2300      	movs	r3, #0
 800702c:	657b      	str	r3, [r7, #84]	@ 0x54
 800702e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8007032:	4642      	mov	r2, r8
 8007034:	464b      	mov	r3, r9
 8007036:	f04f 0000 	mov.w	r0, #0
 800703a:	f04f 0100 	mov.w	r1, #0
 800703e:	0159      	lsls	r1, r3, #5
 8007040:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007044:	0150      	lsls	r0, r2, #5
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	4641      	mov	r1, r8
 800704c:	1a51      	subs	r1, r2, r1
 800704e:	60b9      	str	r1, [r7, #8]
 8007050:	4649      	mov	r1, r9
 8007052:	eb63 0301 	sbc.w	r3, r3, r1
 8007056:	60fb      	str	r3, [r7, #12]
 8007058:	f04f 0200 	mov.w	r2, #0
 800705c:	f04f 0300 	mov.w	r3, #0
 8007060:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007064:	4659      	mov	r1, fp
 8007066:	018b      	lsls	r3, r1, #6
 8007068:	4651      	mov	r1, sl
 800706a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800706e:	4651      	mov	r1, sl
 8007070:	018a      	lsls	r2, r1, #6
 8007072:	4651      	mov	r1, sl
 8007074:	1a54      	subs	r4, r2, r1
 8007076:	4659      	mov	r1, fp
 8007078:	eb63 0501 	sbc.w	r5, r3, r1
 800707c:	f04f 0200 	mov.w	r2, #0
 8007080:	f04f 0300 	mov.w	r3, #0
 8007084:	00eb      	lsls	r3, r5, #3
 8007086:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800708a:	00e2      	lsls	r2, r4, #3
 800708c:	4614      	mov	r4, r2
 800708e:	461d      	mov	r5, r3
 8007090:	4643      	mov	r3, r8
 8007092:	18e3      	adds	r3, r4, r3
 8007094:	603b      	str	r3, [r7, #0]
 8007096:	464b      	mov	r3, r9
 8007098:	eb45 0303 	adc.w	r3, r5, r3
 800709c:	607b      	str	r3, [r7, #4]
 800709e:	f04f 0200 	mov.w	r2, #0
 80070a2:	f04f 0300 	mov.w	r3, #0
 80070a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80070aa:	4629      	mov	r1, r5
 80070ac:	028b      	lsls	r3, r1, #10
 80070ae:	4621      	mov	r1, r4
 80070b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80070b4:	4621      	mov	r1, r4
 80070b6:	028a      	lsls	r2, r1, #10
 80070b8:	4610      	mov	r0, r2
 80070ba:	4619      	mov	r1, r3
 80070bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070c0:	2200      	movs	r2, #0
 80070c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070c4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80070c6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80070ca:	f7f9 fe73 	bl	8000db4 <__aeabi_uldivmod>
 80070ce:	4602      	mov	r2, r0
 80070d0:	460b      	mov	r3, r1
 80070d2:	4613      	mov	r3, r2
 80070d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80070d8:	4b0d      	ldr	r3, [pc, #52]	@ (8007110 <HAL_RCC_GetSysClockFreq+0x458>)
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	0f1b      	lsrs	r3, r3, #28
 80070de:	f003 0307 	and.w	r3, r3, #7
 80070e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80070e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80070ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80070ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80070f6:	e003      	b.n	8007100 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070f8:	4b06      	ldr	r3, [pc, #24]	@ (8007114 <HAL_RCC_GetSysClockFreq+0x45c>)
 80070fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80070fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007100:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007104:	4618      	mov	r0, r3
 8007106:	37b8      	adds	r7, #184	@ 0xb8
 8007108:	46bd      	mov	sp, r7
 800710a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800710e:	bf00      	nop
 8007110:	40023800 	.word	0x40023800
 8007114:	00f42400 	.word	0x00f42400

08007118 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d101      	bne.n	800712a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e28d      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	2b00      	cmp	r3, #0
 8007134:	f000 8083 	beq.w	800723e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007138:	4b94      	ldr	r3, [pc, #592]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f003 030c 	and.w	r3, r3, #12
 8007140:	2b04      	cmp	r3, #4
 8007142:	d019      	beq.n	8007178 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007144:	4b91      	ldr	r3, [pc, #580]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	f003 030c 	and.w	r3, r3, #12
        || \
 800714c:	2b08      	cmp	r3, #8
 800714e:	d106      	bne.n	800715e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007150:	4b8e      	ldr	r3, [pc, #568]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007158:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800715c:	d00c      	beq.n	8007178 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800715e:	4b8b      	ldr	r3, [pc, #556]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007166:	2b0c      	cmp	r3, #12
 8007168:	d112      	bne.n	8007190 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800716a:	4b88      	ldr	r3, [pc, #544]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007172:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007176:	d10b      	bne.n	8007190 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007178:	4b84      	ldr	r3, [pc, #528]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007180:	2b00      	cmp	r3, #0
 8007182:	d05b      	beq.n	800723c <HAL_RCC_OscConfig+0x124>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d157      	bne.n	800723c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e25a      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007198:	d106      	bne.n	80071a8 <HAL_RCC_OscConfig+0x90>
 800719a:	4b7c      	ldr	r3, [pc, #496]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a7b      	ldr	r2, [pc, #492]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80071a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071a4:	6013      	str	r3, [r2, #0]
 80071a6:	e01d      	b.n	80071e4 <HAL_RCC_OscConfig+0xcc>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80071b0:	d10c      	bne.n	80071cc <HAL_RCC_OscConfig+0xb4>
 80071b2:	4b76      	ldr	r3, [pc, #472]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a75      	ldr	r2, [pc, #468]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80071b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80071bc:	6013      	str	r3, [r2, #0]
 80071be:	4b73      	ldr	r3, [pc, #460]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a72      	ldr	r2, [pc, #456]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80071c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071c8:	6013      	str	r3, [r2, #0]
 80071ca:	e00b      	b.n	80071e4 <HAL_RCC_OscConfig+0xcc>
 80071cc:	4b6f      	ldr	r3, [pc, #444]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a6e      	ldr	r2, [pc, #440]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80071d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071d6:	6013      	str	r3, [r2, #0]
 80071d8:	4b6c      	ldr	r3, [pc, #432]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a6b      	ldr	r2, [pc, #428]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80071de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80071e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d013      	beq.n	8007214 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ec:	f7fa fe9e 	bl	8001f2c <HAL_GetTick>
 80071f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071f2:	e008      	b.n	8007206 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80071f4:	f7fa fe9a 	bl	8001f2c <HAL_GetTick>
 80071f8:	4602      	mov	r2, r0
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	2b64      	cmp	r3, #100	@ 0x64
 8007200:	d901      	bls.n	8007206 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e21f      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007206:	4b61      	ldr	r3, [pc, #388]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800720e:	2b00      	cmp	r3, #0
 8007210:	d0f0      	beq.n	80071f4 <HAL_RCC_OscConfig+0xdc>
 8007212:	e014      	b.n	800723e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007214:	f7fa fe8a 	bl	8001f2c <HAL_GetTick>
 8007218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800721a:	e008      	b.n	800722e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800721c:	f7fa fe86 	bl	8001f2c <HAL_GetTick>
 8007220:	4602      	mov	r2, r0
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	2b64      	cmp	r3, #100	@ 0x64
 8007228:	d901      	bls.n	800722e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e20b      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800722e:	4b57      	ldr	r3, [pc, #348]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1f0      	bne.n	800721c <HAL_RCC_OscConfig+0x104>
 800723a:	e000      	b.n	800723e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800723c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0302 	and.w	r3, r3, #2
 8007246:	2b00      	cmp	r3, #0
 8007248:	d06f      	beq.n	800732a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800724a:	4b50      	ldr	r3, [pc, #320]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	f003 030c 	and.w	r3, r3, #12
 8007252:	2b00      	cmp	r3, #0
 8007254:	d017      	beq.n	8007286 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007256:	4b4d      	ldr	r3, [pc, #308]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	f003 030c 	and.w	r3, r3, #12
        || \
 800725e:	2b08      	cmp	r3, #8
 8007260:	d105      	bne.n	800726e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007262:	4b4a      	ldr	r3, [pc, #296]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d00b      	beq.n	8007286 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800726e:	4b47      	ldr	r3, [pc, #284]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007276:	2b0c      	cmp	r3, #12
 8007278:	d11c      	bne.n	80072b4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800727a:	4b44      	ldr	r3, [pc, #272]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d116      	bne.n	80072b4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007286:	4b41      	ldr	r3, [pc, #260]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 0302 	and.w	r3, r3, #2
 800728e:	2b00      	cmp	r3, #0
 8007290:	d005      	beq.n	800729e <HAL_RCC_OscConfig+0x186>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	2b01      	cmp	r3, #1
 8007298:	d001      	beq.n	800729e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e1d3      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800729e:	4b3b      	ldr	r3, [pc, #236]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	00db      	lsls	r3, r3, #3
 80072ac:	4937      	ldr	r1, [pc, #220]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80072ae:	4313      	orrs	r3, r2
 80072b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072b2:	e03a      	b.n	800732a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d020      	beq.n	80072fe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80072bc:	4b34      	ldr	r3, [pc, #208]	@ (8007390 <HAL_RCC_OscConfig+0x278>)
 80072be:	2201      	movs	r2, #1
 80072c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c2:	f7fa fe33 	bl	8001f2c <HAL_GetTick>
 80072c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072c8:	e008      	b.n	80072dc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072ca:	f7fa fe2f 	bl	8001f2c <HAL_GetTick>
 80072ce:	4602      	mov	r2, r0
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	2b02      	cmp	r3, #2
 80072d6:	d901      	bls.n	80072dc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80072d8:	2303      	movs	r3, #3
 80072da:	e1b4      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072dc:	4b2b      	ldr	r3, [pc, #172]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0302 	and.w	r3, r3, #2
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d0f0      	beq.n	80072ca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072e8:	4b28      	ldr	r3, [pc, #160]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	00db      	lsls	r3, r3, #3
 80072f6:	4925      	ldr	r1, [pc, #148]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 80072f8:	4313      	orrs	r3, r2
 80072fa:	600b      	str	r3, [r1, #0]
 80072fc:	e015      	b.n	800732a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80072fe:	4b24      	ldr	r3, [pc, #144]	@ (8007390 <HAL_RCC_OscConfig+0x278>)
 8007300:	2200      	movs	r2, #0
 8007302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007304:	f7fa fe12 	bl	8001f2c <HAL_GetTick>
 8007308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800730a:	e008      	b.n	800731e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800730c:	f7fa fe0e 	bl	8001f2c <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	2b02      	cmp	r3, #2
 8007318:	d901      	bls.n	800731e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e193      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800731e:	4b1b      	ldr	r3, [pc, #108]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1f0      	bne.n	800730c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 0308 	and.w	r3, r3, #8
 8007332:	2b00      	cmp	r3, #0
 8007334:	d036      	beq.n	80073a4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	695b      	ldr	r3, [r3, #20]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d016      	beq.n	800736c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800733e:	4b15      	ldr	r3, [pc, #84]	@ (8007394 <HAL_RCC_OscConfig+0x27c>)
 8007340:	2201      	movs	r2, #1
 8007342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007344:	f7fa fdf2 	bl	8001f2c <HAL_GetTick>
 8007348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800734a:	e008      	b.n	800735e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800734c:	f7fa fdee 	bl	8001f2c <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b02      	cmp	r3, #2
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e173      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800735e:	4b0b      	ldr	r3, [pc, #44]	@ (800738c <HAL_RCC_OscConfig+0x274>)
 8007360:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007362:	f003 0302 	and.w	r3, r3, #2
 8007366:	2b00      	cmp	r3, #0
 8007368:	d0f0      	beq.n	800734c <HAL_RCC_OscConfig+0x234>
 800736a:	e01b      	b.n	80073a4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800736c:	4b09      	ldr	r3, [pc, #36]	@ (8007394 <HAL_RCC_OscConfig+0x27c>)
 800736e:	2200      	movs	r2, #0
 8007370:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007372:	f7fa fddb 	bl	8001f2c <HAL_GetTick>
 8007376:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007378:	e00e      	b.n	8007398 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800737a:	f7fa fdd7 	bl	8001f2c <HAL_GetTick>
 800737e:	4602      	mov	r2, r0
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	2b02      	cmp	r3, #2
 8007386:	d907      	bls.n	8007398 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e15c      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
 800738c:	40023800 	.word	0x40023800
 8007390:	42470000 	.word	0x42470000
 8007394:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007398:	4b8a      	ldr	r3, [pc, #552]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 800739a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800739c:	f003 0302 	and.w	r3, r3, #2
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1ea      	bne.n	800737a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f003 0304 	and.w	r3, r3, #4
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f000 8097 	beq.w	80074e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073b2:	2300      	movs	r3, #0
 80073b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073b6:	4b83      	ldr	r3, [pc, #524]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 80073b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10f      	bne.n	80073e2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073c2:	2300      	movs	r3, #0
 80073c4:	60bb      	str	r3, [r7, #8]
 80073c6:	4b7f      	ldr	r3, [pc, #508]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 80073c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ca:	4a7e      	ldr	r2, [pc, #504]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 80073cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80073d2:	4b7c      	ldr	r3, [pc, #496]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 80073d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073da:	60bb      	str	r3, [r7, #8]
 80073dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80073de:	2301      	movs	r3, #1
 80073e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073e2:	4b79      	ldr	r3, [pc, #484]	@ (80075c8 <HAL_RCC_OscConfig+0x4b0>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d118      	bne.n	8007420 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80073ee:	4b76      	ldr	r3, [pc, #472]	@ (80075c8 <HAL_RCC_OscConfig+0x4b0>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a75      	ldr	r2, [pc, #468]	@ (80075c8 <HAL_RCC_OscConfig+0x4b0>)
 80073f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80073fa:	f7fa fd97 	bl	8001f2c <HAL_GetTick>
 80073fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007400:	e008      	b.n	8007414 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007402:	f7fa fd93 	bl	8001f2c <HAL_GetTick>
 8007406:	4602      	mov	r2, r0
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	2b02      	cmp	r3, #2
 800740e:	d901      	bls.n	8007414 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007410:	2303      	movs	r3, #3
 8007412:	e118      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007414:	4b6c      	ldr	r3, [pc, #432]	@ (80075c8 <HAL_RCC_OscConfig+0x4b0>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800741c:	2b00      	cmp	r3, #0
 800741e:	d0f0      	beq.n	8007402 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d106      	bne.n	8007436 <HAL_RCC_OscConfig+0x31e>
 8007428:	4b66      	ldr	r3, [pc, #408]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 800742a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800742c:	4a65      	ldr	r2, [pc, #404]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 800742e:	f043 0301 	orr.w	r3, r3, #1
 8007432:	6713      	str	r3, [r2, #112]	@ 0x70
 8007434:	e01c      	b.n	8007470 <HAL_RCC_OscConfig+0x358>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	2b05      	cmp	r3, #5
 800743c:	d10c      	bne.n	8007458 <HAL_RCC_OscConfig+0x340>
 800743e:	4b61      	ldr	r3, [pc, #388]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 8007440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007442:	4a60      	ldr	r2, [pc, #384]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 8007444:	f043 0304 	orr.w	r3, r3, #4
 8007448:	6713      	str	r3, [r2, #112]	@ 0x70
 800744a:	4b5e      	ldr	r3, [pc, #376]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 800744c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800744e:	4a5d      	ldr	r2, [pc, #372]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 8007450:	f043 0301 	orr.w	r3, r3, #1
 8007454:	6713      	str	r3, [r2, #112]	@ 0x70
 8007456:	e00b      	b.n	8007470 <HAL_RCC_OscConfig+0x358>
 8007458:	4b5a      	ldr	r3, [pc, #360]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 800745a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800745c:	4a59      	ldr	r2, [pc, #356]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 800745e:	f023 0301 	bic.w	r3, r3, #1
 8007462:	6713      	str	r3, [r2, #112]	@ 0x70
 8007464:	4b57      	ldr	r3, [pc, #348]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 8007466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007468:	4a56      	ldr	r2, [pc, #344]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 800746a:	f023 0304 	bic.w	r3, r3, #4
 800746e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d015      	beq.n	80074a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007478:	f7fa fd58 	bl	8001f2c <HAL_GetTick>
 800747c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800747e:	e00a      	b.n	8007496 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007480:	f7fa fd54 	bl	8001f2c <HAL_GetTick>
 8007484:	4602      	mov	r2, r0
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800748e:	4293      	cmp	r3, r2
 8007490:	d901      	bls.n	8007496 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007492:	2303      	movs	r3, #3
 8007494:	e0d7      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007496:	4b4b      	ldr	r3, [pc, #300]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 8007498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800749a:	f003 0302 	and.w	r3, r3, #2
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d0ee      	beq.n	8007480 <HAL_RCC_OscConfig+0x368>
 80074a2:	e014      	b.n	80074ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074a4:	f7fa fd42 	bl	8001f2c <HAL_GetTick>
 80074a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074aa:	e00a      	b.n	80074c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074ac:	f7fa fd3e 	bl	8001f2c <HAL_GetTick>
 80074b0:	4602      	mov	r2, r0
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	1ad3      	subs	r3, r2, r3
 80074b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d901      	bls.n	80074c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e0c1      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074c2:	4b40      	ldr	r3, [pc, #256]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 80074c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074c6:	f003 0302 	and.w	r3, r3, #2
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1ee      	bne.n	80074ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80074ce:	7dfb      	ldrb	r3, [r7, #23]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d105      	bne.n	80074e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074d4:	4b3b      	ldr	r3, [pc, #236]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 80074d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074d8:	4a3a      	ldr	r2, [pc, #232]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 80074da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	699b      	ldr	r3, [r3, #24]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f000 80ad 	beq.w	8007644 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80074ea:	4b36      	ldr	r3, [pc, #216]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f003 030c 	and.w	r3, r3, #12
 80074f2:	2b08      	cmp	r3, #8
 80074f4:	d060      	beq.n	80075b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	699b      	ldr	r3, [r3, #24]
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d145      	bne.n	800758a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074fe:	4b33      	ldr	r3, [pc, #204]	@ (80075cc <HAL_RCC_OscConfig+0x4b4>)
 8007500:	2200      	movs	r2, #0
 8007502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007504:	f7fa fd12 	bl	8001f2c <HAL_GetTick>
 8007508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800750a:	e008      	b.n	800751e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800750c:	f7fa fd0e 	bl	8001f2c <HAL_GetTick>
 8007510:	4602      	mov	r2, r0
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	2b02      	cmp	r3, #2
 8007518:	d901      	bls.n	800751e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e093      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800751e:	4b29      	ldr	r3, [pc, #164]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1f0      	bne.n	800750c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	69da      	ldr	r2, [r3, #28]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6a1b      	ldr	r3, [r3, #32]
 8007532:	431a      	orrs	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007538:	019b      	lsls	r3, r3, #6
 800753a:	431a      	orrs	r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007540:	085b      	lsrs	r3, r3, #1
 8007542:	3b01      	subs	r3, #1
 8007544:	041b      	lsls	r3, r3, #16
 8007546:	431a      	orrs	r2, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800754c:	061b      	lsls	r3, r3, #24
 800754e:	431a      	orrs	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007554:	071b      	lsls	r3, r3, #28
 8007556:	491b      	ldr	r1, [pc, #108]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 8007558:	4313      	orrs	r3, r2
 800755a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800755c:	4b1b      	ldr	r3, [pc, #108]	@ (80075cc <HAL_RCC_OscConfig+0x4b4>)
 800755e:	2201      	movs	r2, #1
 8007560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007562:	f7fa fce3 	bl	8001f2c <HAL_GetTick>
 8007566:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007568:	e008      	b.n	800757c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800756a:	f7fa fcdf 	bl	8001f2c <HAL_GetTick>
 800756e:	4602      	mov	r2, r0
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	1ad3      	subs	r3, r2, r3
 8007574:	2b02      	cmp	r3, #2
 8007576:	d901      	bls.n	800757c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007578:	2303      	movs	r3, #3
 800757a:	e064      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800757c:	4b11      	ldr	r3, [pc, #68]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d0f0      	beq.n	800756a <HAL_RCC_OscConfig+0x452>
 8007588:	e05c      	b.n	8007644 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800758a:	4b10      	ldr	r3, [pc, #64]	@ (80075cc <HAL_RCC_OscConfig+0x4b4>)
 800758c:	2200      	movs	r2, #0
 800758e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007590:	f7fa fccc 	bl	8001f2c <HAL_GetTick>
 8007594:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007596:	e008      	b.n	80075aa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007598:	f7fa fcc8 	bl	8001f2c <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	d901      	bls.n	80075aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e04d      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075aa:	4b06      	ldr	r3, [pc, #24]	@ (80075c4 <HAL_RCC_OscConfig+0x4ac>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1f0      	bne.n	8007598 <HAL_RCC_OscConfig+0x480>
 80075b6:	e045      	b.n	8007644 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d107      	bne.n	80075d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	e040      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
 80075c4:	40023800 	.word	0x40023800
 80075c8:	40007000 	.word	0x40007000
 80075cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80075d0:	4b1f      	ldr	r3, [pc, #124]	@ (8007650 <HAL_RCC_OscConfig+0x538>)
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	699b      	ldr	r3, [r3, #24]
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d030      	beq.n	8007640 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d129      	bne.n	8007640 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d122      	bne.n	8007640 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007600:	4013      	ands	r3, r2
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007606:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007608:	4293      	cmp	r3, r2
 800760a:	d119      	bne.n	8007640 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007616:	085b      	lsrs	r3, r3, #1
 8007618:	3b01      	subs	r3, #1
 800761a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800761c:	429a      	cmp	r2, r3
 800761e:	d10f      	bne.n	8007640 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800762c:	429a      	cmp	r2, r3
 800762e:	d107      	bne.n	8007640 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800763a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800763c:	429a      	cmp	r2, r3
 800763e:	d001      	beq.n	8007644 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e000      	b.n	8007646 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3718      	adds	r7, #24
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	40023800 	.word	0x40023800

08007654 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d101      	bne.n	8007666 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e04c      	b.n	8007700 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800766c:	b2db      	uxtb	r3, r3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d111      	bne.n	8007696 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2200      	movs	r2, #0
 8007676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 fad0 	bl	8007c20 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007684:	2b00      	cmp	r3, #0
 8007686:	d102      	bne.n	800768e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4a1f      	ldr	r2, [pc, #124]	@ (8007708 <HAL_TIM_Base_Init+0xb4>)
 800768c:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2202      	movs	r2, #2
 800769a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	3304      	adds	r3, #4
 80076a6:	4619      	mov	r1, r3
 80076a8:	4610      	mov	r0, r2
 80076aa:	f000 fa13 	bl	8007ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2201      	movs	r2, #1
 80076b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2201      	movs	r2, #1
 80076ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2201      	movs	r2, #1
 80076ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2201      	movs	r2, #1
 80076d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2201      	movs	r2, #1
 80076e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2201      	movs	r2, #1
 80076ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2201      	movs	r2, #1
 80076f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076fe:	2300      	movs	r3, #0
}
 8007700:	4618      	mov	r0, r3
 8007702:	3708      	adds	r7, #8
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	0800770d 	.word	0x0800770d

0800770c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007714:	bf00      	nop
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800772e:	b2db      	uxtb	r3, r3
 8007730:	2b01      	cmp	r3, #1
 8007732:	d001      	beq.n	8007738 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e04e      	b.n	80077d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2202      	movs	r2, #2
 800773c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	68da      	ldr	r2, [r3, #12]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f042 0201 	orr.w	r2, r2, #1
 800774e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a23      	ldr	r2, [pc, #140]	@ (80077e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d022      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007762:	d01d      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a1f      	ldr	r2, [pc, #124]	@ (80077e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d018      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a1e      	ldr	r2, [pc, #120]	@ (80077ec <HAL_TIM_Base_Start_IT+0xcc>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d013      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a1c      	ldr	r2, [pc, #112]	@ (80077f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d00e      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a1b      	ldr	r2, [pc, #108]	@ (80077f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d009      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a19      	ldr	r2, [pc, #100]	@ (80077f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d004      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a18      	ldr	r2, [pc, #96]	@ (80077fc <HAL_TIM_Base_Start_IT+0xdc>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d111      	bne.n	80077c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	f003 0307 	and.w	r3, r3, #7
 80077aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2b06      	cmp	r3, #6
 80077b0:	d010      	beq.n	80077d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f042 0201 	orr.w	r2, r2, #1
 80077c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077c2:	e007      	b.n	80077d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f042 0201 	orr.w	r2, r2, #1
 80077d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3714      	adds	r7, #20
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	40010000 	.word	0x40010000
 80077e8:	40000400 	.word	0x40000400
 80077ec:	40000800 	.word	0x40000800
 80077f0:	40000c00 	.word	0x40000c00
 80077f4:	40010400 	.word	0x40010400
 80077f8:	40014000 	.word	0x40014000
 80077fc:	40001800 	.word	0x40001800

08007800 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	f003 0302 	and.w	r3, r3, #2
 800781e:	2b00      	cmp	r3, #0
 8007820:	d026      	beq.n	8007870 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f003 0302 	and.w	r3, r3, #2
 8007828:	2b00      	cmp	r3, #0
 800782a:	d021      	beq.n	8007870 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f06f 0202 	mvn.w	r2, #2
 8007834:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2201      	movs	r2, #1
 800783a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	f003 0303 	and.w	r3, r3, #3
 8007846:	2b00      	cmp	r3, #0
 8007848:	d005      	beq.n	8007856 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	4798      	blx	r3
 8007854:	e009      	b.n	800786a <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	f003 0304 	and.w	r3, r3, #4
 8007876:	2b00      	cmp	r3, #0
 8007878:	d026      	beq.n	80078c8 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f003 0304 	and.w	r3, r3, #4
 8007880:	2b00      	cmp	r3, #0
 8007882:	d021      	beq.n	80078c8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f06f 0204 	mvn.w	r2, #4
 800788c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2202      	movs	r2, #2
 8007892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	699b      	ldr	r3, [r3, #24]
 800789a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d005      	beq.n	80078ae <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	4798      	blx	r3
 80078ac:	e009      	b.n	80078c2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	f003 0308 	and.w	r3, r3, #8
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d026      	beq.n	8007920 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f003 0308 	and.w	r3, r3, #8
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d021      	beq.n	8007920 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f06f 0208 	mvn.w	r2, #8
 80078e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2204      	movs	r2, #4
 80078ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	69db      	ldr	r3, [r3, #28]
 80078f2:	f003 0303 	and.w	r3, r3, #3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d005      	beq.n	8007906 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	4798      	blx	r3
 8007904:	e009      	b.n	800791a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	f003 0310 	and.w	r3, r3, #16
 8007926:	2b00      	cmp	r3, #0
 8007928:	d026      	beq.n	8007978 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f003 0310 	and.w	r3, r3, #16
 8007930:	2b00      	cmp	r3, #0
 8007932:	d021      	beq.n	8007978 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f06f 0210 	mvn.w	r2, #16
 800793c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2208      	movs	r2, #8
 8007942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	69db      	ldr	r3, [r3, #28]
 800794a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800794e:	2b00      	cmp	r3, #0
 8007950:	d005      	beq.n	800795e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	4798      	blx	r3
 800795c:	e009      	b.n	8007972 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	f003 0301 	and.w	r3, r3, #1
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00e      	beq.n	80079a0 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f003 0301 	and.w	r3, r3, #1
 8007988:	2b00      	cmp	r3, #0
 800798a:	d009      	beq.n	80079a0 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f06f 0201 	mvn.w	r2, #1
 8007994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00e      	beq.n	80079c8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d009      	beq.n	80079c8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80079bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d00e      	beq.n	80079f0 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d009      	beq.n	80079f0 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80079e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	f003 0320 	and.w	r3, r3, #32
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d00e      	beq.n	8007a18 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f003 0320 	and.w	r3, r3, #32
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d009      	beq.n	8007a18 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f06f 0220 	mvn.w	r2, #32
 8007a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a18:	bf00      	nop
 8007a1a:	3710      	adds	r7, #16
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a50:	bf00      	nop
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007a64:	bf00      	nop
 8007a66:	370c      	adds	r7, #12
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b083      	sub	sp, #12
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a78:	bf00      	nop
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007a8c:	bf00      	nop
 8007a8e:	370c      	adds	r7, #12
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr

08007a98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007aa0:	bf00      	nop
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8007ab4:	bf00      	nop
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007ac8:	bf00      	nop
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b085      	sub	sp, #20
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4a43      	ldr	r2, [pc, #268]	@ (8007bf4 <TIM_Base_SetConfig+0x120>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d013      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007af2:	d00f      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a40      	ldr	r2, [pc, #256]	@ (8007bf8 <TIM_Base_SetConfig+0x124>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d00b      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a3f      	ldr	r2, [pc, #252]	@ (8007bfc <TIM_Base_SetConfig+0x128>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d007      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a3e      	ldr	r2, [pc, #248]	@ (8007c00 <TIM_Base_SetConfig+0x12c>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d003      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a3d      	ldr	r2, [pc, #244]	@ (8007c04 <TIM_Base_SetConfig+0x130>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d108      	bne.n	8007b26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a32      	ldr	r2, [pc, #200]	@ (8007bf4 <TIM_Base_SetConfig+0x120>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d02b      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b34:	d027      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a2f      	ldr	r2, [pc, #188]	@ (8007bf8 <TIM_Base_SetConfig+0x124>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d023      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a2e      	ldr	r2, [pc, #184]	@ (8007bfc <TIM_Base_SetConfig+0x128>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d01f      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a2d      	ldr	r2, [pc, #180]	@ (8007c00 <TIM_Base_SetConfig+0x12c>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d01b      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a2c      	ldr	r2, [pc, #176]	@ (8007c04 <TIM_Base_SetConfig+0x130>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d017      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a2b      	ldr	r2, [pc, #172]	@ (8007c08 <TIM_Base_SetConfig+0x134>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d013      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a2a      	ldr	r2, [pc, #168]	@ (8007c0c <TIM_Base_SetConfig+0x138>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d00f      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a29      	ldr	r2, [pc, #164]	@ (8007c10 <TIM_Base_SetConfig+0x13c>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d00b      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a28      	ldr	r2, [pc, #160]	@ (8007c14 <TIM_Base_SetConfig+0x140>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d007      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a27      	ldr	r2, [pc, #156]	@ (8007c18 <TIM_Base_SetConfig+0x144>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d003      	beq.n	8007b86 <TIM_Base_SetConfig+0xb2>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a26      	ldr	r2, [pc, #152]	@ (8007c1c <TIM_Base_SetConfig+0x148>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d108      	bne.n	8007b98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	68fa      	ldr	r2, [r7, #12]
 8007b94:	4313      	orrs	r3, r2
 8007b96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	695b      	ldr	r3, [r3, #20]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	689a      	ldr	r2, [r3, #8]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8007bf4 <TIM_Base_SetConfig+0x120>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d003      	beq.n	8007bc6 <TIM_Base_SetConfig+0xf2>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a10      	ldr	r2, [pc, #64]	@ (8007c04 <TIM_Base_SetConfig+0x130>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d103      	bne.n	8007bce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	691a      	ldr	r2, [r3, #16]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f043 0204 	orr.w	r2, r3, #4
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2201      	movs	r2, #1
 8007bde:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	601a      	str	r2, [r3, #0]
}
 8007be6:	bf00      	nop
 8007be8:	3714      	adds	r7, #20
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop
 8007bf4:	40010000 	.word	0x40010000
 8007bf8:	40000400 	.word	0x40000400
 8007bfc:	40000800 	.word	0x40000800
 8007c00:	40000c00 	.word	0x40000c00
 8007c04:	40010400 	.word	0x40010400
 8007c08:	40014000 	.word	0x40014000
 8007c0c:	40014400 	.word	0x40014400
 8007c10:	40014800 	.word	0x40014800
 8007c14:	40001800 	.word	0x40001800
 8007c18:	40001c00 	.word	0x40001c00
 8007c1c:	40002000 	.word	0x40002000

08007c20 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8007c9c <TIM_ResetCallback+0x7c>)
 8007c2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a1b      	ldr	r2, [pc, #108]	@ (8007ca0 <TIM_ResetCallback+0x80>)
 8007c34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a1a      	ldr	r2, [pc, #104]	@ (8007ca4 <TIM_ResetCallback+0x84>)
 8007c3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a19      	ldr	r2, [pc, #100]	@ (8007ca8 <TIM_ResetCallback+0x88>)
 8007c44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a18      	ldr	r2, [pc, #96]	@ (8007cac <TIM_ResetCallback+0x8c>)
 8007c4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a17      	ldr	r2, [pc, #92]	@ (8007cb0 <TIM_ResetCallback+0x90>)
 8007c54:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a16      	ldr	r2, [pc, #88]	@ (8007cb4 <TIM_ResetCallback+0x94>)
 8007c5c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a15      	ldr	r2, [pc, #84]	@ (8007cb8 <TIM_ResetCallback+0x98>)
 8007c64:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	4a14      	ldr	r2, [pc, #80]	@ (8007cbc <TIM_ResetCallback+0x9c>)
 8007c6c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	4a13      	ldr	r2, [pc, #76]	@ (8007cc0 <TIM_ResetCallback+0xa0>)
 8007c74:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	4a12      	ldr	r2, [pc, #72]	@ (8007cc4 <TIM_ResetCallback+0xa4>)
 8007c7c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	4a11      	ldr	r2, [pc, #68]	@ (8007cc8 <TIM_ResetCallback+0xa8>)
 8007c84:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	4a10      	ldr	r2, [pc, #64]	@ (8007ccc <TIM_ResetCallback+0xac>)
 8007c8c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8007c90:	bf00      	nop
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr
 8007c9c:	08001649 	.word	0x08001649
 8007ca0:	08007a21 	.word	0x08007a21
 8007ca4:	08007a99 	.word	0x08007a99
 8007ca8:	08007aad 	.word	0x08007aad
 8007cac:	08007a49 	.word	0x08007a49
 8007cb0:	08007a5d 	.word	0x08007a5d
 8007cb4:	08007a35 	.word	0x08007a35
 8007cb8:	08007a71 	.word	0x08007a71
 8007cbc:	08007a85 	.word	0x08007a85
 8007cc0:	08007ac1 	.word	0x08007ac1
 8007cc4:	08007cd1 	.word	0x08007cd1
 8007cc8:	08007ce5 	.word	0x08007ce5
 8007ccc:	08007cf9 	.word	0x08007cf9

08007cd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cd8:	bf00      	nop
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8007cec:	bf00      	nop
 8007cee:	370c      	adds	r7, #12
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b082      	sub	sp, #8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d101      	bne.n	8007d1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e04d      	b.n	8007dba <HAL_UART_Init+0xae>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d111      	bne.n	8007d4e <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 fe20 	bl	8008978 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d102      	bne.n	8007d46 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4a20      	ldr	r2, [pc, #128]	@ (8007dc4 <HAL_UART_Init+0xb8>)
 8007d44:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2224      	movs	r2, #36	@ 0x24
 8007d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	68da      	ldr	r2, [r3, #12]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d64:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f001 fa64 	bl	8009234 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	691a      	ldr	r2, [r3, #16]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d7a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	695a      	ldr	r2, [r3, #20]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d8a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68da      	ldr	r2, [r3, #12]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d9a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2220      	movs	r2, #32
 8007da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2220      	movs	r2, #32
 8007dae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3708      	adds	r7, #8
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	080019c5 	.word	0x080019c5

08007dc8 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b087      	sub	sp, #28
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	607a      	str	r2, [r7, #4]
 8007dd4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d107      	bne.n	8007df0 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007de4:	f043 0220 	orr.w	r2, r3, #32
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e07c      	b.n	8007eea <HAL_UART_RegisterCallback+0x122>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	2b20      	cmp	r3, #32
 8007dfa:	d150      	bne.n	8007e9e <HAL_UART_RegisterCallback+0xd6>
  {
    switch (CallbackID)
 8007dfc:	7afb      	ldrb	r3, [r7, #11]
 8007dfe:	2b0c      	cmp	r3, #12
 8007e00:	d844      	bhi.n	8007e8c <HAL_UART_RegisterCallback+0xc4>
 8007e02:	a201      	add	r2, pc, #4	@ (adr r2, 8007e08 <HAL_UART_RegisterCallback+0x40>)
 8007e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e08:	08007e3d 	.word	0x08007e3d
 8007e0c:	08007e45 	.word	0x08007e45
 8007e10:	08007e4d 	.word	0x08007e4d
 8007e14:	08007e55 	.word	0x08007e55
 8007e18:	08007e5d 	.word	0x08007e5d
 8007e1c:	08007e65 	.word	0x08007e65
 8007e20:	08007e6d 	.word	0x08007e6d
 8007e24:	08007e75 	.word	0x08007e75
 8007e28:	08007e8d 	.word	0x08007e8d
 8007e2c:	08007e8d 	.word	0x08007e8d
 8007e30:	08007e8d 	.word	0x08007e8d
 8007e34:	08007e7d 	.word	0x08007e7d
 8007e38:	08007e85 	.word	0x08007e85
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8007e42:	e051      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8007e4a:	e04d      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8007e52:	e049      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8007e5a:	e045      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8007e62:	e041      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8007e6a:	e03d      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007e72:	e039      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8007e7a:	e035      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8007e82:	e031      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8007e8a:	e02d      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e90:	f043 0220 	orr.w	r2, r3, #32
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	75fb      	strb	r3, [r7, #23]
        break;
 8007e9c:	e024      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d116      	bne.n	8007ed8 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8007eaa:	7afb      	ldrb	r3, [r7, #11]
 8007eac:	2b0b      	cmp	r3, #11
 8007eae:	d002      	beq.n	8007eb6 <HAL_UART_RegisterCallback+0xee>
 8007eb0:	2b0c      	cmp	r3, #12
 8007eb2:	d004      	beq.n	8007ebe <HAL_UART_RegisterCallback+0xf6>
 8007eb4:	e007      	b.n	8007ec6 <HAL_UART_RegisterCallback+0xfe>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	687a      	ldr	r2, [r7, #4]
 8007eba:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8007ebc:	e014      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8007ec4:	e010      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eca:	f043 0220 	orr.w	r2, r3, #32
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	75fb      	strb	r3, [r7, #23]
        break;
 8007ed6:	e007      	b.n	8007ee8 <HAL_UART_RegisterCallback+0x120>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007edc:	f043 0220 	orr.w	r2, r3, #32
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Return error status */
    status =  HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	371c      	adds	r7, #28
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop

08007ef8 <HAL_UART_RegisterRxEventCallback>:
  * @param  huart     Uart handle
  * @param  pCallback Pointer to the Rx Event Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f02:	2300      	movs	r3, #0
 8007f04:	73fb      	strb	r3, [r7, #15]

  if (pCallback == NULL)
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d107      	bne.n	8007f1c <HAL_UART_RegisterRxEventCallback+0x24>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f10:	f043 0220 	orr.w	r2, r3, #32
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e021      	b.n	8007f60 <HAL_UART_RegisterRxEventCallback+0x68>
  }

  /* Process locked */
  __HAL_LOCK(huart);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d101      	bne.n	8007f2a <HAL_UART_RegisterRxEventCallback+0x32>
 8007f26:	2302      	movs	r3, #2
 8007f28:	e01a      	b.n	8007f60 <HAL_UART_RegisterRxEventCallback+0x68>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (huart->gState == HAL_UART_STATE_READY)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	2b20      	cmp	r3, #32
 8007f3c:	d103      	bne.n	8007f46 <HAL_UART_RegisterRxEventCallback+0x4e>
  {
    huart->RxEventCallback = pCallback;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	683a      	ldr	r2, [r7, #0]
 8007f42:	66da      	str	r2, [r3, #108]	@ 0x6c
 8007f44:	e007      	b.n	8007f56 <HAL_UART_RegisterRxEventCallback+0x5e>
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f4a:	f043 0220 	orr.w	r2, r3, #32
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	645a      	str	r2, [r3, #68]	@ 0x44

    status =  HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8007f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3714      	adds	r7, #20
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b08a      	sub	sp, #40	@ 0x28
 8007f70:	af02      	add	r7, sp, #8
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	603b      	str	r3, [r7, #0]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	2b20      	cmp	r3, #32
 8007f8a:	d175      	bne.n	8008078 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d002      	beq.n	8007f98 <HAL_UART_Transmit+0x2c>
 8007f92:	88fb      	ldrh	r3, [r7, #6]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d101      	bne.n	8007f9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	e06e      	b.n	800807a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2221      	movs	r2, #33	@ 0x21
 8007fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007faa:	f7f9 ffbf 	bl	8001f2c <HAL_GetTick>
 8007fae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	88fa      	ldrh	r2, [r7, #6]
 8007fb4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	88fa      	ldrh	r2, [r7, #6]
 8007fba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fc4:	d108      	bne.n	8007fd8 <HAL_UART_Transmit+0x6c>
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d104      	bne.n	8007fd8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	61bb      	str	r3, [r7, #24]
 8007fd6:	e003      	b.n	8007fe0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007fe0:	e02e      	b.n	8008040 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	9300      	str	r3, [sp, #0]
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	2180      	movs	r1, #128	@ 0x80
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 fe5b 	bl	8008ca8 <UART_WaitOnFlagUntilTimeout>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d005      	beq.n	8008004 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2220      	movs	r2, #32
 8007ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008000:	2303      	movs	r3, #3
 8008002:	e03a      	b.n	800807a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008004:	69fb      	ldr	r3, [r7, #28]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d10b      	bne.n	8008022 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	881b      	ldrh	r3, [r3, #0]
 800800e:	461a      	mov	r2, r3
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008018:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	3302      	adds	r3, #2
 800801e:	61bb      	str	r3, [r7, #24]
 8008020:	e007      	b.n	8008032 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008022:	69fb      	ldr	r3, [r7, #28]
 8008024:	781a      	ldrb	r2, [r3, #0]
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	3301      	adds	r3, #1
 8008030:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008036:	b29b      	uxth	r3, r3
 8008038:	3b01      	subs	r3, #1
 800803a:	b29a      	uxth	r2, r3
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008044:	b29b      	uxth	r3, r3
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1cb      	bne.n	8007fe2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	9300      	str	r3, [sp, #0]
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	2200      	movs	r2, #0
 8008052:	2140      	movs	r1, #64	@ 0x40
 8008054:	68f8      	ldr	r0, [r7, #12]
 8008056:	f000 fe27 	bl	8008ca8 <UART_WaitOnFlagUntilTimeout>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d005      	beq.n	800806c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2220      	movs	r2, #32
 8008064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008068:	2303      	movs	r3, #3
 800806a:	e006      	b.n	800807a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2220      	movs	r2, #32
 8008070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008074:	2300      	movs	r3, #0
 8008076:	e000      	b.n	800807a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008078:	2302      	movs	r3, #2
  }
}
 800807a:	4618      	mov	r0, r3
 800807c:	3720      	adds	r7, #32
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}

08008082 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008082:	b580      	push	{r7, lr}
 8008084:	b08a      	sub	sp, #40	@ 0x28
 8008086:	af02      	add	r7, sp, #8
 8008088:	60f8      	str	r0, [r7, #12]
 800808a:	60b9      	str	r1, [r7, #8]
 800808c:	603b      	str	r3, [r7, #0]
 800808e:	4613      	mov	r3, r2
 8008090:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008092:	2300      	movs	r3, #0
 8008094:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800809c:	b2db      	uxtb	r3, r3
 800809e:	2b20      	cmp	r3, #32
 80080a0:	f040 8081 	bne.w	80081a6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d002      	beq.n	80080b0 <HAL_UART_Receive+0x2e>
 80080aa:	88fb      	ldrh	r3, [r7, #6]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d101      	bne.n	80080b4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e079      	b.n	80081a8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2200      	movs	r2, #0
 80080b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2222      	movs	r2, #34	@ 0x22
 80080be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2200      	movs	r2, #0
 80080c6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080c8:	f7f9 ff30 	bl	8001f2c <HAL_GetTick>
 80080cc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	88fa      	ldrh	r2, [r7, #6]
 80080d2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	88fa      	ldrh	r2, [r7, #6]
 80080d8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080e2:	d108      	bne.n	80080f6 <HAL_UART_Receive+0x74>
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d104      	bne.n	80080f6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80080ec:	2300      	movs	r3, #0
 80080ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	61bb      	str	r3, [r7, #24]
 80080f4:	e003      	b.n	80080fe <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080fa:	2300      	movs	r3, #0
 80080fc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80080fe:	e047      	b.n	8008190 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	9300      	str	r3, [sp, #0]
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	2200      	movs	r2, #0
 8008108:	2120      	movs	r1, #32
 800810a:	68f8      	ldr	r0, [r7, #12]
 800810c:	f000 fdcc 	bl	8008ca8 <UART_WaitOnFlagUntilTimeout>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	d005      	beq.n	8008122 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2220      	movs	r2, #32
 800811a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	e042      	b.n	80081a8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8008122:	69fb      	ldr	r3, [r7, #28]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d10c      	bne.n	8008142 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	b29b      	uxth	r3, r3
 8008130:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008134:	b29a      	uxth	r2, r3
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800813a:	69bb      	ldr	r3, [r7, #24]
 800813c:	3302      	adds	r3, #2
 800813e:	61bb      	str	r3, [r7, #24]
 8008140:	e01f      	b.n	8008182 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800814a:	d007      	beq.n	800815c <HAL_UART_Receive+0xda>
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d10a      	bne.n	800816a <HAL_UART_Receive+0xe8>
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	691b      	ldr	r3, [r3, #16]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d106      	bne.n	800816a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	b2da      	uxtb	r2, r3
 8008164:	69fb      	ldr	r3, [r7, #28]
 8008166:	701a      	strb	r2, [r3, #0]
 8008168:	e008      	b.n	800817c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	b2db      	uxtb	r3, r3
 8008172:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008176:	b2da      	uxtb	r2, r3
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800817c:	69fb      	ldr	r3, [r7, #28]
 800817e:	3301      	adds	r3, #1
 8008180:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008186:	b29b      	uxth	r3, r3
 8008188:	3b01      	subs	r3, #1
 800818a:	b29a      	uxth	r2, r3
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008194:	b29b      	uxth	r3, r3
 8008196:	2b00      	cmp	r3, #0
 8008198:	d1b2      	bne.n	8008100 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2220      	movs	r2, #32
 800819e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80081a2:	2300      	movs	r3, #0
 80081a4:	e000      	b.n	80081a8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80081a6:	2302      	movs	r3, #2
  }
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3720      	adds	r7, #32
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b08c      	sub	sp, #48	@ 0x30
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	4613      	mov	r3, r2
 80081bc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	2b20      	cmp	r3, #32
 80081c8:	d162      	bne.n	8008290 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d002      	beq.n	80081d6 <HAL_UART_Transmit_DMA+0x26>
 80081d0:	88fb      	ldrh	r3, [r7, #6]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d101      	bne.n	80081da <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e05b      	b.n	8008292 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80081da:	68ba      	ldr	r2, [r7, #8]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	88fa      	ldrh	r2, [r7, #6]
 80081e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	88fa      	ldrh	r2, [r7, #6]
 80081ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2200      	movs	r2, #0
 80081f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2221      	movs	r2, #33	@ 0x21
 80081f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081fe:	4a27      	ldr	r2, [pc, #156]	@ (800829c <HAL_UART_Transmit_DMA+0xec>)
 8008200:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008206:	4a26      	ldr	r2, [pc, #152]	@ (80082a0 <HAL_UART_Transmit_DMA+0xf0>)
 8008208:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800820e:	4a25      	ldr	r2, [pc, #148]	@ (80082a4 <HAL_UART_Transmit_DMA+0xf4>)
 8008210:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008216:	2200      	movs	r2, #0
 8008218:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800821a:	f107 0308 	add.w	r3, r7, #8
 800821e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008226:	6819      	ldr	r1, [r3, #0]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	3304      	adds	r3, #4
 800822e:	461a      	mov	r2, r3
 8008230:	88fb      	ldrh	r3, [r7, #6]
 8008232:	f7fa f83b 	bl	80022ac <HAL_DMA_Start_IT>
 8008236:	4603      	mov	r3, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	d008      	beq.n	800824e <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2210      	movs	r2, #16
 8008240:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2220      	movs	r2, #32
 8008246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	e021      	b.n	8008292 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008256:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	3314      	adds	r3, #20
 800825e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008260:	69bb      	ldr	r3, [r7, #24]
 8008262:	e853 3f00 	ldrex	r3, [r3]
 8008266:	617b      	str	r3, [r7, #20]
   return(result);
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800826e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	3314      	adds	r3, #20
 8008276:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008278:	627a      	str	r2, [r7, #36]	@ 0x24
 800827a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827c:	6a39      	ldr	r1, [r7, #32]
 800827e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008280:	e841 2300 	strex	r3, r2, [r1]
 8008284:	61fb      	str	r3, [r7, #28]
   return(result);
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1e5      	bne.n	8008258 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800828c:	2300      	movs	r3, #0
 800828e:	e000      	b.n	8008292 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8008290:	2302      	movs	r3, #2
  }
}
 8008292:	4618      	mov	r0, r3
 8008294:	3730      	adds	r7, #48	@ 0x30
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}
 800829a:	bf00      	nop
 800829c:	080089e9 	.word	0x080089e9
 80082a0:	08008a85 	.word	0x08008a85
 80082a4:	08008c13 	.word	0x08008c13

080082a8 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b08c      	sub	sp, #48	@ 0x30
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	4613      	mov	r3, r2
 80082b4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	2b20      	cmp	r3, #32
 80082c0:	d146      	bne.n	8008350 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d002      	beq.n	80082ce <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80082c8:	88fb      	ldrh	r3, [r7, #6]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d101      	bne.n	80082d2 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80082ce:	2301      	movs	r3, #1
 80082d0:	e03f      	b.n	8008352 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2201      	movs	r2, #1
 80082d6:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2200      	movs	r2, #0
 80082dc:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80082de:	88fb      	ldrh	r3, [r7, #6]
 80082e0:	461a      	mov	r2, r3
 80082e2:	68b9      	ldr	r1, [r7, #8]
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	f000 fd39 	bl	8008d5c <UART_Start_Receive_DMA>
 80082ea:	4603      	mov	r3, r0
 80082ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d125      	bne.n	8008344 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082f8:	2300      	movs	r3, #0
 80082fa:	613b      	str	r3, [r7, #16]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	613b      	str	r3, [r7, #16]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	613b      	str	r3, [r7, #16]
 800830c:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	330c      	adds	r3, #12
 8008314:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008316:	69bb      	ldr	r3, [r7, #24]
 8008318:	e853 3f00 	ldrex	r3, [r3]
 800831c:	617b      	str	r3, [r7, #20]
   return(result);
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	f043 0310 	orr.w	r3, r3, #16
 8008324:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	330c      	adds	r3, #12
 800832c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800832e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008330:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008332:	6a39      	ldr	r1, [r7, #32]
 8008334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008336:	e841 2300 	strex	r3, r2, [r1]
 800833a:	61fb      	str	r3, [r7, #28]
   return(result);
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d1e5      	bne.n	800830e <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8008342:	e002      	b.n	800834a <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008344:	2301      	movs	r3, #1
 8008346:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800834a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800834e:	e000      	b.n	8008352 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8008350:	2302      	movs	r3, #2
  }
}
 8008352:	4618      	mov	r0, r3
 8008354:	3730      	adds	r7, #48	@ 0x30
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
	...

0800835c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b0ba      	sub	sp, #232	@ 0xe8
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	68db      	ldr	r3, [r3, #12]
 8008374:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	695b      	ldr	r3, [r3, #20]
 800837e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008382:	2300      	movs	r3, #0
 8008384:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008388:	2300      	movs	r3, #0
 800838a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800838e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008392:	f003 030f 	and.w	r3, r3, #15
 8008396:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800839a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d10f      	bne.n	80083c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80083a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083a6:	f003 0320 	and.w	r3, r3, #32
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d009      	beq.n	80083c2 <HAL_UART_IRQHandler+0x66>
 80083ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083b2:	f003 0320 	and.w	r3, r3, #32
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d003      	beq.n	80083c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 fe7a 	bl	80090b4 <UART_Receive_IT>
      return;
 80083c0:	e27a      	b.n	80088b8 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80083c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	f000 80e1 	beq.w	800858e <HAL_UART_IRQHandler+0x232>
 80083cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083d0:	f003 0301 	and.w	r3, r3, #1
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d106      	bne.n	80083e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80083d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 80d4 	beq.w	800858e <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80083e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083ea:	f003 0301 	and.w	r3, r3, #1
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d00b      	beq.n	800840a <HAL_UART_IRQHandler+0xae>
 80083f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d005      	beq.n	800840a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008402:	f043 0201 	orr.w	r2, r3, #1
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800840a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800840e:	f003 0304 	and.w	r3, r3, #4
 8008412:	2b00      	cmp	r3, #0
 8008414:	d00b      	beq.n	800842e <HAL_UART_IRQHandler+0xd2>
 8008416:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	2b00      	cmp	r3, #0
 8008420:	d005      	beq.n	800842e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008426:	f043 0202 	orr.w	r2, r3, #2
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800842e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008432:	f003 0302 	and.w	r3, r3, #2
 8008436:	2b00      	cmp	r3, #0
 8008438:	d00b      	beq.n	8008452 <HAL_UART_IRQHandler+0xf6>
 800843a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800843e:	f003 0301 	and.w	r3, r3, #1
 8008442:	2b00      	cmp	r3, #0
 8008444:	d005      	beq.n	8008452 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800844a:	f043 0204 	orr.w	r2, r3, #4
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008456:	f003 0308 	and.w	r3, r3, #8
 800845a:	2b00      	cmp	r3, #0
 800845c:	d011      	beq.n	8008482 <HAL_UART_IRQHandler+0x126>
 800845e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008462:	f003 0320 	and.w	r3, r3, #32
 8008466:	2b00      	cmp	r3, #0
 8008468:	d105      	bne.n	8008476 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800846a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800846e:	f003 0301 	and.w	r3, r3, #1
 8008472:	2b00      	cmp	r3, #0
 8008474:	d005      	beq.n	8008482 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800847a:	f043 0208 	orr.w	r2, r3, #8
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008486:	2b00      	cmp	r3, #0
 8008488:	f000 8211 	beq.w	80088ae <HAL_UART_IRQHandler+0x552>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800848c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008490:	f003 0320 	and.w	r3, r3, #32
 8008494:	2b00      	cmp	r3, #0
 8008496:	d008      	beq.n	80084aa <HAL_UART_IRQHandler+0x14e>
 8008498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800849c:	f003 0320 	and.w	r3, r3, #32
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d002      	beq.n	80084aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 fe05 	bl	80090b4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	695b      	ldr	r3, [r3, #20]
 80084b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084b4:	2b40      	cmp	r3, #64	@ 0x40
 80084b6:	bf0c      	ite	eq
 80084b8:	2301      	moveq	r3, #1
 80084ba:	2300      	movne	r3, #0
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084c6:	f003 0308 	and.w	r3, r3, #8
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d103      	bne.n	80084d6 <HAL_UART_IRQHandler+0x17a>
 80084ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d051      	beq.n	800857a <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 fd0e 	bl	8008ef8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	695b      	ldr	r3, [r3, #20]
 80084e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084e6:	2b40      	cmp	r3, #64	@ 0x40
 80084e8:	d142      	bne.n	8008570 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	3314      	adds	r3, #20
 80084f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084f8:	e853 3f00 	ldrex	r3, [r3]
 80084fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008500:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008504:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008508:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3314      	adds	r3, #20
 8008512:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008516:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800851a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008522:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008526:	e841 2300 	strex	r3, r2, [r1]
 800852a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800852e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008532:	2b00      	cmp	r3, #0
 8008534:	d1d9      	bne.n	80084ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800853a:	2b00      	cmp	r3, #0
 800853c:	d013      	beq.n	8008566 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008542:	4a8d      	ldr	r2, [pc, #564]	@ (8008778 <HAL_UART_IRQHandler+0x41c>)
 8008544:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800854a:	4618      	mov	r0, r3
 800854c:	f7f9 ff76 	bl	800243c <HAL_DMA_Abort_IT>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d019      	beq.n	800858a <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800855a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008560:	4610      	mov	r0, r2
 8008562:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008564:	e011      	b.n	800858a <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800856e:	e00c      	b.n	800858a <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008578:	e007      	b.n	800858a <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2200      	movs	r2, #0
 8008586:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008588:	e191      	b.n	80088ae <HAL_UART_IRQHandler+0x552>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800858a:	bf00      	nop
    return;
 800858c:	e18f      	b.n	80088ae <HAL_UART_IRQHandler+0x552>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008592:	2b01      	cmp	r3, #1
 8008594:	f040 816b 	bne.w	800886e <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800859c:	f003 0310 	and.w	r3, r3, #16
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 8164 	beq.w	800886e <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80085a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085aa:	f003 0310 	and.w	r3, r3, #16
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	f000 815d 	beq.w	800886e <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80085b4:	2300      	movs	r3, #0
 80085b6:	60bb      	str	r3, [r7, #8]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	60bb      	str	r3, [r7, #8]
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	60bb      	str	r3, [r7, #8]
 80085c8:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	695b      	ldr	r3, [r3, #20]
 80085d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d4:	2b40      	cmp	r3, #64	@ 0x40
 80085d6:	f040 80d1 	bne.w	800877c <HAL_UART_IRQHandler+0x420>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80085e6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f000 80aa 	beq.w	8008744 <HAL_UART_IRQHandler+0x3e8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80085f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085f8:	429a      	cmp	r2, r3
 80085fa:	f080 80a3 	bcs.w	8008744 <HAL_UART_IRQHandler+0x3e8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008604:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800860a:	69db      	ldr	r3, [r3, #28]
 800860c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008610:	f000 8088 	beq.w	8008724 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	330c      	adds	r3, #12
 800861a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008622:	e853 3f00 	ldrex	r3, [r3]
 8008626:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800862a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800862e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008632:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	330c      	adds	r3, #12
 800863c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008640:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008644:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008648:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800864c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008650:	e841 2300 	strex	r3, r2, [r1]
 8008654:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008658:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800865c:	2b00      	cmp	r3, #0
 800865e:	d1d9      	bne.n	8008614 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3314      	adds	r3, #20
 8008666:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008668:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800866a:	e853 3f00 	ldrex	r3, [r3]
 800866e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008670:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008672:	f023 0301 	bic.w	r3, r3, #1
 8008676:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	3314      	adds	r3, #20
 8008680:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008684:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008688:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800868a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800868c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008690:	e841 2300 	strex	r3, r2, [r1]
 8008694:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008696:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008698:	2b00      	cmp	r3, #0
 800869a:	d1e1      	bne.n	8008660 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	3314      	adds	r3, #20
 80086a2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80086a6:	e853 3f00 	ldrex	r3, [r3]
 80086aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80086ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	3314      	adds	r3, #20
 80086bc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80086c0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80086c2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80086c6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80086c8:	e841 2300 	strex	r3, r2, [r1]
 80086cc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80086ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1e3      	bne.n	800869c <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2220      	movs	r2, #32
 80086d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	330c      	adds	r3, #12
 80086e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086ec:	e853 3f00 	ldrex	r3, [r3]
 80086f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80086f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086f4:	f023 0310 	bic.w	r3, r3, #16
 80086f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	330c      	adds	r3, #12
 8008702:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008706:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008708:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800870a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800870c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800870e:	e841 2300 	strex	r3, r2, [r1]
 8008712:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008716:	2b00      	cmp	r3, #0
 8008718:	d1e3      	bne.n	80086e2 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800871e:	4618      	mov	r0, r3
 8008720:	f7f9 fe1c 	bl	800235c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2202      	movs	r2, #2
 8008728:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8008736:	b292      	uxth	r2, r2
 8008738:	1a8a      	subs	r2, r1, r2
 800873a:	b292      	uxth	r2, r2
 800873c:	4611      	mov	r1, r2
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008742:	e0b6      	b.n	80088b2 <HAL_UART_IRQHandler+0x556>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008748:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800874c:	429a      	cmp	r2, r3
 800874e:	f040 80b0 	bne.w	80088b2 <HAL_UART_IRQHandler+0x556>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008756:	69db      	ldr	r3, [r3, #28]
 8008758:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800875c:	f040 80a9 	bne.w	80088b2 <HAL_UART_IRQHandler+0x556>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2202      	movs	r2, #2
 8008764:	635a      	str	r2, [r3, #52]	@ 0x34
            huart->RxEventCallback(huart, huart->RxXferSize);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800876a:	687a      	ldr	r2, [r7, #4]
 800876c:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 800876e:	4611      	mov	r1, r2
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	4798      	blx	r3
      return;
 8008774:	e09d      	b.n	80088b2 <HAL_UART_IRQHandler+0x556>
 8008776:	bf00      	nop
 8008778:	08008fbf 	.word	0x08008fbf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008784:	b29b      	uxth	r3, r3
 8008786:	1ad3      	subs	r3, r2, r3
 8008788:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008790:	b29b      	uxth	r3, r3
 8008792:	2b00      	cmp	r3, #0
 8008794:	f000 808f 	beq.w	80088b6 <HAL_UART_IRQHandler+0x55a>
          && (nb_rx_data > 0U))
 8008798:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800879c:	2b00      	cmp	r3, #0
 800879e:	f000 808a 	beq.w	80088b6 <HAL_UART_IRQHandler+0x55a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	330c      	adds	r3, #12
 80087a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ac:	e853 3f00 	ldrex	r3, [r3]
 80087b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80087b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80087b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	330c      	adds	r3, #12
 80087c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80087c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80087c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80087cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087ce:	e841 2300 	strex	r3, r2, [r1]
 80087d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80087d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d1e3      	bne.n	80087a2 <HAL_UART_IRQHandler+0x446>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	3314      	adds	r3, #20
 80087e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e4:	e853 3f00 	ldrex	r3, [r3]
 80087e8:	623b      	str	r3, [r7, #32]
   return(result);
 80087ea:	6a3b      	ldr	r3, [r7, #32]
 80087ec:	f023 0301 	bic.w	r3, r3, #1
 80087f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	3314      	adds	r3, #20
 80087fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80087fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8008800:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008802:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008804:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008806:	e841 2300 	strex	r3, r2, [r1]
 800880a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800880c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880e:	2b00      	cmp	r3, #0
 8008810:	d1e3      	bne.n	80087da <HAL_UART_IRQHandler+0x47e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2220      	movs	r2, #32
 8008816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	330c      	adds	r3, #12
 8008826:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	e853 3f00 	ldrex	r3, [r3]
 800882e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f023 0310 	bic.w	r3, r3, #16
 8008836:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	330c      	adds	r3, #12
 8008840:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008844:	61fa      	str	r2, [r7, #28]
 8008846:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008848:	69b9      	ldr	r1, [r7, #24]
 800884a:	69fa      	ldr	r2, [r7, #28]
 800884c:	e841 2300 	strex	r3, r2, [r1]
 8008850:	617b      	str	r3, [r7, #20]
   return(result);
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d1e3      	bne.n	8008820 <HAL_UART_IRQHandler+0x4c4>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2202      	movs	r2, #2
 800885c:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008862:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008866:	4611      	mov	r1, r2
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800886c:	e023      	b.n	80088b6 <HAL_UART_IRQHandler+0x55a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800886e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008876:	2b00      	cmp	r3, #0
 8008878:	d009      	beq.n	800888e <HAL_UART_IRQHandler+0x532>
 800887a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800887e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008882:	2b00      	cmp	r3, #0
 8008884:	d003      	beq.n	800888e <HAL_UART_IRQHandler+0x532>
  {
    UART_Transmit_IT(huart);
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f000 fbab 	bl	8008fe2 <UART_Transmit_IT>
    return;
 800888c:	e014      	b.n	80088b8 <HAL_UART_IRQHandler+0x55c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800888e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00e      	beq.n	80088b8 <HAL_UART_IRQHandler+0x55c>
 800889a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800889e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d008      	beq.n	80088b8 <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 fbeb 	bl	8009082 <UART_EndTransmit_IT>
    return;
 80088ac:	e004      	b.n	80088b8 <HAL_UART_IRQHandler+0x55c>
    return;
 80088ae:	bf00      	nop
 80088b0:	e002      	b.n	80088b8 <HAL_UART_IRQHandler+0x55c>
      return;
 80088b2:	bf00      	nop
 80088b4:	e000      	b.n	80088b8 <HAL_UART_IRQHandler+0x55c>
      return;
 80088b6:	bf00      	nop
  }
}
 80088b8:	37e8      	adds	r7, #232	@ 0xe8
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
 80088be:	bf00      	nop

080088c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80088c8:	bf00      	nop
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b083      	sub	sp, #12
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80088dc:	bf00      	nop
 80088de:	370c      	adds	r7, #12
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b083      	sub	sp, #12
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80088f0:	bf00      	nop
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr

080088fc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008904:	bf00      	nop
 8008906:	370c      	adds	r7, #12
 8008908:	46bd      	mov	sp, r7
 800890a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890e:	4770      	bx	lr

08008910 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008910:	b480      	push	{r7}
 8008912:	b083      	sub	sp, #12
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008918:	bf00      	nop
 800891a:	370c      	adds	r7, #12
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr

08008924 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800892c:	bf00      	nop
 800892e:	370c      	adds	r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800894c:	b480      	push	{r7}
 800894e:	b083      	sub	sp, #12
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008954:	bf00      	nop
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	460b      	mov	r3, r1
 800896a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800896c:	bf00      	nop
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a10      	ldr	r2, [pc, #64]	@ (80089c4 <UART_InitCallbacksToDefault+0x4c>)
 8008984:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	4a0f      	ldr	r2, [pc, #60]	@ (80089c8 <UART_InitCallbacksToDefault+0x50>)
 800898a:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4a0f      	ldr	r2, [pc, #60]	@ (80089cc <UART_InitCallbacksToDefault+0x54>)
 8008990:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	4a0e      	ldr	r2, [pc, #56]	@ (80089d0 <UART_InitCallbacksToDefault+0x58>)
 8008996:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	4a0e      	ldr	r2, [pc, #56]	@ (80089d4 <UART_InitCallbacksToDefault+0x5c>)
 800899c:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a0d      	ldr	r2, [pc, #52]	@ (80089d8 <UART_InitCallbacksToDefault+0x60>)
 80089a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a0d      	ldr	r2, [pc, #52]	@ (80089dc <UART_InitCallbacksToDefault+0x64>)
 80089a8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4a0c      	ldr	r2, [pc, #48]	@ (80089e0 <UART_InitCallbacksToDefault+0x68>)
 80089ae:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	4a0c      	ldr	r2, [pc, #48]	@ (80089e4 <UART_InitCallbacksToDefault+0x6c>)
 80089b4:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 80089b6:	bf00      	nop
 80089b8:	370c      	adds	r7, #12
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop
 80089c4:	080088d5 	.word	0x080088d5
 80089c8:	080088c1 	.word	0x080088c1
 80089cc:	080088fd 	.word	0x080088fd
 80089d0:	080088e9 	.word	0x080088e9
 80089d4:	08008911 	.word	0x08008911
 80089d8:	08008925 	.word	0x08008925
 80089dc:	08008939 	.word	0x08008939
 80089e0:	0800894d 	.word	0x0800894d
 80089e4:	08008961 	.word	0x08008961

080089e8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b090      	sub	sp, #64	@ 0x40
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d137      	bne.n	8008a74 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008a04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a06:	2200      	movs	r2, #0
 8008a08:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	3314      	adds	r3, #20
 8008a10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a14:	e853 3f00 	ldrex	r3, [r3]
 8008a18:	623b      	str	r3, [r7, #32]
   return(result);
 8008a1a:	6a3b      	ldr	r3, [r7, #32]
 8008a1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	3314      	adds	r3, #20
 8008a28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a2a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a32:	e841 2300 	strex	r3, r2, [r1]
 8008a36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d1e5      	bne.n	8008a0a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	330c      	adds	r3, #12
 8008a44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	e853 3f00 	ldrex	r3, [r3]
 8008a4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a54:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	330c      	adds	r3, #12
 8008a5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a5e:	61fa      	str	r2, [r7, #28]
 8008a60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a62:	69b9      	ldr	r1, [r7, #24]
 8008a64:	69fa      	ldr	r2, [r7, #28]
 8008a66:	e841 2300 	strex	r3, r2, [r1]
 8008a6a:	617b      	str	r3, [r7, #20]
   return(result);
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d1e5      	bne.n	8008a3e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a72:	e003      	b.n	8008a7c <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 8008a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a78:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008a7a:	4798      	blx	r3
}
 8008a7c:	bf00      	nop
 8008a7e:	3740      	adds	r7, #64	@ 0x40
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a90:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a96:	68f8      	ldr	r0, [r7, #12]
 8008a98:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a9a:	bf00      	nop
 8008a9c:	3710      	adds	r7, #16
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}

08008aa2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b09c      	sub	sp, #112	@ 0x70
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008aae:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d172      	bne.n	8008ba4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008abe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ac4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	330c      	adds	r3, #12
 8008aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008acc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ace:	e853 3f00 	ldrex	r3, [r3]
 8008ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ad4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ad6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ada:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008adc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	330c      	adds	r3, #12
 8008ae2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008ae4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008ae6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008aea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008aec:	e841 2300 	strex	r3, r2, [r1]
 8008af0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008af2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d1e5      	bne.n	8008ac4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008af8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	3314      	adds	r3, #20
 8008afe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b02:	e853 3f00 	ldrex	r3, [r3]
 8008b06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b0a:	f023 0301 	bic.w	r3, r3, #1
 8008b0e:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	3314      	adds	r3, #20
 8008b16:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008b18:	647a      	str	r2, [r7, #68]	@ 0x44
 8008b1a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b20:	e841 2300 	strex	r3, r2, [r1]
 8008b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1e5      	bne.n	8008af8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	3314      	adds	r3, #20
 8008b32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b36:	e853 3f00 	ldrex	r3, [r3]
 8008b3a:	623b      	str	r3, [r7, #32]
   return(result);
 8008b3c:	6a3b      	ldr	r3, [r7, #32]
 8008b3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b42:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	3314      	adds	r3, #20
 8008b4a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008b4c:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b54:	e841 2300 	strex	r3, r2, [r1]
 8008b58:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d1e5      	bne.n	8008b2c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b62:	2220      	movs	r2, #32
 8008b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d119      	bne.n	8008ba4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	330c      	adds	r3, #12
 8008b76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	e853 3f00 	ldrex	r3, [r3]
 8008b7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f023 0310 	bic.w	r3, r3, #16
 8008b86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	330c      	adds	r3, #12
 8008b8e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008b90:	61fa      	str	r2, [r7, #28]
 8008b92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b94:	69b9      	ldr	r1, [r7, #24]
 8008b96:	69fa      	ldr	r2, [r7, #28]
 8008b98:	e841 2300 	strex	r3, r2, [r1]
 8008b9c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d1e5      	bne.n	8008b70 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ba4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008baa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d107      	bne.n	8008bc2 <UART_DMAReceiveCplt+0x120>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8008bb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008bb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bb6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bb8:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8008bba:	4611      	mov	r1, r2
 8008bbc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008bbe:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008bc0:	e003      	b.n	8008bca <UART_DMAReceiveCplt+0x128>
    huart->RxCpltCallback(huart);
 8008bc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bc6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008bc8:	4798      	blx	r3
}
 8008bca:	bf00      	nop
 8008bcc:	3770      	adds	r7, #112	@ 0x70
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}

08008bd2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b084      	sub	sp, #16
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bde:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2201      	movs	r2, #1
 8008be4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d109      	bne.n	8008c02 <UART_DMARxHalfCplt+0x30>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bf2:	68fa      	ldr	r2, [r7, #12]
 8008bf4:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8008bf6:	0852      	lsrs	r2, r2, #1
 8008bf8:	b292      	uxth	r2, r2
 8008bfa:	4611      	mov	r1, r2
 8008bfc:	68f8      	ldr	r0, [r7, #12]
 8008bfe:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008c00:	e003      	b.n	8008c0a <UART_DMARxHalfCplt+0x38>
    huart->RxHalfCpltCallback(huart);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	4798      	blx	r3
}
 8008c0a:	bf00      	nop
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}

08008c12 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b084      	sub	sp, #16
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c22:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	695b      	ldr	r3, [r3, #20]
 8008c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c2e:	2b80      	cmp	r3, #128	@ 0x80
 8008c30:	bf0c      	ite	eq
 8008c32:	2301      	moveq	r3, #1
 8008c34:	2300      	movne	r3, #0
 8008c36:	b2db      	uxtb	r3, r3
 8008c38:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	2b21      	cmp	r3, #33	@ 0x21
 8008c44:	d108      	bne.n	8008c58 <UART_DMAError+0x46>
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d005      	beq.n	8008c58 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008c52:	68b8      	ldr	r0, [r7, #8]
 8008c54:	f000 f928 	bl	8008ea8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	695b      	ldr	r3, [r3, #20]
 8008c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c62:	2b40      	cmp	r3, #64	@ 0x40
 8008c64:	bf0c      	ite	eq
 8008c66:	2301      	moveq	r3, #1
 8008c68:	2300      	movne	r3, #0
 8008c6a:	b2db      	uxtb	r3, r3
 8008c6c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c74:	b2db      	uxtb	r3, r3
 8008c76:	2b22      	cmp	r3, #34	@ 0x22
 8008c78:	d108      	bne.n	8008c8c <UART_DMAError+0x7a>
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d005      	beq.n	8008c8c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	2200      	movs	r2, #0
 8008c84:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008c86:	68b8      	ldr	r0, [r7, #8]
 8008c88:	f000 f936 	bl	8008ef8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c90:	f043 0210 	orr.w	r2, r3, #16
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c9c:	68b8      	ldr	r0, [r7, #8]
 8008c9e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ca0:	bf00      	nop
 8008ca2:	3710      	adds	r7, #16
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}

08008ca8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b086      	sub	sp, #24
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	603b      	str	r3, [r7, #0]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cb8:	e03b      	b.n	8008d32 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cba:	6a3b      	ldr	r3, [r7, #32]
 8008cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc0:	d037      	beq.n	8008d32 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cc2:	f7f9 f933 	bl	8001f2c <HAL_GetTick>
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	1ad3      	subs	r3, r2, r3
 8008ccc:	6a3a      	ldr	r2, [r7, #32]
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d302      	bcc.n	8008cd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008cd2:	6a3b      	ldr	r3, [r7, #32]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d101      	bne.n	8008cdc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008cd8:	2303      	movs	r3, #3
 8008cda:	e03a      	b.n	8008d52 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	f003 0304 	and.w	r3, r3, #4
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d023      	beq.n	8008d32 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	2b80      	cmp	r3, #128	@ 0x80
 8008cee:	d020      	beq.n	8008d32 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	2b40      	cmp	r3, #64	@ 0x40
 8008cf4:	d01d      	beq.n	8008d32 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 0308 	and.w	r3, r3, #8
 8008d00:	2b08      	cmp	r3, #8
 8008d02:	d116      	bne.n	8008d32 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008d04:	2300      	movs	r3, #0
 8008d06:	617b      	str	r3, [r7, #20]
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	617b      	str	r3, [r7, #20]
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	685b      	ldr	r3, [r3, #4]
 8008d16:	617b      	str	r3, [r7, #20]
 8008d18:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d1a:	68f8      	ldr	r0, [r7, #12]
 8008d1c:	f000 f8ec 	bl	8008ef8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2208      	movs	r2, #8
 8008d24:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	e00f      	b.n	8008d52 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	68ba      	ldr	r2, [r7, #8]
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	bf0c      	ite	eq
 8008d42:	2301      	moveq	r3, #1
 8008d44:	2300      	movne	r3, #0
 8008d46:	b2db      	uxtb	r3, r3
 8008d48:	461a      	mov	r2, r3
 8008d4a:	79fb      	ldrb	r3, [r7, #7]
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d0b4      	beq.n	8008cba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3718      	adds	r7, #24
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
	...

08008d5c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b098      	sub	sp, #96	@ 0x60
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	4613      	mov	r3, r2
 8008d68:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008d6a:	68ba      	ldr	r2, [r7, #8]
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	88fa      	ldrh	r2, [r7, #6]
 8008d74:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2222      	movs	r2, #34	@ 0x22
 8008d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d88:	4a44      	ldr	r2, [pc, #272]	@ (8008e9c <UART_Start_Receive_DMA+0x140>)
 8008d8a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d90:	4a43      	ldr	r2, [pc, #268]	@ (8008ea0 <UART_Start_Receive_DMA+0x144>)
 8008d92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d98:	4a42      	ldr	r2, [pc, #264]	@ (8008ea4 <UART_Start_Receive_DMA+0x148>)
 8008d9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008da0:	2200      	movs	r2, #0
 8008da2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008da4:	f107 0308 	add.w	r3, r7, #8
 8008da8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	3304      	adds	r3, #4
 8008db4:	4619      	mov	r1, r3
 8008db6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	88fb      	ldrh	r3, [r7, #6]
 8008dbc:	f7f9 fa76 	bl	80022ac <HAL_DMA_Start_IT>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d008      	beq.n	8008dd8 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2210      	movs	r2, #16
 8008dca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2220      	movs	r2, #32
 8008dd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e05d      	b.n	8008e94 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008dd8:	2300      	movs	r3, #0
 8008dda:	613b      	str	r3, [r7, #16]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	613b      	str	r3, [r7, #16]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	613b      	str	r3, [r7, #16]
 8008dec:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	691b      	ldr	r3, [r3, #16]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d019      	beq.n	8008e2a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	330c      	adds	r3, #12
 8008dfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e00:	e853 3f00 	ldrex	r3, [r3]
 8008e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e0c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	330c      	adds	r3, #12
 8008e14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e16:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008e18:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e1a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008e1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008e1e:	e841 2300 	strex	r3, r2, [r1]
 8008e22:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008e24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1e5      	bne.n	8008df6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	3314      	adds	r3, #20
 8008e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e34:	e853 3f00 	ldrex	r3, [r3]
 8008e38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e3c:	f043 0301 	orr.w	r3, r3, #1
 8008e40:	657b      	str	r3, [r7, #84]	@ 0x54
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	3314      	adds	r3, #20
 8008e48:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008e4a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008e4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e4e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008e50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e52:	e841 2300 	strex	r3, r2, [r1]
 8008e56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1e5      	bne.n	8008e2a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	3314      	adds	r3, #20
 8008e64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	e853 3f00 	ldrex	r3, [r3]
 8008e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e74:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	3314      	adds	r3, #20
 8008e7c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e7e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008e80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e82:	6a39      	ldr	r1, [r7, #32]
 8008e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e86:	e841 2300 	strex	r3, r2, [r1]
 8008e8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d1e5      	bne.n	8008e5e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8008e92:	2300      	movs	r3, #0
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3760      	adds	r7, #96	@ 0x60
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	08008aa3 	.word	0x08008aa3
 8008ea0:	08008bd3 	.word	0x08008bd3
 8008ea4:	08008c13 	.word	0x08008c13

08008ea8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b089      	sub	sp, #36	@ 0x24
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	330c      	adds	r3, #12
 8008eb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	e853 3f00 	ldrex	r3, [r3]
 8008ebe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008ec6:	61fb      	str	r3, [r7, #28]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	330c      	adds	r3, #12
 8008ece:	69fa      	ldr	r2, [r7, #28]
 8008ed0:	61ba      	str	r2, [r7, #24]
 8008ed2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed4:	6979      	ldr	r1, [r7, #20]
 8008ed6:	69ba      	ldr	r2, [r7, #24]
 8008ed8:	e841 2300 	strex	r3, r2, [r1]
 8008edc:	613b      	str	r3, [r7, #16]
   return(result);
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d1e5      	bne.n	8008eb0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2220      	movs	r2, #32
 8008ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008eec:	bf00      	nop
 8008eee:	3724      	adds	r7, #36	@ 0x24
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef6:	4770      	bx	lr

08008ef8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b095      	sub	sp, #84	@ 0x54
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	330c      	adds	r3, #12
 8008f06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f0a:	e853 3f00 	ldrex	r3, [r3]
 8008f0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	330c      	adds	r3, #12
 8008f1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008f20:	643a      	str	r2, [r7, #64]	@ 0x40
 8008f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f28:	e841 2300 	strex	r3, r2, [r1]
 8008f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d1e5      	bne.n	8008f00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	3314      	adds	r3, #20
 8008f3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f3c:	6a3b      	ldr	r3, [r7, #32]
 8008f3e:	e853 3f00 	ldrex	r3, [r3]
 8008f42:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f44:	69fb      	ldr	r3, [r7, #28]
 8008f46:	f023 0301 	bic.w	r3, r3, #1
 8008f4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	3314      	adds	r3, #20
 8008f52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f5c:	e841 2300 	strex	r3, r2, [r1]
 8008f60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d1e5      	bne.n	8008f34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d119      	bne.n	8008fa4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	330c      	adds	r3, #12
 8008f76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	e853 3f00 	ldrex	r3, [r3]
 8008f7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	f023 0310 	bic.w	r3, r3, #16
 8008f86:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	330c      	adds	r3, #12
 8008f8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f90:	61ba      	str	r2, [r7, #24]
 8008f92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f94:	6979      	ldr	r1, [r7, #20]
 8008f96:	69ba      	ldr	r2, [r7, #24]
 8008f98:	e841 2300 	strex	r3, r2, [r1]
 8008f9c:	613b      	str	r3, [r7, #16]
   return(result);
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d1e5      	bne.n	8008f70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2220      	movs	r2, #32
 8008fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008fb2:	bf00      	nop
 8008fb4:	3754      	adds	r7, #84	@ 0x54
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr

08008fbe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008fbe:	b580      	push	{r7, lr}
 8008fc0:	b084      	sub	sp, #16
 8008fc2:	af00      	add	r7, sp, #0
 8008fc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	85da      	strh	r2, [r3, #46]	@ 0x2e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fd6:	68f8      	ldr	r0, [r7, #12]
 8008fd8:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fda:	bf00      	nop
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}

08008fe2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008fe2:	b480      	push	{r7}
 8008fe4:	b085      	sub	sp, #20
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	2b21      	cmp	r3, #33	@ 0x21
 8008ff4:	d13e      	bne.n	8009074 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	689b      	ldr	r3, [r3, #8]
 8008ffa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ffe:	d114      	bne.n	800902a <UART_Transmit_IT+0x48>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	691b      	ldr	r3, [r3, #16]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d110      	bne.n	800902a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6a1b      	ldr	r3, [r3, #32]
 800900c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	881b      	ldrh	r3, [r3, #0]
 8009012:	461a      	mov	r2, r3
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800901c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6a1b      	ldr	r3, [r3, #32]
 8009022:	1c9a      	adds	r2, r3, #2
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	621a      	str	r2, [r3, #32]
 8009028:	e008      	b.n	800903c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6a1b      	ldr	r3, [r3, #32]
 800902e:	1c59      	adds	r1, r3, #1
 8009030:	687a      	ldr	r2, [r7, #4]
 8009032:	6211      	str	r1, [r2, #32]
 8009034:	781a      	ldrb	r2, [r3, #0]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009040:	b29b      	uxth	r3, r3
 8009042:	3b01      	subs	r3, #1
 8009044:	b29b      	uxth	r3, r3
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	4619      	mov	r1, r3
 800904a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800904c:	2b00      	cmp	r3, #0
 800904e:	d10f      	bne.n	8009070 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	68da      	ldr	r2, [r3, #12]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800905e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68da      	ldr	r2, [r3, #12]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800906e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009070:	2300      	movs	r3, #0
 8009072:	e000      	b.n	8009076 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009074:	2302      	movs	r3, #2
  }
}
 8009076:	4618      	mov	r0, r3
 8009078:	3714      	adds	r7, #20
 800907a:	46bd      	mov	sp, r7
 800907c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009080:	4770      	bx	lr

08009082 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009082:	b580      	push	{r7, lr}
 8009084:	b082      	sub	sp, #8
 8009086:	af00      	add	r7, sp, #0
 8009088:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	68da      	ldr	r2, [r3, #12]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009098:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2220      	movs	r2, #32
 800909e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80090aa:	2300      	movs	r3, #0
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3708      	adds	r7, #8
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}

080090b4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b08c      	sub	sp, #48	@ 0x30
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80090bc:	2300      	movs	r3, #0
 80090be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80090c0:	2300      	movs	r3, #0
 80090c2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	2b22      	cmp	r3, #34	@ 0x22
 80090ce:	f040 80ac 	bne.w	800922a <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090da:	d115      	bne.n	8009108 <UART_Receive_IT+0x54>
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	691b      	ldr	r3, [r3, #16]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d111      	bne.n	8009108 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090f6:	b29a      	uxth	r2, r3
 80090f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009100:	1c9a      	adds	r2, r3, #2
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	629a      	str	r2, [r3, #40]	@ 0x28
 8009106:	e024      	b.n	8009152 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800910c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009116:	d007      	beq.n	8009128 <UART_Receive_IT+0x74>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d10a      	bne.n	8009136 <UART_Receive_IT+0x82>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	691b      	ldr	r3, [r3, #16]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d106      	bne.n	8009136 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	b2da      	uxtb	r2, r3
 8009130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009132:	701a      	strb	r2, [r3, #0]
 8009134:	e008      	b.n	8009148 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	b2db      	uxtb	r3, r3
 800913e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009142:	b2da      	uxtb	r2, r3
 8009144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009146:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800914c:	1c5a      	adds	r2, r3, #1
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009156:	b29b      	uxth	r3, r3
 8009158:	3b01      	subs	r3, #1
 800915a:	b29b      	uxth	r3, r3
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	4619      	mov	r1, r3
 8009160:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009162:	2b00      	cmp	r3, #0
 8009164:	d15f      	bne.n	8009226 <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	68da      	ldr	r2, [r3, #12]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f022 0220 	bic.w	r2, r2, #32
 8009174:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	68da      	ldr	r2, [r3, #12]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009184:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	695a      	ldr	r2, [r3, #20]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f022 0201 	bic.w	r2, r2, #1
 8009194:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2220      	movs	r2, #32
 800919a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d136      	bne.n	800921a <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	330c      	adds	r3, #12
 80091b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	e853 3f00 	ldrex	r3, [r3]
 80091c0:	613b      	str	r3, [r7, #16]
   return(result);
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	f023 0310 	bic.w	r3, r3, #16
 80091c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	330c      	adds	r3, #12
 80091d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091d2:	623a      	str	r2, [r7, #32]
 80091d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d6:	69f9      	ldr	r1, [r7, #28]
 80091d8:	6a3a      	ldr	r2, [r7, #32]
 80091da:	e841 2300 	strex	r3, r2, [r1]
 80091de:	61bb      	str	r3, [r7, #24]
   return(result);
 80091e0:	69bb      	ldr	r3, [r7, #24]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1e5      	bne.n	80091b2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 0310 	and.w	r3, r3, #16
 80091f0:	2b10      	cmp	r3, #16
 80091f2:	d10a      	bne.n	800920a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80091f4:	2300      	movs	r3, #0
 80091f6:	60fb      	str	r3, [r7, #12]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	60fb      	str	r3, [r7, #12]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	60fb      	str	r3, [r7, #12]
 8009208:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8009212:	4611      	mov	r1, r2
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	4798      	blx	r3
 8009218:	e003      	b.n	8009222 <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009222:	2300      	movs	r3, #0
 8009224:	e002      	b.n	800922c <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 8009226:	2300      	movs	r3, #0
 8009228:	e000      	b.n	800922c <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 800922a:	2302      	movs	r3, #2
  }
}
 800922c:	4618      	mov	r0, r3
 800922e:	3730      	adds	r7, #48	@ 0x30
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009238:	b0c0      	sub	sp, #256	@ 0x100
 800923a:	af00      	add	r7, sp, #0
 800923c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800924c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009250:	68d9      	ldr	r1, [r3, #12]
 8009252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009256:	681a      	ldr	r2, [r3, #0]
 8009258:	ea40 0301 	orr.w	r3, r0, r1
 800925c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800925e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009262:	689a      	ldr	r2, [r3, #8]
 8009264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009268:	691b      	ldr	r3, [r3, #16]
 800926a:	431a      	orrs	r2, r3
 800926c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009270:	695b      	ldr	r3, [r3, #20]
 8009272:	431a      	orrs	r2, r3
 8009274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009278:	69db      	ldr	r3, [r3, #28]
 800927a:	4313      	orrs	r3, r2
 800927c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	68db      	ldr	r3, [r3, #12]
 8009288:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800928c:	f021 010c 	bic.w	r1, r1, #12
 8009290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009294:	681a      	ldr	r2, [r3, #0]
 8009296:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800929a:	430b      	orrs	r3, r1
 800929c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800929e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	695b      	ldr	r3, [r3, #20]
 80092a6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80092aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092ae:	6999      	ldr	r1, [r3, #24]
 80092b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	ea40 0301 	orr.w	r3, r0, r1
 80092ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80092bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	4b8f      	ldr	r3, [pc, #572]	@ (8009500 <UART_SetConfig+0x2cc>)
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d005      	beq.n	80092d4 <UART_SetConfig+0xa0>
 80092c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	4b8d      	ldr	r3, [pc, #564]	@ (8009504 <UART_SetConfig+0x2d0>)
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d104      	bne.n	80092de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80092d4:	f7fd f980 	bl	80065d8 <HAL_RCC_GetPCLK2Freq>
 80092d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80092dc:	e003      	b.n	80092e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80092de:	f7fd f967 	bl	80065b0 <HAL_RCC_GetPCLK1Freq>
 80092e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092ea:	69db      	ldr	r3, [r3, #28]
 80092ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092f0:	f040 810c 	bne.w	800950c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80092f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092f8:	2200      	movs	r2, #0
 80092fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80092fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009302:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009306:	4622      	mov	r2, r4
 8009308:	462b      	mov	r3, r5
 800930a:	1891      	adds	r1, r2, r2
 800930c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800930e:	415b      	adcs	r3, r3
 8009310:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009312:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009316:	4621      	mov	r1, r4
 8009318:	eb12 0801 	adds.w	r8, r2, r1
 800931c:	4629      	mov	r1, r5
 800931e:	eb43 0901 	adc.w	r9, r3, r1
 8009322:	f04f 0200 	mov.w	r2, #0
 8009326:	f04f 0300 	mov.w	r3, #0
 800932a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800932e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009332:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009336:	4690      	mov	r8, r2
 8009338:	4699      	mov	r9, r3
 800933a:	4623      	mov	r3, r4
 800933c:	eb18 0303 	adds.w	r3, r8, r3
 8009340:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009344:	462b      	mov	r3, r5
 8009346:	eb49 0303 	adc.w	r3, r9, r3
 800934a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800934e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800935a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800935e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009362:	460b      	mov	r3, r1
 8009364:	18db      	adds	r3, r3, r3
 8009366:	653b      	str	r3, [r7, #80]	@ 0x50
 8009368:	4613      	mov	r3, r2
 800936a:	eb42 0303 	adc.w	r3, r2, r3
 800936e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009370:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009374:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009378:	f7f7 fd1c 	bl	8000db4 <__aeabi_uldivmod>
 800937c:	4602      	mov	r2, r0
 800937e:	460b      	mov	r3, r1
 8009380:	4b61      	ldr	r3, [pc, #388]	@ (8009508 <UART_SetConfig+0x2d4>)
 8009382:	fba3 2302 	umull	r2, r3, r3, r2
 8009386:	095b      	lsrs	r3, r3, #5
 8009388:	011c      	lsls	r4, r3, #4
 800938a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800938e:	2200      	movs	r2, #0
 8009390:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009394:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009398:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800939c:	4642      	mov	r2, r8
 800939e:	464b      	mov	r3, r9
 80093a0:	1891      	adds	r1, r2, r2
 80093a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80093a4:	415b      	adcs	r3, r3
 80093a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80093ac:	4641      	mov	r1, r8
 80093ae:	eb12 0a01 	adds.w	sl, r2, r1
 80093b2:	4649      	mov	r1, r9
 80093b4:	eb43 0b01 	adc.w	fp, r3, r1
 80093b8:	f04f 0200 	mov.w	r2, #0
 80093bc:	f04f 0300 	mov.w	r3, #0
 80093c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80093c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80093c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80093cc:	4692      	mov	sl, r2
 80093ce:	469b      	mov	fp, r3
 80093d0:	4643      	mov	r3, r8
 80093d2:	eb1a 0303 	adds.w	r3, sl, r3
 80093d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80093da:	464b      	mov	r3, r9
 80093dc:	eb4b 0303 	adc.w	r3, fp, r3
 80093e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80093e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80093f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80093f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80093f8:	460b      	mov	r3, r1
 80093fa:	18db      	adds	r3, r3, r3
 80093fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80093fe:	4613      	mov	r3, r2
 8009400:	eb42 0303 	adc.w	r3, r2, r3
 8009404:	647b      	str	r3, [r7, #68]	@ 0x44
 8009406:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800940a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800940e:	f7f7 fcd1 	bl	8000db4 <__aeabi_uldivmod>
 8009412:	4602      	mov	r2, r0
 8009414:	460b      	mov	r3, r1
 8009416:	4611      	mov	r1, r2
 8009418:	4b3b      	ldr	r3, [pc, #236]	@ (8009508 <UART_SetConfig+0x2d4>)
 800941a:	fba3 2301 	umull	r2, r3, r3, r1
 800941e:	095b      	lsrs	r3, r3, #5
 8009420:	2264      	movs	r2, #100	@ 0x64
 8009422:	fb02 f303 	mul.w	r3, r2, r3
 8009426:	1acb      	subs	r3, r1, r3
 8009428:	00db      	lsls	r3, r3, #3
 800942a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800942e:	4b36      	ldr	r3, [pc, #216]	@ (8009508 <UART_SetConfig+0x2d4>)
 8009430:	fba3 2302 	umull	r2, r3, r3, r2
 8009434:	095b      	lsrs	r3, r3, #5
 8009436:	005b      	lsls	r3, r3, #1
 8009438:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800943c:	441c      	add	r4, r3
 800943e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009442:	2200      	movs	r2, #0
 8009444:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009448:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800944c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009450:	4642      	mov	r2, r8
 8009452:	464b      	mov	r3, r9
 8009454:	1891      	adds	r1, r2, r2
 8009456:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009458:	415b      	adcs	r3, r3
 800945a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800945c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009460:	4641      	mov	r1, r8
 8009462:	1851      	adds	r1, r2, r1
 8009464:	6339      	str	r1, [r7, #48]	@ 0x30
 8009466:	4649      	mov	r1, r9
 8009468:	414b      	adcs	r3, r1
 800946a:	637b      	str	r3, [r7, #52]	@ 0x34
 800946c:	f04f 0200 	mov.w	r2, #0
 8009470:	f04f 0300 	mov.w	r3, #0
 8009474:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009478:	4659      	mov	r1, fp
 800947a:	00cb      	lsls	r3, r1, #3
 800947c:	4651      	mov	r1, sl
 800947e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009482:	4651      	mov	r1, sl
 8009484:	00ca      	lsls	r2, r1, #3
 8009486:	4610      	mov	r0, r2
 8009488:	4619      	mov	r1, r3
 800948a:	4603      	mov	r3, r0
 800948c:	4642      	mov	r2, r8
 800948e:	189b      	adds	r3, r3, r2
 8009490:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009494:	464b      	mov	r3, r9
 8009496:	460a      	mov	r2, r1
 8009498:	eb42 0303 	adc.w	r3, r2, r3
 800949c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80094a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	2200      	movs	r2, #0
 80094a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80094ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80094b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80094b4:	460b      	mov	r3, r1
 80094b6:	18db      	adds	r3, r3, r3
 80094b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80094ba:	4613      	mov	r3, r2
 80094bc:	eb42 0303 	adc.w	r3, r2, r3
 80094c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80094c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80094ca:	f7f7 fc73 	bl	8000db4 <__aeabi_uldivmod>
 80094ce:	4602      	mov	r2, r0
 80094d0:	460b      	mov	r3, r1
 80094d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009508 <UART_SetConfig+0x2d4>)
 80094d4:	fba3 1302 	umull	r1, r3, r3, r2
 80094d8:	095b      	lsrs	r3, r3, #5
 80094da:	2164      	movs	r1, #100	@ 0x64
 80094dc:	fb01 f303 	mul.w	r3, r1, r3
 80094e0:	1ad3      	subs	r3, r2, r3
 80094e2:	00db      	lsls	r3, r3, #3
 80094e4:	3332      	adds	r3, #50	@ 0x32
 80094e6:	4a08      	ldr	r2, [pc, #32]	@ (8009508 <UART_SetConfig+0x2d4>)
 80094e8:	fba2 2303 	umull	r2, r3, r2, r3
 80094ec:	095b      	lsrs	r3, r3, #5
 80094ee:	f003 0207 	and.w	r2, r3, #7
 80094f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4422      	add	r2, r4
 80094fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80094fc:	e106      	b.n	800970c <UART_SetConfig+0x4d8>
 80094fe:	bf00      	nop
 8009500:	40011000 	.word	0x40011000
 8009504:	40011400 	.word	0x40011400
 8009508:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800950c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009510:	2200      	movs	r2, #0
 8009512:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009516:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800951a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800951e:	4642      	mov	r2, r8
 8009520:	464b      	mov	r3, r9
 8009522:	1891      	adds	r1, r2, r2
 8009524:	6239      	str	r1, [r7, #32]
 8009526:	415b      	adcs	r3, r3
 8009528:	627b      	str	r3, [r7, #36]	@ 0x24
 800952a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800952e:	4641      	mov	r1, r8
 8009530:	1854      	adds	r4, r2, r1
 8009532:	4649      	mov	r1, r9
 8009534:	eb43 0501 	adc.w	r5, r3, r1
 8009538:	f04f 0200 	mov.w	r2, #0
 800953c:	f04f 0300 	mov.w	r3, #0
 8009540:	00eb      	lsls	r3, r5, #3
 8009542:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009546:	00e2      	lsls	r2, r4, #3
 8009548:	4614      	mov	r4, r2
 800954a:	461d      	mov	r5, r3
 800954c:	4643      	mov	r3, r8
 800954e:	18e3      	adds	r3, r4, r3
 8009550:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009554:	464b      	mov	r3, r9
 8009556:	eb45 0303 	adc.w	r3, r5, r3
 800955a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800955e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800956a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800956e:	f04f 0200 	mov.w	r2, #0
 8009572:	f04f 0300 	mov.w	r3, #0
 8009576:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800957a:	4629      	mov	r1, r5
 800957c:	008b      	lsls	r3, r1, #2
 800957e:	4621      	mov	r1, r4
 8009580:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009584:	4621      	mov	r1, r4
 8009586:	008a      	lsls	r2, r1, #2
 8009588:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800958c:	f7f7 fc12 	bl	8000db4 <__aeabi_uldivmod>
 8009590:	4602      	mov	r2, r0
 8009592:	460b      	mov	r3, r1
 8009594:	4b60      	ldr	r3, [pc, #384]	@ (8009718 <UART_SetConfig+0x4e4>)
 8009596:	fba3 2302 	umull	r2, r3, r3, r2
 800959a:	095b      	lsrs	r3, r3, #5
 800959c:	011c      	lsls	r4, r3, #4
 800959e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095a2:	2200      	movs	r2, #0
 80095a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80095a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80095ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80095b0:	4642      	mov	r2, r8
 80095b2:	464b      	mov	r3, r9
 80095b4:	1891      	adds	r1, r2, r2
 80095b6:	61b9      	str	r1, [r7, #24]
 80095b8:	415b      	adcs	r3, r3
 80095ba:	61fb      	str	r3, [r7, #28]
 80095bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80095c0:	4641      	mov	r1, r8
 80095c2:	1851      	adds	r1, r2, r1
 80095c4:	6139      	str	r1, [r7, #16]
 80095c6:	4649      	mov	r1, r9
 80095c8:	414b      	adcs	r3, r1
 80095ca:	617b      	str	r3, [r7, #20]
 80095cc:	f04f 0200 	mov.w	r2, #0
 80095d0:	f04f 0300 	mov.w	r3, #0
 80095d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80095d8:	4659      	mov	r1, fp
 80095da:	00cb      	lsls	r3, r1, #3
 80095dc:	4651      	mov	r1, sl
 80095de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095e2:	4651      	mov	r1, sl
 80095e4:	00ca      	lsls	r2, r1, #3
 80095e6:	4610      	mov	r0, r2
 80095e8:	4619      	mov	r1, r3
 80095ea:	4603      	mov	r3, r0
 80095ec:	4642      	mov	r2, r8
 80095ee:	189b      	adds	r3, r3, r2
 80095f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80095f4:	464b      	mov	r3, r9
 80095f6:	460a      	mov	r2, r1
 80095f8:	eb42 0303 	adc.w	r3, r2, r3
 80095fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	2200      	movs	r2, #0
 8009608:	67bb      	str	r3, [r7, #120]	@ 0x78
 800960a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800960c:	f04f 0200 	mov.w	r2, #0
 8009610:	f04f 0300 	mov.w	r3, #0
 8009614:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009618:	4649      	mov	r1, r9
 800961a:	008b      	lsls	r3, r1, #2
 800961c:	4641      	mov	r1, r8
 800961e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009622:	4641      	mov	r1, r8
 8009624:	008a      	lsls	r2, r1, #2
 8009626:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800962a:	f7f7 fbc3 	bl	8000db4 <__aeabi_uldivmod>
 800962e:	4602      	mov	r2, r0
 8009630:	460b      	mov	r3, r1
 8009632:	4611      	mov	r1, r2
 8009634:	4b38      	ldr	r3, [pc, #224]	@ (8009718 <UART_SetConfig+0x4e4>)
 8009636:	fba3 2301 	umull	r2, r3, r3, r1
 800963a:	095b      	lsrs	r3, r3, #5
 800963c:	2264      	movs	r2, #100	@ 0x64
 800963e:	fb02 f303 	mul.w	r3, r2, r3
 8009642:	1acb      	subs	r3, r1, r3
 8009644:	011b      	lsls	r3, r3, #4
 8009646:	3332      	adds	r3, #50	@ 0x32
 8009648:	4a33      	ldr	r2, [pc, #204]	@ (8009718 <UART_SetConfig+0x4e4>)
 800964a:	fba2 2303 	umull	r2, r3, r2, r3
 800964e:	095b      	lsrs	r3, r3, #5
 8009650:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009654:	441c      	add	r4, r3
 8009656:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800965a:	2200      	movs	r2, #0
 800965c:	673b      	str	r3, [r7, #112]	@ 0x70
 800965e:	677a      	str	r2, [r7, #116]	@ 0x74
 8009660:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009664:	4642      	mov	r2, r8
 8009666:	464b      	mov	r3, r9
 8009668:	1891      	adds	r1, r2, r2
 800966a:	60b9      	str	r1, [r7, #8]
 800966c:	415b      	adcs	r3, r3
 800966e:	60fb      	str	r3, [r7, #12]
 8009670:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009674:	4641      	mov	r1, r8
 8009676:	1851      	adds	r1, r2, r1
 8009678:	6039      	str	r1, [r7, #0]
 800967a:	4649      	mov	r1, r9
 800967c:	414b      	adcs	r3, r1
 800967e:	607b      	str	r3, [r7, #4]
 8009680:	f04f 0200 	mov.w	r2, #0
 8009684:	f04f 0300 	mov.w	r3, #0
 8009688:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800968c:	4659      	mov	r1, fp
 800968e:	00cb      	lsls	r3, r1, #3
 8009690:	4651      	mov	r1, sl
 8009692:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009696:	4651      	mov	r1, sl
 8009698:	00ca      	lsls	r2, r1, #3
 800969a:	4610      	mov	r0, r2
 800969c:	4619      	mov	r1, r3
 800969e:	4603      	mov	r3, r0
 80096a0:	4642      	mov	r2, r8
 80096a2:	189b      	adds	r3, r3, r2
 80096a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80096a6:	464b      	mov	r3, r9
 80096a8:	460a      	mov	r2, r1
 80096aa:	eb42 0303 	adc.w	r3, r2, r3
 80096ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80096b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	2200      	movs	r2, #0
 80096b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80096ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80096bc:	f04f 0200 	mov.w	r2, #0
 80096c0:	f04f 0300 	mov.w	r3, #0
 80096c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80096c8:	4649      	mov	r1, r9
 80096ca:	008b      	lsls	r3, r1, #2
 80096cc:	4641      	mov	r1, r8
 80096ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80096d2:	4641      	mov	r1, r8
 80096d4:	008a      	lsls	r2, r1, #2
 80096d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80096da:	f7f7 fb6b 	bl	8000db4 <__aeabi_uldivmod>
 80096de:	4602      	mov	r2, r0
 80096e0:	460b      	mov	r3, r1
 80096e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009718 <UART_SetConfig+0x4e4>)
 80096e4:	fba3 1302 	umull	r1, r3, r3, r2
 80096e8:	095b      	lsrs	r3, r3, #5
 80096ea:	2164      	movs	r1, #100	@ 0x64
 80096ec:	fb01 f303 	mul.w	r3, r1, r3
 80096f0:	1ad3      	subs	r3, r2, r3
 80096f2:	011b      	lsls	r3, r3, #4
 80096f4:	3332      	adds	r3, #50	@ 0x32
 80096f6:	4a08      	ldr	r2, [pc, #32]	@ (8009718 <UART_SetConfig+0x4e4>)
 80096f8:	fba2 2303 	umull	r2, r3, r2, r3
 80096fc:	095b      	lsrs	r3, r3, #5
 80096fe:	f003 020f 	and.w	r2, r3, #15
 8009702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4422      	add	r2, r4
 800970a:	609a      	str	r2, [r3, #8]
}
 800970c:	bf00      	nop
 800970e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009712:	46bd      	mov	sp, r7
 8009714:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009718:	51eb851f 	.word	0x51eb851f

0800971c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800971c:	b084      	sub	sp, #16
 800971e:	b580      	push	{r7, lr}
 8009720:	b084      	sub	sp, #16
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
 8009726:	f107 001c 	add.w	r0, r7, #28
 800972a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800972e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009732:	2b01      	cmp	r3, #1
 8009734:	d123      	bne.n	800977e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800973a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	68db      	ldr	r3, [r3, #12]
 8009746:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800974a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	68db      	ldr	r3, [r3, #12]
 8009756:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800975e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009762:	2b01      	cmp	r3, #1
 8009764:	d105      	bne.n	8009772 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	68db      	ldr	r3, [r3, #12]
 800976a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f9dc 	bl	8009b30 <USB_CoreReset>
 8009778:	4603      	mov	r3, r0
 800977a:	73fb      	strb	r3, [r7, #15]
 800977c:	e01b      	b.n	80097b6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 f9d0 	bl	8009b30 <USB_CoreReset>
 8009790:	4603      	mov	r3, r0
 8009792:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009794:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009798:	2b00      	cmp	r3, #0
 800979a:	d106      	bne.n	80097aa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80097a8:	e005      	b.n	80097b6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80097b6:	7fbb      	ldrb	r3, [r7, #30]
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	d10b      	bne.n	80097d4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	f043 0206 	orr.w	r2, r3, #6
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	f043 0220 	orr.w	r2, r3, #32
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80097d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3710      	adds	r7, #16
 80097da:	46bd      	mov	sp, r7
 80097dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80097e0:	b004      	add	sp, #16
 80097e2:	4770      	bx	lr

080097e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b083      	sub	sp, #12
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	f043 0201 	orr.w	r2, r3, #1
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80097f8:	2300      	movs	r3, #0
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	370c      	adds	r7, #12
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr

08009806 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009806:	b480      	push	{r7}
 8009808:	b083      	sub	sp, #12
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	f023 0201 	bic.w	r2, r3, #1
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800981a:	2300      	movs	r3, #0
}
 800981c:	4618      	mov	r0, r3
 800981e:	370c      	adds	r7, #12
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	460b      	mov	r3, r1
 8009832:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009834:	2300      	movs	r3, #0
 8009836:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	68db      	ldr	r3, [r3, #12]
 800983c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009844:	78fb      	ldrb	r3, [r7, #3]
 8009846:	2b01      	cmp	r3, #1
 8009848:	d115      	bne.n	8009876 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	68db      	ldr	r3, [r3, #12]
 800984e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009856:	200a      	movs	r0, #10
 8009858:	f7f8 fb74 	bl	8001f44 <HAL_Delay>
      ms += 10U;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	330a      	adds	r3, #10
 8009860:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f000 f956 	bl	8009b14 <USB_GetMode>
 8009868:	4603      	mov	r3, r0
 800986a:	2b01      	cmp	r3, #1
 800986c:	d01e      	beq.n	80098ac <USB_SetCurrentMode+0x84>
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	2bc7      	cmp	r3, #199	@ 0xc7
 8009872:	d9f0      	bls.n	8009856 <USB_SetCurrentMode+0x2e>
 8009874:	e01a      	b.n	80098ac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009876:	78fb      	ldrb	r3, [r7, #3]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d115      	bne.n	80098a8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	68db      	ldr	r3, [r3, #12]
 8009880:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009888:	200a      	movs	r0, #10
 800988a:	f7f8 fb5b 	bl	8001f44 <HAL_Delay>
      ms += 10U;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	330a      	adds	r3, #10
 8009892:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f000 f93d 	bl	8009b14 <USB_GetMode>
 800989a:	4603      	mov	r3, r0
 800989c:	2b00      	cmp	r3, #0
 800989e:	d005      	beq.n	80098ac <USB_SetCurrentMode+0x84>
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	2bc7      	cmp	r3, #199	@ 0xc7
 80098a4:	d9f0      	bls.n	8009888 <USB_SetCurrentMode+0x60>
 80098a6:	e001      	b.n	80098ac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80098a8:	2301      	movs	r3, #1
 80098aa:	e005      	b.n	80098b8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2bc8      	cmp	r3, #200	@ 0xc8
 80098b0:	d101      	bne.n	80098b6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e000      	b.n	80098b8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80098b6:	2300      	movs	r3, #0
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3710      	adds	r7, #16
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}

080098c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b085      	sub	sp, #20
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80098ca:	2300      	movs	r3, #0
 80098cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	3301      	adds	r3, #1
 80098d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80098da:	d901      	bls.n	80098e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80098dc:	2303      	movs	r3, #3
 80098de:	e01b      	b.n	8009918 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	691b      	ldr	r3, [r3, #16]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	daf2      	bge.n	80098ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80098e8:	2300      	movs	r3, #0
 80098ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	019b      	lsls	r3, r3, #6
 80098f0:	f043 0220 	orr.w	r2, r3, #32
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	3301      	adds	r3, #1
 80098fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009904:	d901      	bls.n	800990a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009906:	2303      	movs	r3, #3
 8009908:	e006      	b.n	8009918 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	691b      	ldr	r3, [r3, #16]
 800990e:	f003 0320 	and.w	r3, r3, #32
 8009912:	2b20      	cmp	r3, #32
 8009914:	d0f0      	beq.n	80098f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009916:	2300      	movs	r3, #0
}
 8009918:	4618      	mov	r0, r3
 800991a:	3714      	adds	r7, #20
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009924:	b480      	push	{r7}
 8009926:	b085      	sub	sp, #20
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800992c:	2300      	movs	r3, #0
 800992e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	3301      	adds	r3, #1
 8009934:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800993c:	d901      	bls.n	8009942 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800993e:	2303      	movs	r3, #3
 8009940:	e018      	b.n	8009974 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	691b      	ldr	r3, [r3, #16]
 8009946:	2b00      	cmp	r3, #0
 8009948:	daf2      	bge.n	8009930 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800994a:	2300      	movs	r3, #0
 800994c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2210      	movs	r2, #16
 8009952:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	3301      	adds	r3, #1
 8009958:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009960:	d901      	bls.n	8009966 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009962:	2303      	movs	r3, #3
 8009964:	e006      	b.n	8009974 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	691b      	ldr	r3, [r3, #16]
 800996a:	f003 0310 	and.w	r3, r3, #16
 800996e:	2b10      	cmp	r3, #16
 8009970:	d0f0      	beq.n	8009954 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009972:	2300      	movs	r3, #0
}
 8009974:	4618      	mov	r0, r3
 8009976:	3714      	adds	r7, #20
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr

08009980 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009980:	b480      	push	{r7}
 8009982:	b089      	sub	sp, #36	@ 0x24
 8009984:	af00      	add	r7, sp, #0
 8009986:	60f8      	str	r0, [r7, #12]
 8009988:	60b9      	str	r1, [r7, #8]
 800998a:	4611      	mov	r1, r2
 800998c:	461a      	mov	r2, r3
 800998e:	460b      	mov	r3, r1
 8009990:	71fb      	strb	r3, [r7, #7]
 8009992:	4613      	mov	r3, r2
 8009994:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800999e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d123      	bne.n	80099ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80099a6:	88bb      	ldrh	r3, [r7, #4]
 80099a8:	3303      	adds	r3, #3
 80099aa:	089b      	lsrs	r3, r3, #2
 80099ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80099ae:	2300      	movs	r3, #0
 80099b0:	61bb      	str	r3, [r7, #24]
 80099b2:	e018      	b.n	80099e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80099b4:	79fb      	ldrb	r3, [r7, #7]
 80099b6:	031a      	lsls	r2, r3, #12
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	4413      	add	r3, r2
 80099bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099c0:	461a      	mov	r2, r3
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80099c8:	69fb      	ldr	r3, [r7, #28]
 80099ca:	3301      	adds	r3, #1
 80099cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80099ce:	69fb      	ldr	r3, [r7, #28]
 80099d0:	3301      	adds	r3, #1
 80099d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	3301      	adds	r3, #1
 80099d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80099da:	69fb      	ldr	r3, [r7, #28]
 80099dc:	3301      	adds	r3, #1
 80099de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80099e0:	69bb      	ldr	r3, [r7, #24]
 80099e2:	3301      	adds	r3, #1
 80099e4:	61bb      	str	r3, [r7, #24]
 80099e6:	69ba      	ldr	r2, [r7, #24]
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d3e2      	bcc.n	80099b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80099ee:	2300      	movs	r3, #0
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3724      	adds	r7, #36	@ 0x24
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b08b      	sub	sp, #44	@ 0x2c
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	60b9      	str	r1, [r7, #8]
 8009a06:	4613      	mov	r3, r2
 8009a08:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009a12:	88fb      	ldrh	r3, [r7, #6]
 8009a14:	089b      	lsrs	r3, r3, #2
 8009a16:	b29b      	uxth	r3, r3
 8009a18:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009a1a:	88fb      	ldrh	r3, [r7, #6]
 8009a1c:	f003 0303 	and.w	r3, r3, #3
 8009a20:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009a22:	2300      	movs	r3, #0
 8009a24:	623b      	str	r3, [r7, #32]
 8009a26:	e014      	b.n	8009a52 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009a28:	69bb      	ldr	r3, [r7, #24]
 8009a2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a2e:	681a      	ldr	r2, [r3, #0]
 8009a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a32:	601a      	str	r2, [r3, #0]
    pDest++;
 8009a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a36:	3301      	adds	r3, #1
 8009a38:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a3c:	3301      	adds	r3, #1
 8009a3e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a42:	3301      	adds	r3, #1
 8009a44:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a48:	3301      	adds	r3, #1
 8009a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009a4c:	6a3b      	ldr	r3, [r7, #32]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	623b      	str	r3, [r7, #32]
 8009a52:	6a3a      	ldr	r2, [r7, #32]
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d3e6      	bcc.n	8009a28 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009a5a:	8bfb      	ldrh	r3, [r7, #30]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d01e      	beq.n	8009a9e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009a60:	2300      	movs	r3, #0
 8009a62:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009a64:	69bb      	ldr	r3, [r7, #24]
 8009a66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	f107 0310 	add.w	r3, r7, #16
 8009a70:	6812      	ldr	r2, [r2, #0]
 8009a72:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009a74:	693a      	ldr	r2, [r7, #16]
 8009a76:	6a3b      	ldr	r3, [r7, #32]
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	00db      	lsls	r3, r3, #3
 8009a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a84:	701a      	strb	r2, [r3, #0]
      i++;
 8009a86:	6a3b      	ldr	r3, [r7, #32]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	623b      	str	r3, [r7, #32]
      pDest++;
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8e:	3301      	adds	r3, #1
 8009a90:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009a92:	8bfb      	ldrh	r3, [r7, #30]
 8009a94:	3b01      	subs	r3, #1
 8009a96:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009a98:	8bfb      	ldrh	r3, [r7, #30]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d1ea      	bne.n	8009a74 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	372c      	adds	r7, #44	@ 0x2c
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b085      	sub	sp, #20
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	695b      	ldr	r3, [r3, #20]
 8009ab8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	699b      	ldr	r3, [r3, #24]
 8009abe:	68fa      	ldr	r2, [r7, #12]
 8009ac0:	4013      	ands	r3, r2
 8009ac2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
}
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	3714      	adds	r7, #20
 8009aca:	46bd      	mov	sp, r7
 8009acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad0:	4770      	bx	lr

08009ad2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8009ad2:	b480      	push	{r7}
 8009ad4:	b085      	sub	sp, #20
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	6078      	str	r0, [r7, #4]
 8009ada:	460b      	mov	r3, r1
 8009adc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8009ae2:	78fb      	ldrb	r3, [r7, #3]
 8009ae4:	015a      	lsls	r2, r3, #5
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	4413      	add	r3, r2
 8009aea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009aee:	689b      	ldr	r3, [r3, #8]
 8009af0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8009af2:	78fb      	ldrb	r3, [r7, #3]
 8009af4:	015a      	lsls	r2, r3, #5
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	4413      	add	r3, r2
 8009afa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	68ba      	ldr	r2, [r7, #8]
 8009b02:	4013      	ands	r3, r2
 8009b04:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009b06:	68bb      	ldr	r3, [r7, #8]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3714      	adds	r7, #20
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr

08009b14 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b083      	sub	sp, #12
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	695b      	ldr	r3, [r3, #20]
 8009b20:	f003 0301 	and.w	r3, r3, #1
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	370c      	adds	r7, #12
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2e:	4770      	bx	lr

08009b30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009b30:	b480      	push	{r7}
 8009b32:	b085      	sub	sp, #20
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b48:	d901      	bls.n	8009b4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009b4a:	2303      	movs	r3, #3
 8009b4c:	e022      	b.n	8009b94 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	691b      	ldr	r3, [r3, #16]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	daf2      	bge.n	8009b3c <USB_CoreReset+0xc>

  count = 10U;
 8009b56:	230a      	movs	r3, #10
 8009b58:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009b5a:	e002      	b.n	8009b62 <USB_CoreReset+0x32>
  {
    count--;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d1f9      	bne.n	8009b5c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	691b      	ldr	r3, [r3, #16]
 8009b6c:	f043 0201 	orr.w	r2, r3, #1
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	3301      	adds	r3, #1
 8009b78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b80:	d901      	bls.n	8009b86 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009b82:	2303      	movs	r3, #3
 8009b84:	e006      	b.n	8009b94 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	691b      	ldr	r3, [r3, #16]
 8009b8a:	f003 0301 	and.w	r3, r3, #1
 8009b8e:	2b01      	cmp	r3, #1
 8009b90:	d0f0      	beq.n	8009b74 <USB_CoreReset+0x44>

  return HAL_OK;
 8009b92:	2300      	movs	r3, #0
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3714      	adds	r7, #20
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009ba0:	b084      	sub	sp, #16
 8009ba2:	b580      	push	{r7, lr}
 8009ba4:	b086      	sub	sp, #24
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	6078      	str	r0, [r7, #4]
 8009baa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009bae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bca:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	68db      	ldr	r3, [r3, #12]
 8009bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d119      	bne.n	8009c12 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8009bde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009be2:	2b01      	cmp	r3, #1
 8009be4:	d10a      	bne.n	8009bfc <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	68fa      	ldr	r2, [r7, #12]
 8009bf0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009bf4:	f043 0304 	orr.w	r3, r3, #4
 8009bf8:	6013      	str	r3, [r2, #0]
 8009bfa:	e014      	b.n	8009c26 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	68fa      	ldr	r2, [r7, #12]
 8009c06:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c0a:	f023 0304 	bic.w	r3, r3, #4
 8009c0e:	6013      	str	r3, [r2, #0]
 8009c10:	e009      	b.n	8009c26 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	68fa      	ldr	r2, [r7, #12]
 8009c1c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c20:	f023 0304 	bic.w	r3, r3, #4
 8009c24:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009c26:	2110      	movs	r1, #16
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f7ff fe49 	bl	80098c0 <USB_FlushTxFifo>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d001      	beq.n	8009c38 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 8009c34:	2301      	movs	r3, #1
 8009c36:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f7ff fe73 	bl	8009924 <USB_FlushRxFifo>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d001      	beq.n	8009c48 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 8009c44:	2301      	movs	r3, #1
 8009c46:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009c48:	2300      	movs	r3, #0
 8009c4a:	613b      	str	r3, [r7, #16]
 8009c4c:	e015      	b.n	8009c7a <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	015a      	lsls	r2, r3, #5
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	4413      	add	r3, r2
 8009c56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c60:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	015a      	lsls	r2, r3, #5
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	4413      	add	r3, r2
 8009c6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c6e:	461a      	mov	r2, r3
 8009c70:	2300      	movs	r3, #0
 8009c72:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	3301      	adds	r3, #1
 8009c78:	613b      	str	r3, [r7, #16]
 8009c7a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009c7e:	461a      	mov	r2, r3
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d3e3      	bcc.n	8009c4e <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c92:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	4a18      	ldr	r2, [pc, #96]	@ (8009cf8 <USB_HostInit+0x158>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d10b      	bne.n	8009cb4 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ca2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	4a15      	ldr	r2, [pc, #84]	@ (8009cfc <USB_HostInit+0x15c>)
 8009ca8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4a14      	ldr	r2, [pc, #80]	@ (8009d00 <USB_HostInit+0x160>)
 8009cae:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8009cb2:	e009      	b.n	8009cc8 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2280      	movs	r2, #128	@ 0x80
 8009cb8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	4a11      	ldr	r2, [pc, #68]	@ (8009d04 <USB_HostInit+0x164>)
 8009cbe:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	4a11      	ldr	r2, [pc, #68]	@ (8009d08 <USB_HostInit+0x168>)
 8009cc4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009cc8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d105      	bne.n	8009cdc <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	699b      	ldr	r3, [r3, #24]
 8009cd4:	f043 0210 	orr.w	r2, r3, #16
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	699a      	ldr	r2, [r3, #24]
 8009ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8009d0c <USB_HostInit+0x16c>)
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3718      	adds	r7, #24
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009cf4:	b004      	add	sp, #16
 8009cf6:	4770      	bx	lr
 8009cf8:	40040000 	.word	0x40040000
 8009cfc:	01000200 	.word	0x01000200
 8009d00:	00e00300 	.word	0x00e00300
 8009d04:	00600080 	.word	0x00600080
 8009d08:	004000e0 	.word	0x004000e0
 8009d0c:	a3200008 	.word	0xa3200008

08009d10 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b085      	sub	sp, #20
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
 8009d18:	460b      	mov	r3, r1
 8009d1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	68fa      	ldr	r2, [r7, #12]
 8009d2a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009d2e:	f023 0303 	bic.w	r3, r3, #3
 8009d32:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	78fb      	ldrb	r3, [r7, #3]
 8009d3e:	f003 0303 	and.w	r3, r3, #3
 8009d42:	68f9      	ldr	r1, [r7, #12]
 8009d44:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009d4c:	78fb      	ldrb	r3, [r7, #3]
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d107      	bne.n	8009d62 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009d58:	461a      	mov	r2, r3
 8009d5a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009d5e:	6053      	str	r3, [r2, #4]
 8009d60:	e00c      	b.n	8009d7c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8009d62:	78fb      	ldrb	r3, [r7, #3]
 8009d64:	2b02      	cmp	r3, #2
 8009d66:	d107      	bne.n	8009d78 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f241 7370 	movw	r3, #6000	@ 0x1770
 8009d74:	6053      	str	r3, [r2, #4]
 8009d76:	e001      	b.n	8009d7c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8009d78:	2301      	movs	r3, #1
 8009d7a:	e000      	b.n	8009d7e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8009d7c:	2300      	movs	r3, #0
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3714      	adds	r7, #20
 8009d82:	46bd      	mov	sp, r7
 8009d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d88:	4770      	bx	lr

08009d8a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d8a:	b580      	push	{r7, lr}
 8009d8c:	b084      	sub	sp, #16
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009d96:	2300      	movs	r3, #0
 8009d98:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009daa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	68fa      	ldr	r2, [r7, #12]
 8009db0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009db8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009dba:	2064      	movs	r0, #100	@ 0x64
 8009dbc:	f7f8 f8c2 	bl	8001f44 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	68fa      	ldr	r2, [r7, #12]
 8009dc4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009dc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009dcc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009dce:	200a      	movs	r0, #10
 8009dd0:	f7f8 f8b8 	bl	8001f44 <HAL_Delay>

  return HAL_OK;
 8009dd4:	2300      	movs	r3, #0
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3710      	adds	r7, #16
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009dde:	b480      	push	{r7}
 8009de0:	b085      	sub	sp, #20
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
 8009de6:	460b      	mov	r3, r1
 8009de8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009dee:	2300      	movs	r3, #0
 8009df0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009e02:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d109      	bne.n	8009e22 <USB_DriveVbus+0x44>
 8009e0e:	78fb      	ldrb	r3, [r7, #3]
 8009e10:	2b01      	cmp	r3, #1
 8009e12:	d106      	bne.n	8009e22 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	68fa      	ldr	r2, [r7, #12]
 8009e18:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009e1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009e20:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009e28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e2c:	d109      	bne.n	8009e42 <USB_DriveVbus+0x64>
 8009e2e:	78fb      	ldrb	r3, [r7, #3]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d106      	bne.n	8009e42 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009e3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e40:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009e42:	2300      	movs	r3, #0
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3714      	adds	r7, #20
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr

08009e50 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8009e50:	b480      	push	{r7}
 8009e52:	b085      	sub	sp, #20
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	0c5b      	lsrs	r3, r3, #17
 8009e6e:	f003 0303 	and.w	r3, r3, #3
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3714      	adds	r7, #20
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr

08009e7e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8009e7e:	b480      	push	{r7}
 8009e80:	b085      	sub	sp, #20
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	b29b      	uxth	r3, r3
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3714      	adds	r7, #20
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b088      	sub	sp, #32
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	4608      	mov	r0, r1
 8009eaa:	4611      	mov	r1, r2
 8009eac:	461a      	mov	r2, r3
 8009eae:	4603      	mov	r3, r0
 8009eb0:	70fb      	strb	r3, [r7, #3]
 8009eb2:	460b      	mov	r3, r1
 8009eb4:	70bb      	strb	r3, [r7, #2]
 8009eb6:	4613      	mov	r3, r2
 8009eb8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8009ec2:	78fb      	ldrb	r3, [r7, #3]
 8009ec4:	015a      	lsls	r2, r3, #5
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	4413      	add	r3, r2
 8009eca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ece:	461a      	mov	r2, r3
 8009ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ed4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009ed6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009eda:	2b03      	cmp	r3, #3
 8009edc:	d87c      	bhi.n	8009fd8 <USB_HC_Init+0x138>
 8009ede:	a201      	add	r2, pc, #4	@ (adr r2, 8009ee4 <USB_HC_Init+0x44>)
 8009ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ee4:	08009ef5 	.word	0x08009ef5
 8009ee8:	08009f9b 	.word	0x08009f9b
 8009eec:	08009ef5 	.word	0x08009ef5
 8009ef0:	08009f5d 	.word	0x08009f5d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009ef4:	78fb      	ldrb	r3, [r7, #3]
 8009ef6:	015a      	lsls	r2, r3, #5
 8009ef8:	693b      	ldr	r3, [r7, #16]
 8009efa:	4413      	add	r3, r2
 8009efc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f00:	461a      	mov	r2, r3
 8009f02:	f240 439d 	movw	r3, #1181	@ 0x49d
 8009f06:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009f08:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	da10      	bge.n	8009f32 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009f10:	78fb      	ldrb	r3, [r7, #3]
 8009f12:	015a      	lsls	r2, r3, #5
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	4413      	add	r3, r2
 8009f18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f1c:	68db      	ldr	r3, [r3, #12]
 8009f1e:	78fa      	ldrb	r2, [r7, #3]
 8009f20:	0151      	lsls	r1, r2, #5
 8009f22:	693a      	ldr	r2, [r7, #16]
 8009f24:	440a      	add	r2, r1
 8009f26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f2e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8009f30:	e055      	b.n	8009fde <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	4a6f      	ldr	r2, [pc, #444]	@ (800a0f4 <USB_HC_Init+0x254>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d151      	bne.n	8009fde <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009f3a:	78fb      	ldrb	r3, [r7, #3]
 8009f3c:	015a      	lsls	r2, r3, #5
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	4413      	add	r3, r2
 8009f42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f46:	68db      	ldr	r3, [r3, #12]
 8009f48:	78fa      	ldrb	r2, [r7, #3]
 8009f4a:	0151      	lsls	r1, r2, #5
 8009f4c:	693a      	ldr	r2, [r7, #16]
 8009f4e:	440a      	add	r2, r1
 8009f50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f54:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009f58:	60d3      	str	r3, [r2, #12]
      break;
 8009f5a:	e040      	b.n	8009fde <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009f5c:	78fb      	ldrb	r3, [r7, #3]
 8009f5e:	015a      	lsls	r2, r3, #5
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	4413      	add	r3, r2
 8009f64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f68:	461a      	mov	r2, r3
 8009f6a:	f240 639d 	movw	r3, #1693	@ 0x69d
 8009f6e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009f70:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	da34      	bge.n	8009fe2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009f78:	78fb      	ldrb	r3, [r7, #3]
 8009f7a:	015a      	lsls	r2, r3, #5
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	4413      	add	r3, r2
 8009f80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f84:	68db      	ldr	r3, [r3, #12]
 8009f86:	78fa      	ldrb	r2, [r7, #3]
 8009f88:	0151      	lsls	r1, r2, #5
 8009f8a:	693a      	ldr	r2, [r7, #16]
 8009f8c:	440a      	add	r2, r1
 8009f8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f96:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009f98:	e023      	b.n	8009fe2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009f9a:	78fb      	ldrb	r3, [r7, #3]
 8009f9c:	015a      	lsls	r2, r3, #5
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	4413      	add	r3, r2
 8009fa2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	f240 2325 	movw	r3, #549	@ 0x225
 8009fac:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009fae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	da17      	bge.n	8009fe6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009fb6:	78fb      	ldrb	r3, [r7, #3]
 8009fb8:	015a      	lsls	r2, r3, #5
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	4413      	add	r3, r2
 8009fbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fc2:	68db      	ldr	r3, [r3, #12]
 8009fc4:	78fa      	ldrb	r2, [r7, #3]
 8009fc6:	0151      	lsls	r1, r2, #5
 8009fc8:	693a      	ldr	r2, [r7, #16]
 8009fca:	440a      	add	r2, r1
 8009fcc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009fd0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8009fd4:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009fd6:	e006      	b.n	8009fe6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	77fb      	strb	r3, [r7, #31]
      break;
 8009fdc:	e004      	b.n	8009fe8 <USB_HC_Init+0x148>
      break;
 8009fde:	bf00      	nop
 8009fe0:	e002      	b.n	8009fe8 <USB_HC_Init+0x148>
      break;
 8009fe2:	bf00      	nop
 8009fe4:	e000      	b.n	8009fe8 <USB_HC_Init+0x148>
      break;
 8009fe6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009fe8:	78fb      	ldrb	r3, [r7, #3]
 8009fea:	015a      	lsls	r2, r3, #5
 8009fec:	693b      	ldr	r3, [r7, #16]
 8009fee:	4413      	add	r3, r2
 8009ff0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ff4:	461a      	mov	r2, r3
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009ffa:	78fb      	ldrb	r3, [r7, #3]
 8009ffc:	015a      	lsls	r2, r3, #5
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	4413      	add	r3, r2
 800a002:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a006:	68db      	ldr	r3, [r3, #12]
 800a008:	78fa      	ldrb	r2, [r7, #3]
 800a00a:	0151      	lsls	r1, r2, #5
 800a00c:	693a      	ldr	r2, [r7, #16]
 800a00e:	440a      	add	r2, r1
 800a010:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a014:	f043 0302 	orr.w	r3, r3, #2
 800a018:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a020:	699a      	ldr	r2, [r3, #24]
 800a022:	78fb      	ldrb	r3, [r7, #3]
 800a024:	f003 030f 	and.w	r3, r3, #15
 800a028:	2101      	movs	r1, #1
 800a02a:	fa01 f303 	lsl.w	r3, r1, r3
 800a02e:	6939      	ldr	r1, [r7, #16]
 800a030:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a034:	4313      	orrs	r3, r2
 800a036:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	699b      	ldr	r3, [r3, #24]
 800a03c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a044:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	da03      	bge.n	800a054 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a04c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a050:	61bb      	str	r3, [r7, #24]
 800a052:	e001      	b.n	800a058 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800a054:	2300      	movs	r3, #0
 800a056:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f7ff fef9 	bl	8009e50 <USB_GetHostSpeed>
 800a05e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a060:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a064:	2b02      	cmp	r3, #2
 800a066:	d106      	bne.n	800a076 <USB_HC_Init+0x1d6>
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2b02      	cmp	r3, #2
 800a06c:	d003      	beq.n	800a076 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a06e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a072:	617b      	str	r3, [r7, #20]
 800a074:	e001      	b.n	800a07a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a076:	2300      	movs	r3, #0
 800a078:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a07a:	787b      	ldrb	r3, [r7, #1]
 800a07c:	059b      	lsls	r3, r3, #22
 800a07e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a082:	78bb      	ldrb	r3, [r7, #2]
 800a084:	02db      	lsls	r3, r3, #11
 800a086:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a08a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a08c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a090:	049b      	lsls	r3, r3, #18
 800a092:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a096:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800a098:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a09a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a09e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a0a0:	69bb      	ldr	r3, [r7, #24]
 800a0a2:	431a      	orrs	r2, r3
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a0a8:	78fa      	ldrb	r2, [r7, #3]
 800a0aa:	0151      	lsls	r1, r2, #5
 800a0ac:	693a      	ldr	r2, [r7, #16]
 800a0ae:	440a      	add	r2, r1
 800a0b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a0b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a0b8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a0ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a0be:	2b03      	cmp	r3, #3
 800a0c0:	d003      	beq.n	800a0ca <USB_HC_Init+0x22a>
 800a0c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d10f      	bne.n	800a0ea <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a0ca:	78fb      	ldrb	r3, [r7, #3]
 800a0cc:	015a      	lsls	r2, r3, #5
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	78fa      	ldrb	r2, [r7, #3]
 800a0da:	0151      	lsls	r1, r2, #5
 800a0dc:	693a      	ldr	r2, [r7, #16]
 800a0de:	440a      	add	r2, r1
 800a0e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a0e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a0e8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a0ea:	7ffb      	ldrb	r3, [r7, #31]
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3720      	adds	r7, #32
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}
 800a0f4:	40040000 	.word	0x40040000

0800a0f8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b08c      	sub	sp, #48	@ 0x30
 800a0fc:	af02      	add	r7, sp, #8
 800a0fe:	60f8      	str	r0, [r7, #12]
 800a100:	60b9      	str	r1, [r7, #8]
 800a102:	4613      	mov	r3, r2
 800a104:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	785b      	ldrb	r3, [r3, #1]
 800a10e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800a110:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a114:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	4a5d      	ldr	r2, [pc, #372]	@ (800a290 <USB_HC_StartXfer+0x198>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d12f      	bne.n	800a17e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800a11e:	79fb      	ldrb	r3, [r7, #7]
 800a120:	2b01      	cmp	r3, #1
 800a122:	d11c      	bne.n	800a15e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	7c9b      	ldrb	r3, [r3, #18]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d003      	beq.n	800a134 <USB_HC_StartXfer+0x3c>
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	7c9b      	ldrb	r3, [r3, #18]
 800a130:	2b02      	cmp	r3, #2
 800a132:	d124      	bne.n	800a17e <USB_HC_StartXfer+0x86>
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	799b      	ldrb	r3, [r3, #6]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d120      	bne.n	800a17e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800a13c:	69fb      	ldr	r3, [r7, #28]
 800a13e:	015a      	lsls	r2, r3, #5
 800a140:	6a3b      	ldr	r3, [r7, #32]
 800a142:	4413      	add	r3, r2
 800a144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a148:	68db      	ldr	r3, [r3, #12]
 800a14a:	69fa      	ldr	r2, [r7, #28]
 800a14c:	0151      	lsls	r1, r2, #5
 800a14e:	6a3a      	ldr	r2, [r7, #32]
 800a150:	440a      	add	r2, r1
 800a152:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a15a:	60d3      	str	r3, [r2, #12]
 800a15c:	e00f      	b.n	800a17e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	791b      	ldrb	r3, [r3, #4]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d10b      	bne.n	800a17e <USB_HC_StartXfer+0x86>
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	795b      	ldrb	r3, [r3, #5]
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	d107      	bne.n	800a17e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	785b      	ldrb	r3, [r3, #1]
 800a172:	4619      	mov	r1, r3
 800a174:	68f8      	ldr	r0, [r7, #12]
 800a176:	f000 fb6b 	bl	800a850 <USB_DoPing>
        return HAL_OK;
 800a17a:	2300      	movs	r3, #0
 800a17c:	e232      	b.n	800a5e4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	799b      	ldrb	r3, [r3, #6]
 800a182:	2b01      	cmp	r3, #1
 800a184:	d158      	bne.n	800a238 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800a186:	2301      	movs	r3, #1
 800a188:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	78db      	ldrb	r3, [r3, #3]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d007      	beq.n	800a1a2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a192:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a194:	68ba      	ldr	r2, [r7, #8]
 800a196:	8a92      	ldrh	r2, [r2, #20]
 800a198:	fb03 f202 	mul.w	r2, r3, r2
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	61da      	str	r2, [r3, #28]
 800a1a0:	e07c      	b.n	800a29c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	7c9b      	ldrb	r3, [r3, #18]
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d130      	bne.n	800a20c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	6a1b      	ldr	r3, [r3, #32]
 800a1ae:	2bbc      	cmp	r3, #188	@ 0xbc
 800a1b0:	d918      	bls.n	800a1e4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800a1b2:	68bb      	ldr	r3, [r7, #8]
 800a1b4:	8a9b      	ldrh	r3, [r3, #20]
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	69da      	ldr	r2, [r3, #28]
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	68db      	ldr	r3, [r3, #12]
 800a1c8:	2b01      	cmp	r3, #1
 800a1ca:	d003      	beq.n	800a1d4 <USB_HC_StartXfer+0xdc>
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	2b02      	cmp	r3, #2
 800a1d2:	d103      	bne.n	800a1dc <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	2202      	movs	r2, #2
 800a1d8:	60da      	str	r2, [r3, #12]
 800a1da:	e05f      	b.n	800a29c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	2201      	movs	r2, #1
 800a1e0:	60da      	str	r2, [r3, #12]
 800a1e2:	e05b      	b.n	800a29c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	6a1a      	ldr	r2, [r3, #32]
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	2b01      	cmp	r3, #1
 800a1f2:	d007      	beq.n	800a204 <USB_HC_StartXfer+0x10c>
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	68db      	ldr	r3, [r3, #12]
 800a1f8:	2b02      	cmp	r3, #2
 800a1fa:	d003      	beq.n	800a204 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	2204      	movs	r2, #4
 800a200:	60da      	str	r2, [r3, #12]
 800a202:	e04b      	b.n	800a29c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	2203      	movs	r2, #3
 800a208:	60da      	str	r2, [r3, #12]
 800a20a:	e047      	b.n	800a29c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800a20c:	79fb      	ldrb	r3, [r7, #7]
 800a20e:	2b01      	cmp	r3, #1
 800a210:	d10d      	bne.n	800a22e <USB_HC_StartXfer+0x136>
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	6a1b      	ldr	r3, [r3, #32]
 800a216:	68ba      	ldr	r2, [r7, #8]
 800a218:	8a92      	ldrh	r2, [r2, #20]
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d907      	bls.n	800a22e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a21e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a220:	68ba      	ldr	r2, [r7, #8]
 800a222:	8a92      	ldrh	r2, [r2, #20]
 800a224:	fb03 f202 	mul.w	r2, r3, r2
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	61da      	str	r2, [r3, #28]
 800a22c:	e036      	b.n	800a29c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	6a1a      	ldr	r2, [r3, #32]
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	61da      	str	r2, [r3, #28]
 800a236:	e031      	b.n	800a29c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	6a1b      	ldr	r3, [r3, #32]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d018      	beq.n	800a272 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	6a1b      	ldr	r3, [r3, #32]
 800a244:	68ba      	ldr	r2, [r7, #8]
 800a246:	8a92      	ldrh	r2, [r2, #20]
 800a248:	4413      	add	r3, r2
 800a24a:	3b01      	subs	r3, #1
 800a24c:	68ba      	ldr	r2, [r7, #8]
 800a24e:	8a92      	ldrh	r2, [r2, #20]
 800a250:	fbb3 f3f2 	udiv	r3, r3, r2
 800a254:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800a256:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a258:	8b7b      	ldrh	r3, [r7, #26]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d90b      	bls.n	800a276 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800a25e:	8b7b      	ldrh	r3, [r7, #26]
 800a260:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a262:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a264:	68ba      	ldr	r2, [r7, #8]
 800a266:	8a92      	ldrh	r2, [r2, #20]
 800a268:	fb03 f202 	mul.w	r2, r3, r2
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	61da      	str	r2, [r3, #28]
 800a270:	e001      	b.n	800a276 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800a272:	2301      	movs	r3, #1
 800a274:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	78db      	ldrb	r3, [r3, #3]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d00a      	beq.n	800a294 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a27e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a280:	68ba      	ldr	r2, [r7, #8]
 800a282:	8a92      	ldrh	r2, [r2, #20]
 800a284:	fb03 f202 	mul.w	r2, r3, r2
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	61da      	str	r2, [r3, #28]
 800a28c:	e006      	b.n	800a29c <USB_HC_StartXfer+0x1a4>
 800a28e:	bf00      	nop
 800a290:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	6a1a      	ldr	r2, [r3, #32]
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	69db      	ldr	r3, [r3, #28]
 800a2a0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a2a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a2a6:	04d9      	lsls	r1, r3, #19
 800a2a8:	4ba3      	ldr	r3, [pc, #652]	@ (800a538 <USB_HC_StartXfer+0x440>)
 800a2aa:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a2ac:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	7d9b      	ldrb	r3, [r3, #22]
 800a2b2:	075b      	lsls	r3, r3, #29
 800a2b4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a2b8:	69f9      	ldr	r1, [r7, #28]
 800a2ba:	0148      	lsls	r0, r1, #5
 800a2bc:	6a39      	ldr	r1, [r7, #32]
 800a2be:	4401      	add	r1, r0
 800a2c0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a2c4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a2c6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a2c8:	79fb      	ldrb	r3, [r7, #7]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d009      	beq.n	800a2e2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	6999      	ldr	r1, [r3, #24]
 800a2d2:	69fb      	ldr	r3, [r7, #28]
 800a2d4:	015a      	lsls	r2, r3, #5
 800a2d6:	6a3b      	ldr	r3, [r7, #32]
 800a2d8:	4413      	add	r3, r2
 800a2da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a2de:	460a      	mov	r2, r1
 800a2e0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a2e2:	6a3b      	ldr	r3, [r7, #32]
 800a2e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	f003 0301 	and.w	r3, r3, #1
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	bf0c      	ite	eq
 800a2f2:	2301      	moveq	r3, #1
 800a2f4:	2300      	movne	r3, #0
 800a2f6:	b2db      	uxtb	r3, r3
 800a2f8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	015a      	lsls	r2, r3, #5
 800a2fe:	6a3b      	ldr	r3, [r7, #32]
 800a300:	4413      	add	r3, r2
 800a302:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	69fa      	ldr	r2, [r7, #28]
 800a30a:	0151      	lsls	r1, r2, #5
 800a30c:	6a3a      	ldr	r2, [r7, #32]
 800a30e:	440a      	add	r2, r1
 800a310:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a314:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a318:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a31a:	69fb      	ldr	r3, [r7, #28]
 800a31c:	015a      	lsls	r2, r3, #5
 800a31e:	6a3b      	ldr	r3, [r7, #32]
 800a320:	4413      	add	r3, r2
 800a322:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a326:	681a      	ldr	r2, [r3, #0]
 800a328:	7e7b      	ldrb	r3, [r7, #25]
 800a32a:	075b      	lsls	r3, r3, #29
 800a32c:	69f9      	ldr	r1, [r7, #28]
 800a32e:	0148      	lsls	r0, r1, #5
 800a330:	6a39      	ldr	r1, [r7, #32]
 800a332:	4401      	add	r1, r0
 800a334:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800a338:	4313      	orrs	r3, r2
 800a33a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800a33c:	68bb      	ldr	r3, [r7, #8]
 800a33e:	799b      	ldrb	r3, [r3, #6]
 800a340:	2b01      	cmp	r3, #1
 800a342:	f040 80c3 	bne.w	800a4cc <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	7c5b      	ldrb	r3, [r3, #17]
 800a34a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a34c:	68ba      	ldr	r2, [r7, #8]
 800a34e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a350:	4313      	orrs	r3, r2
 800a352:	69fa      	ldr	r2, [r7, #28]
 800a354:	0151      	lsls	r1, r2, #5
 800a356:	6a3a      	ldr	r2, [r7, #32]
 800a358:	440a      	add	r2, r1
 800a35a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a35e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a362:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800a364:	69fb      	ldr	r3, [r7, #28]
 800a366:	015a      	lsls	r2, r3, #5
 800a368:	6a3b      	ldr	r3, [r7, #32]
 800a36a:	4413      	add	r3, r2
 800a36c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a370:	68db      	ldr	r3, [r3, #12]
 800a372:	69fa      	ldr	r2, [r7, #28]
 800a374:	0151      	lsls	r1, r2, #5
 800a376:	6a3a      	ldr	r2, [r7, #32]
 800a378:	440a      	add	r2, r1
 800a37a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a37e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a382:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	79db      	ldrb	r3, [r3, #7]
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d123      	bne.n	800a3d4 <USB_HC_StartXfer+0x2dc>
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	78db      	ldrb	r3, [r3, #3]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d11f      	bne.n	800a3d4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a394:	69fb      	ldr	r3, [r7, #28]
 800a396:	015a      	lsls	r2, r3, #5
 800a398:	6a3b      	ldr	r3, [r7, #32]
 800a39a:	4413      	add	r3, r2
 800a39c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	69fa      	ldr	r2, [r7, #28]
 800a3a4:	0151      	lsls	r1, r2, #5
 800a3a6:	6a3a      	ldr	r2, [r7, #32]
 800a3a8:	440a      	add	r2, r1
 800a3aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a3ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3b2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800a3b4:	69fb      	ldr	r3, [r7, #28]
 800a3b6:	015a      	lsls	r2, r3, #5
 800a3b8:	6a3b      	ldr	r3, [r7, #32]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3c0:	68db      	ldr	r3, [r3, #12]
 800a3c2:	69fa      	ldr	r2, [r7, #28]
 800a3c4:	0151      	lsls	r1, r2, #5
 800a3c6:	6a3a      	ldr	r2, [r7, #32]
 800a3c8:	440a      	add	r2, r1
 800a3ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a3ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3d2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	7c9b      	ldrb	r3, [r3, #18]
 800a3d8:	2b01      	cmp	r3, #1
 800a3da:	d003      	beq.n	800a3e4 <USB_HC_StartXfer+0x2ec>
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	7c9b      	ldrb	r3, [r3, #18]
 800a3e0:	2b03      	cmp	r3, #3
 800a3e2:	d117      	bne.n	800a414 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a3e8:	2b01      	cmp	r3, #1
 800a3ea:	d113      	bne.n	800a414 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	78db      	ldrb	r3, [r3, #3]
 800a3f0:	2b01      	cmp	r3, #1
 800a3f2:	d10f      	bne.n	800a414 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a3f4:	69fb      	ldr	r3, [r7, #28]
 800a3f6:	015a      	lsls	r2, r3, #5
 800a3f8:	6a3b      	ldr	r3, [r7, #32]
 800a3fa:	4413      	add	r3, r2
 800a3fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	69fa      	ldr	r2, [r7, #28]
 800a404:	0151      	lsls	r1, r2, #5
 800a406:	6a3a      	ldr	r2, [r7, #32]
 800a408:	440a      	add	r2, r1
 800a40a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a40e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a412:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	7c9b      	ldrb	r3, [r3, #18]
 800a418:	2b01      	cmp	r3, #1
 800a41a:	d162      	bne.n	800a4e2 <USB_HC_StartXfer+0x3ea>
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	78db      	ldrb	r3, [r3, #3]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d15e      	bne.n	800a4e2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	68db      	ldr	r3, [r3, #12]
 800a428:	3b01      	subs	r3, #1
 800a42a:	2b03      	cmp	r3, #3
 800a42c:	d858      	bhi.n	800a4e0 <USB_HC_StartXfer+0x3e8>
 800a42e:	a201      	add	r2, pc, #4	@ (adr r2, 800a434 <USB_HC_StartXfer+0x33c>)
 800a430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a434:	0800a445 	.word	0x0800a445
 800a438:	0800a467 	.word	0x0800a467
 800a43c:	0800a489 	.word	0x0800a489
 800a440:	0800a4ab 	.word	0x0800a4ab
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800a444:	69fb      	ldr	r3, [r7, #28]
 800a446:	015a      	lsls	r2, r3, #5
 800a448:	6a3b      	ldr	r3, [r7, #32]
 800a44a:	4413      	add	r3, r2
 800a44c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a450:	685b      	ldr	r3, [r3, #4]
 800a452:	69fa      	ldr	r2, [r7, #28]
 800a454:	0151      	lsls	r1, r2, #5
 800a456:	6a3a      	ldr	r2, [r7, #32]
 800a458:	440a      	add	r2, r1
 800a45a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a45e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a462:	6053      	str	r3, [r2, #4]
          break;
 800a464:	e03d      	b.n	800a4e2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800a466:	69fb      	ldr	r3, [r7, #28]
 800a468:	015a      	lsls	r2, r3, #5
 800a46a:	6a3b      	ldr	r3, [r7, #32]
 800a46c:	4413      	add	r3, r2
 800a46e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	69fa      	ldr	r2, [r7, #28]
 800a476:	0151      	lsls	r1, r2, #5
 800a478:	6a3a      	ldr	r2, [r7, #32]
 800a47a:	440a      	add	r2, r1
 800a47c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a480:	f043 030e 	orr.w	r3, r3, #14
 800a484:	6053      	str	r3, [r2, #4]
          break;
 800a486:	e02c      	b.n	800a4e2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800a488:	69fb      	ldr	r3, [r7, #28]
 800a48a:	015a      	lsls	r2, r3, #5
 800a48c:	6a3b      	ldr	r3, [r7, #32]
 800a48e:	4413      	add	r3, r2
 800a490:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a494:	685b      	ldr	r3, [r3, #4]
 800a496:	69fa      	ldr	r2, [r7, #28]
 800a498:	0151      	lsls	r1, r2, #5
 800a49a:	6a3a      	ldr	r2, [r7, #32]
 800a49c:	440a      	add	r2, r1
 800a49e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a4a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a4a6:	6053      	str	r3, [r2, #4]
          break;
 800a4a8:	e01b      	b.n	800a4e2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800a4aa:	69fb      	ldr	r3, [r7, #28]
 800a4ac:	015a      	lsls	r2, r3, #5
 800a4ae:	6a3b      	ldr	r3, [r7, #32]
 800a4b0:	4413      	add	r3, r2
 800a4b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	69fa      	ldr	r2, [r7, #28]
 800a4ba:	0151      	lsls	r1, r2, #5
 800a4bc:	6a3a      	ldr	r2, [r7, #32]
 800a4be:	440a      	add	r2, r1
 800a4c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a4c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a4c8:	6053      	str	r3, [r2, #4]
          break;
 800a4ca:	e00a      	b.n	800a4e2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a4cc:	69fb      	ldr	r3, [r7, #28]
 800a4ce:	015a      	lsls	r2, r3, #5
 800a4d0:	6a3b      	ldr	r3, [r7, #32]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4d8:	461a      	mov	r2, r3
 800a4da:	2300      	movs	r3, #0
 800a4dc:	6053      	str	r3, [r2, #4]
 800a4de:	e000      	b.n	800a4e2 <USB_HC_StartXfer+0x3ea>
          break;
 800a4e0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a4e2:	69fb      	ldr	r3, [r7, #28]
 800a4e4:	015a      	lsls	r2, r3, #5
 800a4e6:	6a3b      	ldr	r3, [r7, #32]
 800a4e8:	4413      	add	r3, r2
 800a4ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a4f8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	78db      	ldrb	r3, [r3, #3]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d004      	beq.n	800a50c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a508:	613b      	str	r3, [r7, #16]
 800a50a:	e003      	b.n	800a514 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a50c:	693b      	ldr	r3, [r7, #16]
 800a50e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a512:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a51a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a51c:	69fb      	ldr	r3, [r7, #28]
 800a51e:	015a      	lsls	r2, r3, #5
 800a520:	6a3b      	ldr	r3, [r7, #32]
 800a522:	4413      	add	r3, r2
 800a524:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a528:	461a      	mov	r2, r3
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a52e:	79fb      	ldrb	r3, [r7, #7]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d003      	beq.n	800a53c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800a534:	2300      	movs	r3, #0
 800a536:	e055      	b.n	800a5e4 <USB_HC_StartXfer+0x4ec>
 800a538:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	78db      	ldrb	r3, [r3, #3]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d14e      	bne.n	800a5e2 <USB_HC_StartXfer+0x4ea>
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	6a1b      	ldr	r3, [r3, #32]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d04a      	beq.n	800a5e2 <USB_HC_StartXfer+0x4ea>
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	79db      	ldrb	r3, [r3, #7]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d146      	bne.n	800a5e2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	7c9b      	ldrb	r3, [r3, #18]
 800a558:	2b03      	cmp	r3, #3
 800a55a:	d831      	bhi.n	800a5c0 <USB_HC_StartXfer+0x4c8>
 800a55c:	a201      	add	r2, pc, #4	@ (adr r2, 800a564 <USB_HC_StartXfer+0x46c>)
 800a55e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a562:	bf00      	nop
 800a564:	0800a575 	.word	0x0800a575
 800a568:	0800a599 	.word	0x0800a599
 800a56c:	0800a575 	.word	0x0800a575
 800a570:	0800a599 	.word	0x0800a599
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	6a1b      	ldr	r3, [r3, #32]
 800a578:	3303      	adds	r3, #3
 800a57a:	089b      	lsrs	r3, r3, #2
 800a57c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a57e:	8afa      	ldrh	r2, [r7, #22]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a584:	b29b      	uxth	r3, r3
 800a586:	429a      	cmp	r2, r3
 800a588:	d91c      	bls.n	800a5c4 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	699b      	ldr	r3, [r3, #24]
 800a58e:	f043 0220 	orr.w	r2, r3, #32
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	619a      	str	r2, [r3, #24]
        }
        break;
 800a596:	e015      	b.n	800a5c4 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	6a1b      	ldr	r3, [r3, #32]
 800a59c:	3303      	adds	r3, #3
 800a59e:	089b      	lsrs	r3, r3, #2
 800a5a0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a5a2:	8afa      	ldrh	r2, [r7, #22]
 800a5a4:	6a3b      	ldr	r3, [r7, #32]
 800a5a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a5aa:	691b      	ldr	r3, [r3, #16]
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	429a      	cmp	r2, r3
 800a5b0:	d90a      	bls.n	800a5c8 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	699b      	ldr	r3, [r3, #24]
 800a5b6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	619a      	str	r2, [r3, #24]
        }
        break;
 800a5be:	e003      	b.n	800a5c8 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800a5c0:	bf00      	nop
 800a5c2:	e002      	b.n	800a5ca <USB_HC_StartXfer+0x4d2>
        break;
 800a5c4:	bf00      	nop
 800a5c6:	e000      	b.n	800a5ca <USB_HC_StartXfer+0x4d2>
        break;
 800a5c8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	6999      	ldr	r1, [r3, #24]
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	785a      	ldrb	r2, [r3, #1]
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	6a1b      	ldr	r3, [r3, #32]
 800a5d6:	b29b      	uxth	r3, r3
 800a5d8:	2000      	movs	r0, #0
 800a5da:	9000      	str	r0, [sp, #0]
 800a5dc:	68f8      	ldr	r0, [r7, #12]
 800a5de:	f7ff f9cf 	bl	8009980 <USB_WritePacket>
  }

  return HAL_OK;
 800a5e2:	2300      	movs	r3, #0
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3728      	adds	r7, #40	@ 0x28
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b085      	sub	sp, #20
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a5fe:	695b      	ldr	r3, [r3, #20]
 800a600:	b29b      	uxth	r3, r3
}
 800a602:	4618      	mov	r0, r3
 800a604:	3714      	adds	r7, #20
 800a606:	46bd      	mov	sp, r7
 800a608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60c:	4770      	bx	lr

0800a60e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a60e:	b480      	push	{r7}
 800a610:	b089      	sub	sp, #36	@ 0x24
 800a612:	af00      	add	r7, sp, #0
 800a614:	6078      	str	r0, [r7, #4]
 800a616:	460b      	mov	r3, r1
 800a618:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a61e:	78fb      	ldrb	r3, [r7, #3]
 800a620:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a622:	2300      	movs	r3, #0
 800a624:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a626:	69bb      	ldr	r3, [r7, #24]
 800a628:	015a      	lsls	r2, r3, #5
 800a62a:	69fb      	ldr	r3, [r7, #28]
 800a62c:	4413      	add	r3, r2
 800a62e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	0c9b      	lsrs	r3, r3, #18
 800a636:	f003 0303 	and.w	r3, r3, #3
 800a63a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a63c:	69bb      	ldr	r3, [r7, #24]
 800a63e:	015a      	lsls	r2, r3, #5
 800a640:	69fb      	ldr	r3, [r7, #28]
 800a642:	4413      	add	r3, r2
 800a644:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	0fdb      	lsrs	r3, r3, #31
 800a64c:	f003 0301 	and.w	r3, r3, #1
 800a650:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800a652:	69bb      	ldr	r3, [r7, #24]
 800a654:	015a      	lsls	r2, r3, #5
 800a656:	69fb      	ldr	r3, [r7, #28]
 800a658:	4413      	add	r3, r2
 800a65a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	0fdb      	lsrs	r3, r3, #31
 800a662:	f003 0301 	and.w	r3, r3, #1
 800a666:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	f003 0320 	and.w	r3, r3, #32
 800a670:	2b20      	cmp	r3, #32
 800a672:	d10d      	bne.n	800a690 <USB_HC_Halt+0x82>
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d10a      	bne.n	800a690 <USB_HC_Halt+0x82>
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d005      	beq.n	800a68c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	2b01      	cmp	r3, #1
 800a684:	d002      	beq.n	800a68c <USB_HC_Halt+0x7e>
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	2b03      	cmp	r3, #3
 800a68a:	d101      	bne.n	800a690 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800a68c:	2300      	movs	r3, #0
 800a68e:	e0d8      	b.n	800a842 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d002      	beq.n	800a69c <USB_HC_Halt+0x8e>
 800a696:	697b      	ldr	r3, [r7, #20]
 800a698:	2b02      	cmp	r3, #2
 800a69a:	d173      	bne.n	800a784 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a69c:	69bb      	ldr	r3, [r7, #24]
 800a69e:	015a      	lsls	r2, r3, #5
 800a6a0:	69fb      	ldr	r3, [r7, #28]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	69ba      	ldr	r2, [r7, #24]
 800a6ac:	0151      	lsls	r1, r2, #5
 800a6ae:	69fa      	ldr	r2, [r7, #28]
 800a6b0:	440a      	add	r2, r1
 800a6b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a6b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a6ba:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	f003 0320 	and.w	r3, r3, #32
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d14a      	bne.n	800a75e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d133      	bne.n	800a73c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a6d4:	69bb      	ldr	r3, [r7, #24]
 800a6d6:	015a      	lsls	r2, r3, #5
 800a6d8:	69fb      	ldr	r3, [r7, #28]
 800a6da:	4413      	add	r3, r2
 800a6dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	69ba      	ldr	r2, [r7, #24]
 800a6e4:	0151      	lsls	r1, r2, #5
 800a6e6:	69fa      	ldr	r2, [r7, #28]
 800a6e8:	440a      	add	r2, r1
 800a6ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a6ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a6f2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a6f4:	69bb      	ldr	r3, [r7, #24]
 800a6f6:	015a      	lsls	r2, r3, #5
 800a6f8:	69fb      	ldr	r3, [r7, #28]
 800a6fa:	4413      	add	r3, r2
 800a6fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	69ba      	ldr	r2, [r7, #24]
 800a704:	0151      	lsls	r1, r2, #5
 800a706:	69fa      	ldr	r2, [r7, #28]
 800a708:	440a      	add	r2, r1
 800a70a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a70e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a712:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	3301      	adds	r3, #1
 800a718:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a720:	d82e      	bhi.n	800a780 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a722:	69bb      	ldr	r3, [r7, #24]
 800a724:	015a      	lsls	r2, r3, #5
 800a726:	69fb      	ldr	r3, [r7, #28]
 800a728:	4413      	add	r3, r2
 800a72a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a734:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a738:	d0ec      	beq.n	800a714 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a73a:	e081      	b.n	800a840 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a73c:	69bb      	ldr	r3, [r7, #24]
 800a73e:	015a      	lsls	r2, r3, #5
 800a740:	69fb      	ldr	r3, [r7, #28]
 800a742:	4413      	add	r3, r2
 800a744:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	69ba      	ldr	r2, [r7, #24]
 800a74c:	0151      	lsls	r1, r2, #5
 800a74e:	69fa      	ldr	r2, [r7, #28]
 800a750:	440a      	add	r2, r1
 800a752:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a756:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a75a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a75c:	e070      	b.n	800a840 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a75e:	69bb      	ldr	r3, [r7, #24]
 800a760:	015a      	lsls	r2, r3, #5
 800a762:	69fb      	ldr	r3, [r7, #28]
 800a764:	4413      	add	r3, r2
 800a766:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	69ba      	ldr	r2, [r7, #24]
 800a76e:	0151      	lsls	r1, r2, #5
 800a770:	69fa      	ldr	r2, [r7, #28]
 800a772:	440a      	add	r2, r1
 800a774:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a778:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a77c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a77e:	e05f      	b.n	800a840 <USB_HC_Halt+0x232>
            break;
 800a780:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a782:	e05d      	b.n	800a840 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a784:	69bb      	ldr	r3, [r7, #24]
 800a786:	015a      	lsls	r2, r3, #5
 800a788:	69fb      	ldr	r3, [r7, #28]
 800a78a:	4413      	add	r3, r2
 800a78c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	69ba      	ldr	r2, [r7, #24]
 800a794:	0151      	lsls	r1, r2, #5
 800a796:	69fa      	ldr	r2, [r7, #28]
 800a798:	440a      	add	r2, r1
 800a79a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a79e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a7a2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a7a4:	69fb      	ldr	r3, [r7, #28]
 800a7a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a7aa:	691b      	ldr	r3, [r3, #16]
 800a7ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d133      	bne.n	800a81c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a7b4:	69bb      	ldr	r3, [r7, #24]
 800a7b6:	015a      	lsls	r2, r3, #5
 800a7b8:	69fb      	ldr	r3, [r7, #28]
 800a7ba:	4413      	add	r3, r2
 800a7bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	69ba      	ldr	r2, [r7, #24]
 800a7c4:	0151      	lsls	r1, r2, #5
 800a7c6:	69fa      	ldr	r2, [r7, #28]
 800a7c8:	440a      	add	r2, r1
 800a7ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a7ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a7d2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a7d4:	69bb      	ldr	r3, [r7, #24]
 800a7d6:	015a      	lsls	r2, r3, #5
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	4413      	add	r3, r2
 800a7dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	69ba      	ldr	r2, [r7, #24]
 800a7e4:	0151      	lsls	r1, r2, #5
 800a7e6:	69fa      	ldr	r2, [r7, #28]
 800a7e8:	440a      	add	r2, r1
 800a7ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a7ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a7f2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a800:	d81d      	bhi.n	800a83e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	015a      	lsls	r2, r3, #5
 800a806:	69fb      	ldr	r3, [r7, #28]
 800a808:	4413      	add	r3, r2
 800a80a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a814:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a818:	d0ec      	beq.n	800a7f4 <USB_HC_Halt+0x1e6>
 800a81a:	e011      	b.n	800a840 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a81c:	69bb      	ldr	r3, [r7, #24]
 800a81e:	015a      	lsls	r2, r3, #5
 800a820:	69fb      	ldr	r3, [r7, #28]
 800a822:	4413      	add	r3, r2
 800a824:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	69ba      	ldr	r2, [r7, #24]
 800a82c:	0151      	lsls	r1, r2, #5
 800a82e:	69fa      	ldr	r2, [r7, #28]
 800a830:	440a      	add	r2, r1
 800a832:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a836:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a83a:	6013      	str	r3, [r2, #0]
 800a83c:	e000      	b.n	800a840 <USB_HC_Halt+0x232>
          break;
 800a83e:	bf00      	nop
    }
  }

  return HAL_OK;
 800a840:	2300      	movs	r3, #0
}
 800a842:	4618      	mov	r0, r3
 800a844:	3724      	adds	r7, #36	@ 0x24
 800a846:	46bd      	mov	sp, r7
 800a848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84c:	4770      	bx	lr
	...

0800a850 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a850:	b480      	push	{r7}
 800a852:	b087      	sub	sp, #28
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	460b      	mov	r3, r1
 800a85a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a860:	78fb      	ldrb	r3, [r7, #3]
 800a862:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a864:	2301      	movs	r3, #1
 800a866:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	04da      	lsls	r2, r3, #19
 800a86c:	4b15      	ldr	r3, [pc, #84]	@ (800a8c4 <USB_DoPing+0x74>)
 800a86e:	4013      	ands	r3, r2
 800a870:	693a      	ldr	r2, [r7, #16]
 800a872:	0151      	lsls	r1, r2, #5
 800a874:	697a      	ldr	r2, [r7, #20]
 800a876:	440a      	add	r2, r1
 800a878:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a87c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a880:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a882:	693b      	ldr	r3, [r7, #16]
 800a884:	015a      	lsls	r2, r3, #5
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	4413      	add	r3, r2
 800a88a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a898:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a8a0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	015a      	lsls	r2, r3, #5
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	4413      	add	r3, r2
 800a8aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a8b4:	2300      	movs	r3, #0
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	371c      	adds	r7, #28
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr
 800a8c2:	bf00      	nop
 800a8c4:	1ff80000 	.word	0x1ff80000

0800a8c8 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b096      	sub	sp, #88	@ 0x58
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	60f8      	str	r0, [r7, #12]
 800a8d0:	60b9      	str	r1, [r7, #8]
 800a8d2:	607a      	str	r2, [r7, #4]
 800a8d4:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	3303      	adds	r3, #3
 800a8da:	f023 0303 	bic.w	r3, r3, #3
 800a8de:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a8e0:	f3ef 8310 	mrs	r3, PRIMASK
 800a8e4:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 800a8e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 800a8e8:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800a8ea:	b672      	cpsid	i
#endif
    return(int_posture);
 800a8ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 800a8ee:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800a8f0:	4b55      	ldr	r3, [pc, #340]	@ (800aa48 <_tx_byte_allocate+0x180>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8fe:	621a      	str	r2, [r3, #32]
 800a900:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a902:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a906:	f383 8810 	msr	PRIMASK, r3
}
 800a90a:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800a90c:	6879      	ldr	r1, [r7, #4]
 800a90e:	68f8      	ldr	r0, [r7, #12]
 800a910:	f000 f9b2 	bl	800ac78 <_tx_byte_pool_search>
 800a914:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a916:	f3ef 8310 	mrs	r3, PRIMASK
 800a91a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800a91c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800a91e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800a920:	b672      	cpsid	i
    return(int_posture);
 800a922:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800a924:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800a926:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d002      	beq.n	800a932 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800a92c:	2301      	movs	r3, #1
 800a92e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a930:	e006      	b.n	800a940 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	6a1b      	ldr	r3, [r3, #32]
 800a936:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a938:	429a      	cmp	r2, r3
 800a93a:	d101      	bne.n	800a940 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800a93c:	2301      	movs	r3, #1
 800a93e:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 800a940:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a942:	2b00      	cmp	r3, #0
 800a944:	d0d9      	beq.n	800a8fa <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a94a:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800a94c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d008      	beq.n	800a964 <_tx_byte_allocate+0x9c>
 800a952:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a954:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a956:	6a3b      	ldr	r3, [r7, #32]
 800a958:	f383 8810 	msr	PRIMASK, r3
}
 800a95c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800a95e:	2300      	movs	r3, #0
 800a960:	653b      	str	r3, [r7, #80]	@ 0x50
 800a962:	e06c      	b.n	800aa3e <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d061      	beq.n	800aa2e <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800a96a:	4b38      	ldr	r3, [pc, #224]	@ (800aa4c <_tx_byte_allocate+0x184>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d007      	beq.n	800a982 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 800a972:	2310      	movs	r3, #16
 800a974:	653b      	str	r3, [r7, #80]	@ 0x50
 800a976:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a978:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a97a:	69fb      	ldr	r3, [r7, #28]
 800a97c:	f383 8810 	msr	PRIMASK, r3
}
 800a980:	e05d      	b.n	800aa3e <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 800a982:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a984:	4a32      	ldr	r2, [pc, #200]	@ (800aa50 <_tx_byte_allocate+0x188>)
 800a986:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800a988:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a98a:	68fa      	ldr	r2, [r7, #12]
 800a98c:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800a98e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a990:	68ba      	ldr	r2, [r7, #8]
 800a992:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 800a994:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a996:	687a      	ldr	r2, [r7, #4]
 800a998:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800a99a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a99c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a9a0:	1c5a      	adds	r2, r3, #1
 800a9a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9a4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9ac:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9b2:	1c5a      	adds	r2, r3, #1
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800a9b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d109      	bne.n	800a9d2 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9c2:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800a9c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9c8:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800a9ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9ce:	675a      	str	r2, [r3, #116]	@ 0x74
 800a9d0:	e011      	b.n	800a9f6 <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800a9d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a9dc:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800a9de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9e2:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800a9e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a9e8:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800a9ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9ee:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800a9f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9f4:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800a9f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9f8:	2209      	movs	r2, #9
 800a9fa:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a9fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9fe:	2201      	movs	r2, #1
 800aa00:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800aa02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa04:	683a      	ldr	r2, [r7, #0]
 800aa06:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800aa08:	4b10      	ldr	r3, [pc, #64]	@ (800aa4c <_tx_byte_allocate+0x184>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	3301      	adds	r3, #1
 800aa0e:	4a0f      	ldr	r2, [pc, #60]	@ (800aa4c <_tx_byte_allocate+0x184>)
 800aa10:	6013      	str	r3, [r2, #0]
 800aa12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa14:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa16:	69bb      	ldr	r3, [r7, #24]
 800aa18:	f383 8810 	msr	PRIMASK, r3
}
 800aa1c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800aa1e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800aa20:	f003 f8aa 	bl	800db78 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800aa24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa2a:	653b      	str	r3, [r7, #80]	@ 0x50
 800aa2c:	e007      	b.n	800aa3e <_tx_byte_allocate+0x176>
 800aa2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa30:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	f383 8810 	msr	PRIMASK, r3
}
 800aa38:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800aa3a:	2310      	movs	r3, #16
 800aa3c:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 800aa3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800aa40:	4618      	mov	r0, r3
 800aa42:	3758      	adds	r7, #88	@ 0x58
 800aa44:	46bd      	mov	sp, r7
 800aa46:	bd80      	pop	{r7, pc}
 800aa48:	200159bc 	.word	0x200159bc
 800aa4c:	20015a54 	.word	0x20015a54
 800aa50:	0800aa55 	.word	0x0800aa55

0800aa54 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b08e      	sub	sp, #56	@ 0x38
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
 800aa5c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aa5e:	f3ef 8310 	mrs	r3, PRIMASK
 800aa62:	623b      	str	r3, [r7, #32]
    return(posture);
 800aa64:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800aa66:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aa68:	b672      	cpsid	i
    return(int_posture);
 800aa6a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800aa6c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800aa72:	4a33      	ldr	r2, [pc, #204]	@ (800ab40 <_tx_byte_pool_cleanup+0xec>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d158      	bne.n	800ab2a <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800aa7e:	683a      	ldr	r2, [r7, #0]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d152      	bne.n	800ab2a <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa88:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800aa8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d04c      	beq.n	800ab2a <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 800aa90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	4a2b      	ldr	r2, [pc, #172]	@ (800ab44 <_tx_byte_pool_cleanup+0xf0>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d147      	bne.n	800ab2a <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800aa9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d043      	beq.n	800ab2a <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800aaa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaac:	1e5a      	subs	r2, r3, #1
 800aaae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab0:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800aab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aab6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800aab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d103      	bne.n	800aac6 <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800aabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac0:	2200      	movs	r2, #0
 800aac2:	625a      	str	r2, [r3, #36]	@ 0x24
 800aac4:	e013      	b.n	800aaee <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aaca:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aad0:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800aad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aad6:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800aad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aada:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aadc:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 800aade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aae2:	687a      	ldr	r2, [r7, #4]
 800aae4:	429a      	cmp	r2, r3
 800aae6:	d102      	bne.n	800aaee <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800aae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aaec:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaf2:	2b09      	cmp	r3, #9
 800aaf4:	d119      	bne.n	800ab2a <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2210      	movs	r2, #16
 800aafa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800aafe:	4b12      	ldr	r3, [pc, #72]	@ (800ab48 <_tx_byte_pool_cleanup+0xf4>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	3301      	adds	r3, #1
 800ab04:	4a10      	ldr	r2, [pc, #64]	@ (800ab48 <_tx_byte_pool_cleanup+0xf4>)
 800ab06:	6013      	str	r3, [r2, #0]
 800ab08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab0a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	f383 8810 	msr	PRIMASK, r3
}
 800ab12:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f002 ff2f 	bl	800d978 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ab1a:	f3ef 8310 	mrs	r3, PRIMASK
 800ab1e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ab20:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ab22:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ab24:	b672      	cpsid	i
    return(int_posture);
 800ab26:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800ab28:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab2c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	f383 8810 	msr	PRIMASK, r3
}
 800ab34:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800ab36:	bf00      	nop
 800ab38:	3738      	adds	r7, #56	@ 0x38
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	bf00      	nop
 800ab40:	0800aa55 	.word	0x0800aa55
 800ab44:	42595445 	.word	0x42595445
 800ab48:	20015a54 	.word	0x20015a54

0800ab4c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b08e      	sub	sp, #56	@ 0x38
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	60f8      	str	r0, [r7, #12]
 800ab54:	60b9      	str	r1, [r7, #8]
 800ab56:	607a      	str	r2, [r7, #4]
 800ab58:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800ab5a:	2234      	movs	r2, #52	@ 0x34
 800ab5c:	2100      	movs	r1, #0
 800ab5e:	68f8      	ldr	r0, [r7, #12]
 800ab60:	f00d ff82 	bl	8018a68 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	f023 0303 	bic.w	r3, r3, #3
 800ab6a:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	68ba      	ldr	r2, [r7, #8]
 800ab70:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	687a      	ldr	r2, [r7, #4]
 800ab76:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	683a      	ldr	r2, [r7, #0]
 800ab7c:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	687a      	ldr	r2, [r7, #4]
 800ab82:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	687a      	ldr	r2, [r7, #4]
 800ab88:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	f1a3 0208 	sub.w	r2, r3, #8
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2202      	movs	r2, #2
 800ab98:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800ab9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	4413      	add	r3, r2
 800aba4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800aba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aba8:	3b04      	subs	r3, #4
 800abaa:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800abb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800abb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abb8:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800abba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abbc:	3b04      	subs	r3, #4
 800abbe:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800abc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800abc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abc6:	687a      	ldr	r2, [r7, #4]
 800abc8:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800abce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800abd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abd4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800abd6:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800abdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abde:	3304      	adds	r3, #4
 800abe0:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800abe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abe4:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800abe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe8:	4a1f      	ldr	r2, [pc, #124]	@ (800ac68 <_tx_byte_pool_create+0x11c>)
 800abea:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2200      	movs	r2, #0
 800abf0:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800abf2:	f3ef 8310 	mrs	r3, PRIMASK
 800abf6:	61bb      	str	r3, [r7, #24]
    return(posture);
 800abf8:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800abfa:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800abfc:	b672      	cpsid	i
    return(int_posture);
 800abfe:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800ac00:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	4a19      	ldr	r2, [pc, #100]	@ (800ac6c <_tx_byte_pool_create+0x120>)
 800ac06:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800ac08:	4b19      	ldr	r3, [pc, #100]	@ (800ac70 <_tx_byte_pool_create+0x124>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d109      	bne.n	800ac24 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800ac10:	4a18      	ldr	r2, [pc, #96]	@ (800ac74 <_tx_byte_pool_create+0x128>)
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	68fa      	ldr	r2, [r7, #12]
 800ac1a:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	68fa      	ldr	r2, [r7, #12]
 800ac20:	631a      	str	r2, [r3, #48]	@ 0x30
 800ac22:	e011      	b.n	800ac48 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800ac24:	4b13      	ldr	r3, [pc, #76]	@ (800ac74 <_tx_byte_pool_create+0x128>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800ac2a:	6a3b      	ldr	r3, [r7, #32]
 800ac2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac2e:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800ac30:	6a3b      	ldr	r3, [r7, #32]
 800ac32:	68fa      	ldr	r2, [r7, #12]
 800ac34:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800ac36:	69fb      	ldr	r3, [r7, #28]
 800ac38:	68fa      	ldr	r2, [r7, #12]
 800ac3a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	69fa      	ldr	r2, [r7, #28]
 800ac40:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	6a3a      	ldr	r2, [r7, #32]
 800ac46:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800ac48:	4b09      	ldr	r3, [pc, #36]	@ (800ac70 <_tx_byte_pool_create+0x124>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	3301      	adds	r3, #1
 800ac4e:	4a08      	ldr	r2, [pc, #32]	@ (800ac70 <_tx_byte_pool_create+0x124>)
 800ac50:	6013      	str	r3, [r2, #0]
 800ac52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac54:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	f383 8810 	msr	PRIMASK, r3
}
 800ac5c:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800ac5e:	2300      	movs	r3, #0
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	3738      	adds	r7, #56	@ 0x38
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}
 800ac68:	ffffeeee 	.word	0xffffeeee
 800ac6c:	42595445 	.word	0x42595445
 800ac70:	200159b0 	.word	0x200159b0
 800ac74:	200159ac 	.word	0x200159ac

0800ac78 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b097      	sub	sp, #92	@ 0x5c
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
 800ac80:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 800ac82:	2300      	movs	r3, #0
 800ac84:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ac86:	f3ef 8310 	mrs	r3, PRIMASK
 800ac8a:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800ac8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800ac8e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ac90:	b672      	cpsid	i
    return(int_posture);
 800ac92:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 800ac94:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	689a      	ldr	r2, [r3, #8]
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	68db      	ldr	r3, [r3, #12]
 800ac9e:	3b02      	subs	r3, #2
 800aca0:	00db      	lsls	r3, r3, #3
 800aca2:	4413      	add	r3, r2
 800aca4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 800aca6:	683a      	ldr	r2, [r7, #0]
 800aca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acaa:	429a      	cmp	r2, r3
 800acac:	d308      	bcc.n	800acc0 <_tx_byte_pool_search+0x48>
 800acae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acb0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800acb2:	69fb      	ldr	r3, [r7, #28]
 800acb4:	f383 8810 	msr	PRIMASK, r3
}
 800acb8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800acba:	2300      	movs	r3, #0
 800acbc:	653b      	str	r3, [r7, #80]	@ 0x50
 800acbe:	e0dd      	b.n	800ae7c <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800acc0:	4b72      	ldr	r3, [pc, #456]	@ (800ae8c <_tx_byte_pool_search+0x214>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800acca:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	695b      	ldr	r3, [r3, #20]
 800acd0:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	68db      	ldr	r3, [r3, #12]
 800acd6:	3301      	adds	r3, #1
 800acd8:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 800acda:	2300      	movs	r3, #0
 800acdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800acde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ace0:	3304      	adds	r3, #4
 800ace2:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800ace4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ace6:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800ace8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	4a68      	ldr	r2, [pc, #416]	@ (800ae90 <_tx_byte_pool_search+0x218>)
 800acee:	4293      	cmp	r3, r2
 800acf0:	d143      	bne.n	800ad7a <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800acf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d104      	bne.n	800ad02 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800acfc:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800acfe:	2301      	movs	r3, #1
 800ad00:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800ad02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad04:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 800ad06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800ad0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad10:	1ad3      	subs	r3, r2, r3
 800ad12:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800ad14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad16:	3b08      	subs	r3, #8
 800ad18:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800ad1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d257      	bcs.n	800add2 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800ad22:	2300      	movs	r3, #0
 800ad24:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800ad26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad28:	3304      	adds	r3, #4
 800ad2a:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800ad2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad2e:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800ad30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	4a56      	ldr	r2, [pc, #344]	@ (800ae90 <_tx_byte_pool_search+0x218>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d113      	bne.n	800ad62 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800ad3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad3c:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 800ad3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad40:	681a      	ldr	r2, [r3, #0]
 800ad42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad44:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	68db      	ldr	r3, [r3, #12]
 800ad4a:	1e5a      	subs	r2, r3, #1
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	695b      	ldr	r3, [r3, #20]
 800ad54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d114      	bne.n	800ad84 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ad5e:	615a      	str	r2, [r3, #20]
 800ad60:	e010      	b.n	800ad84 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800ad62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad64:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800ad66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 800ad6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d008      	beq.n	800ad84 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 800ad72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad74:	3b01      	subs	r3, #1
 800ad76:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad78:	e004      	b.n	800ad84 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800ad7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad7c:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 800ad7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 800ad84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d002      	beq.n	800ad90 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800ad8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad8c:	3b01      	subs	r3, #1
 800ad8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad92:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	f383 8810 	msr	PRIMASK, r3
}
 800ad9a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ad9c:	f3ef 8310 	mrs	r3, PRIMASK
 800ada0:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ada2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ada4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ada6:	b672      	cpsid	i
    return(int_posture);
 800ada8:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800adaa:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6a1b      	ldr	r3, [r3, #32]
 800adb0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d009      	beq.n	800adca <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	695b      	ldr	r3, [r3, #20]
 800adba:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	68db      	ldr	r3, [r3, #12]
 800adc0:	3301      	adds	r3, #1
 800adc2:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800adc8:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800adca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d186      	bne.n	800acde <_tx_byte_pool_search+0x66>
 800add0:	e000      	b.n	800add4 <_tx_byte_pool_search+0x15c>
                    break;
 800add2:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800add4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800add6:	2b00      	cmp	r3, #0
 800add8:	d048      	beq.n	800ae6c <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800adda:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	1ad3      	subs	r3, r2, r3
 800ade0:	2b13      	cmp	r3, #19
 800ade2:	d91e      	bls.n	800ae22 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	3308      	adds	r3, #8
 800ade8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800adea:	4413      	add	r3, r2
 800adec:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800adee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adf0:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800adf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adf4:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800adf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adfc:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800adfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae00:	3304      	adds	r3, #4
 800ae02:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800ae04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae06:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800ae08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae0a:	4a21      	ldr	r2, [pc, #132]	@ (800ae90 <_tx_byte_pool_search+0x218>)
 800ae0c:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	68db      	ldr	r3, [r3, #12]
 800ae12:	1c5a      	adds	r2, r3, #1
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800ae18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae1c:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800ae22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae24:	3304      	adds	r3, #4
 800ae26:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800ae28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae2a:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800ae2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae2e:	687a      	ldr	r2, [r7, #4]
 800ae30:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	689a      	ldr	r2, [r3, #8]
 800ae36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae38:	1ad3      	subs	r3, r2, r3
 800ae3a:	f1a3 0208 	sub.w	r2, r3, #8
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	695b      	ldr	r3, [r3, #20]
 800ae46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d105      	bne.n	800ae58 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800ae4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae4e:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 800ae50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae52:	681a      	ldr	r2, [r3, #0]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	615a      	str	r2, [r3, #20]
 800ae58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae5a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f383 8810 	msr	PRIMASK, r3
}
 800ae62:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800ae64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae66:	3308      	adds	r3, #8
 800ae68:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae6a:	e007      	b.n	800ae7c <_tx_byte_pool_search+0x204>
 800ae6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae6e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	f383 8810 	msr	PRIMASK, r3
}
 800ae76:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 800ae7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	375c      	adds	r7, #92	@ 0x5c
 800ae82:	46bd      	mov	sp, r7
 800ae84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop
 800ae8c:	200159bc 	.word	0x200159bc
 800ae90:	ffffeeee 	.word	0xffffeeee

0800ae94 <_tx_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_release(VOID *memory_ptr)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b09e      	sub	sp, #120	@ 0x78
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
UCHAR               **block_link_ptr;
UCHAR               **suspend_info_ptr;


    /* Default to successful status.  */
    status =  TX_SUCCESS;
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Set the pool pointer to NULL.  */
    pool_ptr =  TX_NULL;
 800aea0:	2300      	movs	r3, #0
 800aea2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aea4:	f3ef 8310 	mrs	r3, PRIMASK
 800aea8:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800aeaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800aeac:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800aeae:	b672      	cpsid	i
    return(int_posture);
 800aeb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Lockout interrupts.  */
    TX_DISABLE
 800aeb2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Determine if the memory pointer is valid.  */
    work_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(memory_ptr);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (work_ptr != TX_NULL)
 800aeb8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d027      	beq.n	800af0e <_tx_byte_release+0x7a>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800aebe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aec0:	3b08      	subs	r3, #8
 800aec2:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800aec4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aec6:	3304      	adds	r3, #4
 800aec8:	667b      	str	r3, [r7, #100]	@ 0x64
        free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800aeca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aecc:	663b      	str	r3, [r7, #96]	@ 0x60
        if ((*free_ptr) != TX_BYTE_BLOCK_FREE)
 800aece:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4a7e      	ldr	r2, [pc, #504]	@ (800b0cc <_tx_byte_release+0x238>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d017      	beq.n	800af08 <_tx_byte_release+0x74>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800aed8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aeda:	3304      	adds	r3, #4
 800aedc:	667b      	str	r3, [r7, #100]	@ 0x64
            byte_pool_ptr =  TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 800aede:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
            pool_ptr =  *byte_pool_ptr;
 800aee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* See if we have a valid pool pointer.  */
            if (pool_ptr == TX_NULL)
 800aee8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d102      	bne.n	800aef4 <_tx_byte_release+0x60>
            {

                /* Return pointer error.  */
                status =  TX_PTR_ERROR;
 800aeee:	2303      	movs	r3, #3
 800aef0:	673b      	str	r3, [r7, #112]	@ 0x70
 800aef2:	e00e      	b.n	800af12 <_tx_byte_release+0x7e>
            }
            else
            {

                /* See if we have a valid pool.  */
                if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800aef4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	4a75      	ldr	r2, [pc, #468]	@ (800b0d0 <_tx_byte_release+0x23c>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d009      	beq.n	800af12 <_tx_byte_release+0x7e>
                {

                    /* Return pointer error.  */
                    status =  TX_PTR_ERROR;
 800aefe:	2303      	movs	r3, #3
 800af00:	673b      	str	r3, [r7, #112]	@ 0x70

                    /* Reset the pool pointer is NULL.  */
                    pool_ptr =  TX_NULL;
 800af02:	2300      	movs	r3, #0
 800af04:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800af06:	e004      	b.n	800af12 <_tx_byte_release+0x7e>
        }
        else
        {

            /* Return pointer error.  */
            status =  TX_PTR_ERROR;
 800af08:	2303      	movs	r3, #3
 800af0a:	673b      	str	r3, [r7, #112]	@ 0x70
 800af0c:	e001      	b.n	800af12 <_tx_byte_release+0x7e>
    }
    else
    {

        /* Return pointer error.  */
        status =  TX_PTR_ERROR;
 800af0e:	2303      	movs	r3, #3
 800af10:	673b      	str	r3, [r7, #112]	@ 0x70
    }

    /* Determine if the pointer is valid.  */
    if (pool_ptr == TX_NULL)
 800af12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af14:	2b00      	cmp	r3, #0
 800af16:	d105      	bne.n	800af24 <_tx_byte_release+0x90>
 800af18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af1e:	f383 8810 	msr	PRIMASK, r3
}
 800af22:	e0cd      	b.n	800b0c0 <_tx_byte_release+0x22c>
    {

        /* At this point, we know that the pointer is valid.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800af24:	4b6b      	ldr	r3, [pc, #428]	@ (800b0d4 <_tx_byte_release+0x240>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800af2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af2e:	621a      	str	r2, [r3, #32]

        /* Log this kernel call.  */
        TX_EL_BYTE_RELEASE_INSERT

        /* Release the memory.  */
        temp_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800af30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800af32:	3304      	adds	r3, #4
 800af34:	667b      	str	r3, [r7, #100]	@ 0x64
        free_ptr =   TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800af36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800af38:	663b      	str	r3, [r7, #96]	@ 0x60
        *free_ptr =  TX_BYTE_BLOCK_FREE;
 800af3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800af3c:	4a63      	ldr	r2, [pc, #396]	@ (800b0cc <_tx_byte_release+0x238>)
 800af3e:	601a      	str	r2, [r3, #0]

        /* Update the number of available bytes in the pool.  */
        block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800af40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800af42:	657b      	str	r3, [r7, #84]	@ 0x54
        next_block_ptr =  *block_link_ptr;
 800af44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	653b      	str	r3, [r7, #80]	@ 0x50
        pool_ptr -> tx_byte_pool_available =
            pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 800af4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af4c:	689b      	ldr	r3, [r3, #8]
 800af4e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800af50:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800af52:	1a8a      	subs	r2, r1, r2
 800af54:	441a      	add	r2, r3
        pool_ptr -> tx_byte_pool_available =
 800af56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af58:	609a      	str	r2, [r3, #8]

        /* Determine if the free block is prior to current search pointer.  */
        if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 800af5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af5c:	695b      	ldr	r3, [r3, #20]
 800af5e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800af60:	429a      	cmp	r2, r3
 800af62:	d202      	bcs.n	800af6a <_tx_byte_release+0xd6>
        {

            /* Yes, update the search pointer to the released block.  */
            pool_ptr -> tx_byte_pool_search =  work_ptr;
 800af64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af66:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800af68:	615a      	str	r2, [r3, #20]
        }

        /* Determine if there are threads suspended on this byte pool.  */
        if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800af6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af6e:	2b00      	cmp	r3, #0
 800af70:	f000 80a0 	beq.w	800b0b4 <_tx_byte_release+0x220>
        {

            /* Now examine the suspension list to find threads waiting for
               memory.  Maybe it is now available!  */
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800af74:	e08e      	b.n	800b094 <_tx_byte_release+0x200>
            {

                /* Pickup the first suspended thread pointer.  */
                susp_thread_ptr =  pool_ptr -> tx_byte_pool_suspension_list;
 800af76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af7a:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the size of the memory the thread is requesting.  */
                memory_size =  susp_thread_ptr -> tx_thread_suspend_info;
 800af7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800af80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af84:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af86:	6a3b      	ldr	r3, [r7, #32]
 800af88:	f383 8810 	msr	PRIMASK, r3
}
 800af8c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* See if the request can be satisfied.  */
                work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800af8e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800af90:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800af92:	f7ff fe71 	bl	800ac78 <_tx_byte_pool_search>
 800af96:	66b8      	str	r0, [r7, #104]	@ 0x68
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800af98:	f3ef 8310 	mrs	r3, PRIMASK
 800af9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800af9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800afa0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800afa2:	b672      	cpsid	i
    return(int_posture);
 800afa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

                /* Optional processing extension.  */
                TX_BYTE_RELEASE_EXTENSION

                /* Disable interrupts.  */
                TX_DISABLE
 800afa6:	677b      	str	r3, [r7, #116]	@ 0x74

                /* Indicate that this thread is the current owner.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800afa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afaa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800afac:	621a      	str	r2, [r3, #32]

                /* If there is not enough memory, break this loop!  */
                if (work_ptr == TX_NULL)
 800afae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d075      	beq.n	800b0a0 <_tx_byte_release+0x20c>
                  /* Break out of the loop.  */
                    break;
                }

                /* Check to make sure the thread is still suspended.  */
                if (susp_thread_ptr ==  pool_ptr -> tx_byte_pool_suspension_list)
 800afb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800afba:	429a      	cmp	r2, r3
 800afbc:	d147      	bne.n	800b04e <_tx_byte_release+0x1ba>
                {

                    /* Also, makes sure the memory size is the same.  */
                    if (susp_thread_ptr -> tx_thread_suspend_info == memory_size)
 800afbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afc0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800afc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d142      	bne.n	800b04e <_tx_byte_release+0x1ba>
                    {

                        /* Remove the suspended thread from the list.  */

                        /* Decrement the number of threads suspended.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800afc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afcc:	1e5a      	subs	r2, r3, #1
 800afce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afd0:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800afd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afd6:	647b      	str	r3, [r7, #68]	@ 0x44

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800afd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d103      	bne.n	800afe6 <_tx_byte_release+0x152>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800afde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afe0:	2200      	movs	r2, #0
 800afe2:	625a      	str	r2, [r3, #36]	@ 0x24
 800afe4:	e00e      	b.n	800b004 <_tx_byte_release+0x170>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the list head pointer.  */
                            next_thread =                                susp_thread_ptr -> tx_thread_suspended_next;
 800afe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800afea:	643b      	str	r3, [r7, #64]	@ 0x40
                            pool_ptr -> tx_byte_pool_suspension_list =   next_thread;
 800afec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aff0:	625a      	str	r2, [r3, #36]	@ 0x24

                            /* Update the links of the adjacent threads.  */
                            previous_thread =                              susp_thread_ptr -> tx_thread_suspended_previous;
 800aff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800aff8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800affa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800affc:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 800affe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b000:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b002:	671a      	str	r2, [r3, #112]	@ 0x70
                        }

                        /* Prepare for resumption of the thread.  */

                        /* Clear cleanup routine to avoid timeout.  */
                        susp_thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b006:	2200      	movs	r2, #0
 800b008:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Return this block pointer to the suspended thread waiting for
                           a block.  */
                        suspend_info_ptr =   TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(susp_thread_ptr -> tx_thread_additional_suspend_info);
 800b00a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b00c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b00e:	63bb      	str	r3, [r7, #56]	@ 0x38
                        *suspend_info_ptr =  work_ptr;
 800b010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b012:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b014:	601a      	str	r2, [r3, #0]

                        /* Clear the memory pointer to indicate that it was given to the suspended thread.  */
                        work_ptr =  TX_NULL;
 800b016:	2300      	movs	r3, #0
 800b018:	66bb      	str	r3, [r7, #104]	@ 0x68

                        /* Put return status into the thread control block.  */
                        susp_thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b01a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b01c:	2200      	movs	r2, #0
 800b01e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* Restore interrupts.  */
                        TX_RESTORE
#else
                        /* Temporarily disable preemption.  */
                        _tx_thread_preempt_disable++;
 800b022:	4b2d      	ldr	r3, [pc, #180]	@ (800b0d8 <_tx_byte_release+0x244>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	3301      	adds	r3, #1
 800b028:	4a2b      	ldr	r2, [pc, #172]	@ (800b0d8 <_tx_byte_release+0x244>)
 800b02a:	6013      	str	r3, [r2, #0]
 800b02c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b02e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	f383 8810 	msr	PRIMASK, r3
}
 800b036:	bf00      	nop

                        /* Restore interrupts.  */
                        TX_RESTORE

                        /* Resume thread.  */
                        _tx_thread_system_resume(susp_thread_ptr);
 800b038:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800b03a:	f002 fc9d 	bl	800d978 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b03e:	f3ef 8310 	mrs	r3, PRIMASK
 800b042:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b044:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b046:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b048:	b672      	cpsid	i
    return(int_posture);
 800b04a:	69bb      	ldr	r3, [r7, #24]
#endif

                        /* Lockout interrupts.  */
                        TX_DISABLE
 800b04c:	677b      	str	r3, [r7, #116]	@ 0x74
                    }
                }

                /* Determine if the memory was given to the suspended thread.  */
                if (work_ptr != TX_NULL)
 800b04e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b050:	2b00      	cmp	r3, #0
 800b052:	d01f      	beq.n	800b094 <_tx_byte_release+0x200>

                    /* No, it wasn't given to the suspended thread.  */

                    /* Put the memory back on the available list since this thread is no longer
                       suspended.  */
                    work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800b054:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b056:	3b08      	subs	r3, #8
 800b058:	66bb      	str	r3, [r7, #104]	@ 0x68
                    temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800b05a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b05c:	3304      	adds	r3, #4
 800b05e:	667b      	str	r3, [r7, #100]	@ 0x64
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800b060:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b062:	663b      	str	r3, [r7, #96]	@ 0x60
                    *free_ptr =  TX_BYTE_BLOCK_FREE;
 800b064:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b066:	4a19      	ldr	r2, [pc, #100]	@ (800b0cc <_tx_byte_release+0x238>)
 800b068:	601a      	str	r2, [r3, #0]

                    /* Update the number of available bytes in the pool.  */
                    block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800b06a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b06c:	657b      	str	r3, [r7, #84]	@ 0x54
                    next_block_ptr =  *block_link_ptr;
 800b06e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	653b      	str	r3, [r7, #80]	@ 0x50
                    pool_ptr -> tx_byte_pool_available =
                        pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 800b074:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b076:	689b      	ldr	r3, [r3, #8]
 800b078:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b07a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b07c:	1a8a      	subs	r2, r1, r2
 800b07e:	441a      	add	r2, r3
                    pool_ptr -> tx_byte_pool_available =
 800b080:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b082:	609a      	str	r2, [r3, #8]

                    /* Determine if the current pointer is before the search pointer.  */
                    if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 800b084:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b086:	695b      	ldr	r3, [r3, #20]
 800b088:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d202      	bcs.n	800b094 <_tx_byte_release+0x200>
                    {

                        /* Yes, update the search pointer.  */
                        pool_ptr -> tx_byte_pool_search =  work_ptr;
 800b08e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b090:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b092:	615a      	str	r2, [r3, #20]
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800b094:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b098:	2b00      	cmp	r3, #0
 800b09a:	f47f af6c 	bne.w	800af76 <_tx_byte_release+0xe2>
 800b09e:	e000      	b.n	800b0a2 <_tx_byte_release+0x20e>
                    break;
 800b0a0:	bf00      	nop
 800b0a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b0a4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	f383 8810 	msr	PRIMASK, r3
}
 800b0ac:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Check for preemption.  */
            _tx_thread_system_preempt_check();
 800b0ae:	f002 fc29 	bl	800d904 <_tx_thread_system_preempt_check>
 800b0b2:	e005      	b.n	800b0c0 <_tx_byte_release+0x22c>
 800b0b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b0b6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	f383 8810 	msr	PRIMASK, r3
}
 800b0be:	bf00      	nop
            TX_RESTORE
        }
    }

    /* Return completion status.  */
    return(status);
 800b0c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3778      	adds	r7, #120	@ 0x78
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}
 800b0ca:	bf00      	nop
 800b0cc:	ffffeeee 	.word	0xffffeeee
 800b0d0:	42595445 	.word	0x42595445
 800b0d4:	200159bc 	.word	0x200159bc
 800b0d8:	20015a54 	.word	0x20015a54

0800b0dc <_tx_event_flags_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_event_flags_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b08e      	sub	sp, #56	@ 0x38
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b0e6:	f3ef 8310 	mrs	r3, PRIMASK
 800b0ea:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b0ec:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b0ee:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b0f0:	b672      	cpsid	i
    return(int_posture);
 800b0f2:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the event flags group.  */
    TX_DISABLE
 800b0f4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup))
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b0fa:	4a38      	ldr	r2, [pc, #224]	@ (800b1dc <_tx_event_flags_cleanup+0x100>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d162      	bne.n	800b1c6 <_tx_event_flags_cleanup+0xea>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b106:	683a      	ldr	r2, [r7, #0]
 800b108:	429a      	cmp	r2, r3
 800b10a:	d15c      	bne.n	800b1c6 <_tx_event_flags_cleanup+0xea>
        {

            /* Setup pointer to event flags control block.  */
            group_ptr =  TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b110:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL event flags control block pointer.  */
            if (group_ptr != TX_NULL)
 800b112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b114:	2b00      	cmp	r3, #0
 800b116:	d056      	beq.n	800b1c6 <_tx_event_flags_cleanup+0xea>
            {

                /* Is the group pointer ID valid?  */
                if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID)
 800b118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4a30      	ldr	r2, [pc, #192]	@ (800b1e0 <_tx_event_flags_cleanup+0x104>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d151      	bne.n	800b1c6 <_tx_event_flags_cleanup+0xea>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800b122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b124:	695b      	ldr	r3, [r3, #20]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d04d      	beq.n	800b1c6 <_tx_event_flags_cleanup+0xea>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2200      	movs	r2, #0
 800b12e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Pickup the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800b130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b132:	695b      	ldr	r3, [r3, #20]
 800b134:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Pickup the suspension head.  */
                        suspension_head =  group_ptr -> tx_event_flags_group_suspension_list;
 800b136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b138:	691b      	ldr	r3, [r3, #16]
 800b13a:	62bb      	str	r3, [r7, #40]	@ 0x28

                        /* Determine if the cleanup is being done while a set operation was interrupted.  If the
                           suspended count is non-zero and the suspension head is NULL, the list is being processed
                           and cannot be touched from here. The suspension list removal will instead take place
                           inside the event flag set code.  */
                        if (suspension_head != TX_NULL)
 800b13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d020      	beq.n	800b184 <_tx_event_flags_cleanup+0xa8>
                        {

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the local suspension count.  */
                            suspended_count--;
 800b142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b144:	3b01      	subs	r3, #1
 800b146:	62fb      	str	r3, [r7, #44]	@ 0x2c

                            /* Store the updated suspended count.  */
                            group_ptr -> tx_event_flags_group_suspended_count =  suspended_count;
 800b148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b14a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b14c:	615a      	str	r2, [r3, #20]

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800b14e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b150:	2b00      	cmp	r3, #0
 800b152:	d103      	bne.n	800b15c <_tx_event_flags_cleanup+0x80>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800b154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b156:	2200      	movs	r2, #0
 800b158:	611a      	str	r2, [r3, #16]
 800b15a:	e016      	b.n	800b18a <_tx_event_flags_cleanup+0xae>
                            {

                                /* At least one more thread is on the same suspension list.  */

                                /* Update the links of the adjacent threads.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b160:	627b      	str	r3, [r7, #36]	@ 0x24
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b166:	623b      	str	r3, [r7, #32]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800b168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b16a:	6a3a      	ldr	r2, [r7, #32]
 800b16c:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800b16e:	6a3b      	ldr	r3, [r7, #32]
 800b170:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b172:	671a      	str	r2, [r3, #112]	@ 0x70

                                /* Determine if we need to update the head pointer.  */
                                if (suspension_head == thread_ptr)
 800b174:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	429a      	cmp	r2, r3
 800b17a:	d106      	bne.n	800b18a <_tx_event_flags_cleanup+0xae>
                                {

                                    /* Update the list head pointer.  */
                                    group_ptr -> tx_event_flags_group_suspension_list =  next_thread;
 800b17c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b17e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b180:	611a      	str	r2, [r3, #16]
 800b182:	e002      	b.n	800b18a <_tx_event_flags_cleanup+0xae>
                        }
                        else
                        {

                            /* In this case, the search pointer in an interrupted event flag set must be reset.  */
                            group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 800b184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b186:	2201      	movs	r2, #1
 800b188:	60da      	str	r2, [r3, #12]
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b18e:	2b07      	cmp	r3, #7
 800b190:	d119      	bne.n	800b1c6 <_tx_event_flags_cleanup+0xea>
                            /* Increment the number of timeouts on this event flags group.  */
                            group_ptr -> tx_event_flags_group____performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_EVENTS;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2207      	movs	r2, #7
 800b196:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                           /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800b19a:	4b12      	ldr	r3, [pc, #72]	@ (800b1e4 <_tx_event_flags_cleanup+0x108>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	3301      	adds	r3, #1
 800b1a0:	4a10      	ldr	r2, [pc, #64]	@ (800b1e4 <_tx_event_flags_cleanup+0x108>)
 800b1a2:	6013      	str	r3, [r2, #0]
 800b1a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1a6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f383 8810 	msr	PRIMASK, r3
}
 800b1ae:	bf00      	nop
                            TX_RESTORE

                            /* Resume the thread!  Check for preemption even though we are executing
                               from the system timer thread right now which normally executes at the
                               highest priority.  */
                            _tx_thread_system_resume(thread_ptr);
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f002 fbe1 	bl	800d978 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b1b6:	f3ef 8310 	mrs	r3, PRIMASK
 800b1ba:	617b      	str	r3, [r7, #20]
    return(posture);
 800b1bc:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800b1be:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b1c0:	b672      	cpsid	i
    return(int_posture);
 800b1c2:	693b      	ldr	r3, [r7, #16]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800b1c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1c8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	f383 8810 	msr	PRIMASK, r3
}
 800b1d0:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800b1d2:	bf00      	nop
 800b1d4:	3738      	adds	r7, #56	@ 0x38
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}
 800b1da:	bf00      	nop
 800b1dc:	0800b0dd 	.word	0x0800b0dd
 800b1e0:	4456444e 	.word	0x4456444e
 800b1e4:	20015a54 	.word	0x20015a54

0800b1e8 <_tx_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b088      	sub	sp, #32
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	6039      	str	r1, [r7, #0]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Initialize event flags control block to all zeros.  */
    TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP)));
 800b1f2:	2224      	movs	r2, #36	@ 0x24
 800b1f4:	2100      	movs	r1, #0
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f00d fc36 	bl	8018a68 <memset>

    /* Setup the basic event flags group fields.  */
    group_ptr -> tx_event_flags_group_name =             name_ptr;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	683a      	ldr	r2, [r7, #0]
 800b200:	605a      	str	r2, [r3, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b202:	f3ef 8310 	mrs	r3, PRIMASK
 800b206:	613b      	str	r3, [r7, #16]
    return(posture);
 800b208:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800b20a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b20c:	b672      	cpsid	i
    return(int_posture);
 800b20e:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts to put the event flags group on the created list.  */
    TX_DISABLE
 800b210:	61fb      	str	r3, [r7, #28]

    /* Setup the event flags ID to make it valid.  */
    group_ptr -> tx_event_flags_group_id =  TX_EVENT_FLAGS_ID;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	4a18      	ldr	r2, [pc, #96]	@ (800b278 <_tx_event_flags_create+0x90>)
 800b216:	601a      	str	r2, [r3, #0]

    /* Place the group on the list of created event flag groups.  First,
       check for an empty list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 800b218:	4b18      	ldr	r3, [pc, #96]	@ (800b27c <_tx_event_flags_create+0x94>)
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d109      	bne.n	800b234 <_tx_event_flags_create+0x4c>
    {

        /* The created event flags list is empty.  Add event flag group to empty list.  */
        _tx_event_flags_created_ptr =                         group_ptr;
 800b220:	4a17      	ldr	r2, [pc, #92]	@ (800b280 <_tx_event_flags_create+0x98>)
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6013      	str	r3, [r2, #0]
        group_ptr -> tx_event_flags_group_created_next =      group_ptr;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	687a      	ldr	r2, [r7, #4]
 800b22a:	619a      	str	r2, [r3, #24]
        group_ptr -> tx_event_flags_group_created_previous =  group_ptr;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	687a      	ldr	r2, [r7, #4]
 800b230:	61da      	str	r2, [r3, #28]
 800b232:	e011      	b.n	800b258 <_tx_event_flags_create+0x70>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_group =      _tx_event_flags_created_ptr;
 800b234:	4b12      	ldr	r3, [pc, #72]	@ (800b280 <_tx_event_flags_create+0x98>)
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	61bb      	str	r3, [r7, #24]
        previous_group =  next_group -> tx_event_flags_group_created_previous;
 800b23a:	69bb      	ldr	r3, [r7, #24]
 800b23c:	69db      	ldr	r3, [r3, #28]
 800b23e:	617b      	str	r3, [r7, #20]

        /* Place the new event flag group in the list.  */
        next_group -> tx_event_flags_group_created_previous =  group_ptr;
 800b240:	69bb      	ldr	r3, [r7, #24]
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  group_ptr;
 800b246:	697b      	ldr	r3, [r7, #20]
 800b248:	687a      	ldr	r2, [r7, #4]
 800b24a:	619a      	str	r2, [r3, #24]

        /* Setup this group's created links.  */
        group_ptr -> tx_event_flags_group_created_previous =  previous_group;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	697a      	ldr	r2, [r7, #20]
 800b250:	61da      	str	r2, [r3, #28]
        group_ptr -> tx_event_flags_group_created_next =      next_group;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	69ba      	ldr	r2, [r7, #24]
 800b256:	619a      	str	r2, [r3, #24]
    }

    /* Increment the number of created event flag groups.  */
    _tx_event_flags_created_count++;
 800b258:	4b08      	ldr	r3, [pc, #32]	@ (800b27c <_tx_event_flags_create+0x94>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	3301      	adds	r3, #1
 800b25e:	4a07      	ldr	r2, [pc, #28]	@ (800b27c <_tx_event_flags_create+0x94>)
 800b260:	6013      	str	r3, [r2, #0]
 800b262:	69fb      	ldr	r3, [r7, #28]
 800b264:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	f383 8810 	msr	PRIMASK, r3
}
 800b26c:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800b26e:	2300      	movs	r3, #0
}
 800b270:	4618      	mov	r0, r3
 800b272:	3720      	adds	r7, #32
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}
 800b278:	4456444e 	.word	0x4456444e
 800b27c:	20015998 	.word	0x20015998
 800b280:	20015994 	.word	0x20015994

0800b284 <_tx_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b096      	sub	sp, #88	@ 0x58
 800b288:	af00      	add	r7, sp, #0
 800b28a:	60f8      	str	r0, [r7, #12]
 800b28c:	60b9      	str	r1, [r7, #8]
 800b28e:	607a      	str	r2, [r7, #4]
 800b290:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b292:	f3ef 8310 	mrs	r3, PRIMASK
 800b296:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800b298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800b29a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b29c:	b672      	cpsid	i
    return(int_posture);
 800b29e:	6a3b      	ldr	r3, [r7, #32]
UINT            interrupted_set_request;
#endif


    /* Disable interrupts to examine the event flags group.  */
    TX_DISABLE
 800b2a0:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_GET_INSERT

    /* Pickup current flags.  */
    current_flags =  group_ptr -> tx_event_flags_group_current;
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	689b      	ldr	r3, [r3, #8]
 800b2a6:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Apply the event flag option mask.  */
    and_request =  (get_option & TX_AND);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f003 0302 	and.w	r3, r3, #2
 800b2ae:	643b      	str	r3, [r7, #64]	@ 0x40
    }

#else

    /* Pickup delayed clear flags.  */
    delayed_clear_flags =  group_ptr -> tx_event_flags_group_delayed_clear;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	6a1b      	ldr	r3, [r3, #32]
 800b2b4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if there are any delayed clear operations pending.  */
    if (delayed_clear_flags != ((ULONG) 0))
 800b2b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d004      	beq.n	800b2c6 <_tx_event_flags_get+0x42>
    {

        /* Yes, apply them to the current flags.  */
        current_flags =  current_flags & (~delayed_clear_flags);
 800b2bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2be:	43db      	mvns	r3, r3
 800b2c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b2c2:	4013      	ands	r3, r2
 800b2c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    /* Check for AND condition. All flags must be present to satisfy request.  */
    if (and_request == TX_AND)
 800b2c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2c8:	2b02      	cmp	r3, #2
 800b2ca:	d10a      	bne.n	800b2e2 <_tx_event_flags_get+0x5e>
    {

        /* AND request is present.  */

        /* Calculate the flags present.  */
        flags_satisfied =  (current_flags & requested_flags);
 800b2cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	4013      	ands	r3, r2
 800b2d2:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Determine if they satisfy the AND request.  */
        if (flags_satisfied != requested_flags)
 800b2d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d006      	beq.n	800b2ea <_tx_event_flags_get+0x66>
        {

            /* No, not all the requested flags are present. Clear the flags present variable.  */
            flags_satisfied =  ((ULONG) 0);
 800b2dc:	2300      	movs	r3, #0
 800b2de:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2e0:	e003      	b.n	800b2ea <_tx_event_flags_get+0x66>
    else
    {

        /* OR request is present. Simply AND together the requested flags and the current flags
           to see if any are present.  */
        flags_satisfied =  (current_flags & requested_flags);
 800b2e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	4013      	ands	r3, r2
 800b2e8:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Determine if the request is satisfied.  */
    if (flags_satisfied != ((ULONG) 0))
 800b2ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d029      	beq.n	800b344 <_tx_event_flags_get+0xc0>
    {

        /* Yes, this request can be handled immediately.  */

        /* Return the actual event flags that satisfied the request.  */
        *actual_flags_ptr =  current_flags;
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b2f4:	601a      	str	r2, [r3, #0]

        /* Pickup the clear bit.  */
        clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	f003 0301 	and.w	r3, r3, #1
 800b2fc:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine whether or not clearing needs to take place.  */
        if (clear_request == TX_TRUE)
 800b2fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b300:	2b01      	cmp	r3, #1
 800b302:	d11c      	bne.n	800b33e <_tx_event_flags_get+0xba>
        {

            /* Set interrupted set request flag to false.  */
            interrupted_set_request =  TX_FALSE;
 800b304:	2300      	movs	r3, #0
 800b306:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if the suspension list is being processed by an interrupted
               set request.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	695b      	ldr	r3, [r3, #20]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d005      	beq.n	800b31c <_tx_event_flags_get+0x98>
            {

                if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	691b      	ldr	r3, [r3, #16]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d101      	bne.n	800b31c <_tx_event_flags_get+0x98>
                {

                    /* Set the interrupted set request flag.  */
                    interrupted_set_request =  TX_TRUE;
 800b318:	2301      	movs	r3, #1
 800b31a:	647b      	str	r3, [r7, #68]	@ 0x44
                }
            }

            /* Was a set request interrupted?  */
            if (interrupted_set_request == TX_TRUE)
 800b31c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d106      	bne.n	800b330 <_tx_event_flags_get+0xac>
                /* A previous set operation is was interrupted, we need to defer the
                   event clearing until the set operation is complete.  */

                /* Remember the events to clear.  */
                group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | requested_flags;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	6a1a      	ldr	r2, [r3, #32]
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	431a      	orrs	r2, r3
                group_ptr -> tx_event_flags_group_delayed_clear =
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	621a      	str	r2, [r3, #32]
 800b32e:	e006      	b.n	800b33e <_tx_event_flags_get+0xba>
            else
            {

                /* Yes, clear the flags that satisfied this request.  */
                group_ptr -> tx_event_flags_group_current =
                                        group_ptr -> tx_event_flags_group_current & ~requested_flags;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	689a      	ldr	r2, [r3, #8]
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	43db      	mvns	r3, r3
 800b338:	401a      	ands	r2, r3
                group_ptr -> tx_event_flags_group_current =
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	609a      	str	r2, [r3, #8]
            }
        }

        /* Set status to success.  */
        status =  TX_SUCCESS;
 800b33e:	2300      	movs	r3, #0
 800b340:	653b      	str	r3, [r7, #80]	@ 0x50
 800b342:	e070      	b.n	800b426 <_tx_event_flags_get+0x1a2>
#endif
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800b344:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b346:	2b00      	cmp	r3, #0
 800b348:	d06b      	beq.n	800b422 <_tx_event_flags_get+0x19e>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800b34a:	4b3c      	ldr	r3, [pc, #240]	@ (800b43c <_tx_event_flags_get+0x1b8>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d002      	beq.n	800b358 <_tx_event_flags_get+0xd4>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point, return error completion.  */
                status =  TX_NO_EVENTS;
 800b352:	2307      	movs	r3, #7
 800b354:	653b      	str	r3, [r7, #80]	@ 0x50
 800b356:	e066      	b.n	800b426 <_tx_event_flags_get+0x1a2>
                /* Increment the number of event flags suspensions on this semaphore.  */
                group_ptr -> tx_event_flags_group___performance_suspension_count++;
#endif

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(thread_ptr)
 800b358:	4b39      	ldr	r3, [pc, #228]	@ (800b440 <_tx_event_flags_get+0x1bc>)
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_event_flags_cleanup);
 800b35e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b360:	4a38      	ldr	r2, [pc, #224]	@ (800b444 <_tx_event_flags_get+0x1c0>)
 800b362:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Remember which event flags we are looking for.  */
                thread_ptr -> tx_thread_suspend_info =  requested_flags;
 800b364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b366:	68ba      	ldr	r2, [r7, #8]
 800b368:	679a      	str	r2, [r3, #120]	@ 0x78

                /* Save the get option as well.  */
                thread_ptr -> tx_thread_suspend_option =  get_option;
 800b36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b36c:	687a      	ldr	r2, [r7, #4]
 800b36e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                /* Save the destination for the current events.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) actual_flags_ptr;
 800b372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b374:	683a      	ldr	r2, [r7, #0]
 800b376:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Setup cleanup information, i.e. this event flags group control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) group_ptr;
 800b378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b37a:	68fa      	ldr	r2, [r7, #12]
 800b37c:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800b37e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b380:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b384:	1c5a      	adds	r2, r3, #1
 800b386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b388:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the suspended count.  */
                suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	695b      	ldr	r3, [r3, #20]
 800b390:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800b392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b394:	2b00      	cmp	r3, #0
 800b396:	d109      	bne.n	800b3ac <_tx_event_flags_get+0x128>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    group_ptr -> tx_event_flags_group_suspension_list =   thread_ptr;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b39c:	611a      	str	r2, [r3, #16]
                    thread_ptr -> tx_thread_suspended_next =              thread_ptr;
 800b39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b3a2:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =          thread_ptr;
 800b3a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b3a8:	675a      	str	r2, [r3, #116]	@ 0x74
 800b3aa:	e011      	b.n	800b3d0 <_tx_event_flags_get+0x14c>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   group_ptr -> tx_event_flags_group_suspension_list;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	691b      	ldr	r3, [r3, #16]
 800b3b0:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800b3b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3b6:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800b3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800b3be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3c2:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800b3c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3c6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b3c8:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800b3ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b3ce:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the number of threads suspended.  */
                group_ptr -> tx_event_flags_group_suspended_count++;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	695b      	ldr	r3, [r3, #20]
 800b3d4:	1c5a      	adds	r2, r3, #1
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	615a      	str	r2, [r3, #20]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_EVENT_FLAG;
 800b3da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3dc:	2207      	movs	r2, #7
 800b3de:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b3e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800b3e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3e8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b3ea:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800b3ec:	4b13      	ldr	r3, [pc, #76]	@ (800b43c <_tx_event_flags_get+0x1b8>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	3301      	adds	r3, #1
 800b3f2:	4a12      	ldr	r2, [pc, #72]	@ (800b43c <_tx_event_flags_get+0x1b8>)
 800b3f4:	6013      	str	r3, [r2, #0]
 800b3f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b3f8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	f383 8810 	msr	PRIMASK, r3
}
 800b400:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800b402:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b404:	f002 fbb8 	bl	800db78 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b408:	f3ef 8310 	mrs	r3, PRIMASK
 800b40c:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b40e:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b410:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b412:	b672      	cpsid	i
    return(int_posture);
 800b414:	69bb      	ldr	r3, [r7, #24]

                /* Disable interrupts.  */
                TX_DISABLE
 800b416:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800b418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b41a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b41e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b420:	e001      	b.n	800b426 <_tx_event_flags_get+0x1a2>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  TX_NO_EVENTS;
 800b422:	2307      	movs	r3, #7
 800b424:	653b      	str	r3, [r7, #80]	@ 0x50
 800b426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b428:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b42a:	693b      	ldr	r3, [r7, #16]
 800b42c:	f383 8810 	msr	PRIMASK, r3
}
 800b430:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 800b432:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800b434:	4618      	mov	r0, r3
 800b436:	3758      	adds	r7, #88	@ 0x58
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}
 800b43c:	20015a54 	.word	0x20015a54
 800b440:	200159bc 	.word	0x200159bc
 800b444:	0800b0dd 	.word	0x0800b0dd

0800b448 <_tx_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b0a6      	sub	sp, #152	@ 0x98
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	60f8      	str	r0, [r7, #12]
 800b450:	60b9      	str	r1, [r7, #8]
 800b452:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b454:	f3ef 8310 	mrs	r3, PRIMASK
 800b458:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800b45a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800b45c:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800b45e:	b672      	cpsid	i
    return(int_posture);
 800b460:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
VOID            (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr);
#endif


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 800b462:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_SET_INSERT

    /* Determine how to set this group's event flags.  */
    if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f003 0302 	and.w	r3, r3, #2
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d023      	beq.n	800b4b8 <_tx_event_flags_set+0x70>
    {

#ifndef TX_NOT_INTERRUPTABLE

        /* Set interrupted set request flag to false.  */
        interrupted_set_request =  TX_FALSE;
 800b470:	2300      	movs	r3, #0
 800b472:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Determine if the suspension list is being processed by an interrupted
           set request.  */
        if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	695b      	ldr	r3, [r3, #20]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d005      	beq.n	800b488 <_tx_event_flags_set+0x40>
        {

            if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	691b      	ldr	r3, [r3, #16]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d101      	bne.n	800b488 <_tx_event_flags_set+0x40>
            {

                /* Set the interrupted set request flag.  */
                interrupted_set_request =  TX_TRUE;
 800b484:	2301      	movs	r3, #1
 800b486:	673b      	str	r3, [r7, #112]	@ 0x70
            }
        }

        /* Was a set request interrupted?  */
        if (interrupted_set_request == TX_TRUE)
 800b488:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b48a:	2b01      	cmp	r3, #1
 800b48c:	d107      	bne.n	800b49e <_tx_event_flags_set+0x56>
            /* A previous set operation was interrupted, we need to defer the
               event clearing until the set operation is complete.  */

            /* Remember the events to clear.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set;
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	6a1a      	ldr	r2, [r3, #32]
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	43db      	mvns	r3, r3
 800b496:	431a      	orrs	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	621a      	str	r2, [r3, #32]
 800b49c:	e005      	b.n	800b4aa <_tx_event_flags_set+0x62>

            /* Previous set operation was not interrupted, simply clear the
               specified flags by "ANDing" the flags into the current events
               of the group.  */
            group_ptr -> tx_event_flags_group_current =
                group_ptr -> tx_event_flags_group_current & flags_to_set;
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	689a      	ldr	r2, [r3, #8]
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_current =
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	609a      	str	r2, [r3, #8]
 800b4aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b4ae:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b4b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4b2:	f383 8810 	msr	PRIMASK, r3
}
 800b4b6:	e1d4      	b.n	800b862 <_tx_event_flags_set+0x41a>
        events_set_notify =  group_ptr -> tx_event_flags_group_set_notify;
#endif

        /* "OR" the flags into the current events of the group.  */
        group_ptr -> tx_event_flags_group_current =
            group_ptr -> tx_event_flags_group_current | flags_to_set;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	689a      	ldr	r2, [r3, #8]
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	431a      	orrs	r2, r3
        group_ptr -> tx_event_flags_group_current =
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	609a      	str	r2, [r3, #8]

#ifndef TX_NOT_INTERRUPTABLE

        /* Determine if there are any delayed flags to clear.  */
        if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	6a1b      	ldr	r3, [r3, #32]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d006      	beq.n	800b4da <_tx_event_flags_set+0x92>
        {

            /* Yes, we need to neutralize the delayed clearing as well.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	6a1a      	ldr	r2, [r3, #32]
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	43db      	mvns	r3, r3
 800b4d4:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	621a      	str	r2, [r3, #32]
        }
#endif

        /* Clear the preempt check flag.  */
        preempt_check =  TX_FALSE;
 800b4da:	2300      	movs	r3, #0
 800b4dc:	677b      	str	r3, [r7, #116]	@ 0x74

        /* Pickup the thread suspended count.  */
        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	695b      	ldr	r3, [r3, #20]
 800b4e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        /* Determine if there are any threads suspended on the event flag group.  */
        if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL)
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	691b      	ldr	r3, [r3, #16]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	f000 81a6 	beq.w	800b83c <_tx_event_flags_set+0x3f4>
        {

            /* Determine if there is just a single thread waiting on the event
               flag group.  */
            if (suspended_count == ((UINT) 1))
 800b4f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	d169      	bne.n	800b5cc <_tx_event_flags_set+0x184>

                /* Single thread waiting for event flags.  Bypass the multiple thread
                   logic.  */

                /* Setup thread pointer.  */
                thread_ptr =  group_ptr -> tx_event_flags_group_suspension_list;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	691b      	ldr	r3, [r3, #16]
 800b4fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	689b      	ldr	r3, [r3, #8]
 800b504:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Pickup the suspend information.  */
                requested_flags =  thread_ptr -> tx_thread_suspend_info;
 800b506:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b50a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b50c:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Pickup the suspend option.  */
                get_option =  thread_ptr -> tx_thread_suspend_option;
 800b50e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b516:	667b      	str	r3, [r7, #100]	@ 0x64

                /* Isolate the AND selection.  */
                and_request =  (get_option & TX_AND);
 800b518:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b51a:	f003 0302 	and.w	r3, r3, #2
 800b51e:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Check for AND condition. All flags must be present to satisfy request.  */
                if (and_request == TX_AND)
 800b520:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b522:	2b02      	cmp	r3, #2
 800b524:	d10a      	bne.n	800b53c <_tx_event_flags_set+0xf4>
                {

                    /* AND request is present.  */

                    /* Calculate the flags present.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 800b526:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b528:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b52a:	4013      	ands	r3, r2
 800b52c:	67bb      	str	r3, [r7, #120]	@ 0x78

                    /* Determine if they satisfy the AND request.  */
                    if (flags_satisfied != requested_flags)
 800b52e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800b530:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b532:	429a      	cmp	r2, r3
 800b534:	d006      	beq.n	800b544 <_tx_event_flags_set+0xfc>
                    {

                        /* No, not all the requested flags are present. Clear the flags present variable.  */
                        flags_satisfied =  ((ULONG) 0);
 800b536:	2300      	movs	r3, #0
 800b538:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b53a:	e003      	b.n	800b544 <_tx_event_flags_set+0xfc>
                }
                else
                {

                    /* OR request is present. Simply or the requested flags and the current flags.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 800b53c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b53e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b540:	4013      	ands	r3, r2
 800b542:	67bb      	str	r3, [r7, #120]	@ 0x78
                }

                /* Determine if the request is satisfied.  */
                if (flags_satisfied != ((ULONG) 0))
 800b544:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b546:	2b00      	cmp	r3, #0
 800b548:	f000 817f 	beq.w	800b84a <_tx_event_flags_set+0x402>

                    /* Yes, resume the thread and apply any event flag
                       clearing.  */

                    /* Set the preempt check flag.  */
                    preempt_check =  TX_TRUE;
 800b54c:	2301      	movs	r3, #1
 800b54e:	677b      	str	r3, [r7, #116]	@ 0x74

                    /* Return the actual event flags that satisfied the request.  */
                    suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800b550:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b554:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b556:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    *suspend_info_ptr =  current_event_flags;
 800b558:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b55a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b55c:	601a      	str	r2, [r3, #0]

                    /* Pickup the clear bit.  */
                    clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800b55e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b560:	f003 0301 	and.w	r3, r3, #1
 800b564:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Determine whether or not clearing needs to take place.  */
                    if (clear_request == TX_TRUE)
 800b566:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d106      	bne.n	800b57a <_tx_event_flags_set+0x132>
                    {

                        /* Yes, clear the flags that satisfied this request.  */
                        group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & (~requested_flags);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	689a      	ldr	r2, [r3, #8]
 800b570:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b572:	43db      	mvns	r3, r3
 800b574:	401a      	ands	r2, r3
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	609a      	str	r2, [r3, #8]
                    }

                    /* Clear the suspension information in the event flag group.  */
                    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	2200      	movs	r2, #0
 800b57e:	611a      	str	r2, [r3, #16]
                    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	2200      	movs	r2, #0
 800b584:	615a      	str	r2, [r3, #20]

                    /* Clear cleanup routine to avoid timeout.  */
                    thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b586:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b58a:	2200      	movs	r2, #0
 800b58c:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Put return status into the thread control block.  */
                    thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b58e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b592:	2200      	movs	r2, #0
 800b594:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                    /* Resume the thread!  */
                    _tx_thread_system_ni_resume(thread_ptr);
#else

                    /* Temporarily disable preemption.  */
                    _tx_thread_preempt_disable++;
 800b598:	4ba7      	ldr	r3, [pc, #668]	@ (800b838 <_tx_event_flags_set+0x3f0>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	3301      	adds	r3, #1
 800b59e:	4aa6      	ldr	r2, [pc, #664]	@ (800b838 <_tx_event_flags_set+0x3f0>)
 800b5a0:	6013      	str	r3, [r2, #0]
 800b5a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b5a6:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5aa:	f383 8810 	msr	PRIMASK, r3
}
 800b5ae:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Resume thread.  */
                    _tx_thread_system_resume(thread_ptr);
 800b5b0:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800b5b4:	f002 f9e0 	bl	800d978 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b5b8:	f3ef 8310 	mrs	r3, PRIMASK
 800b5bc:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800b5be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800b5c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800b5c2:	b672      	cpsid	i
    return(int_posture);
 800b5c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c

                    /* Disable interrupts to remove the semaphore from the created list.  */
                    TX_DISABLE
 800b5c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b5ca:	e13e      	b.n	800b84a <_tx_event_flags_set+0x402>

                /* Otherwise, the event flag requests of multiple threads must be
                   examined.  */

                /* Setup thread pointer, keep a local copy of the head pointer.  */
                suspended_list =  group_ptr -> tx_event_flags_group_suspension_list;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	691b      	ldr	r3, [r3, #16]
 800b5d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                thread_ptr =      suspended_list;
 800b5d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b5d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Clear the suspended list head pointer to thwart manipulation of
                   the list in ISR's while we are processing here.  */
                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	611a      	str	r2, [r3, #16]

                /* Setup the satisfied thread pointers.  */
                satisfied_list =  TX_NULL;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                last_satisfied =  TX_NULL;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	689b      	ldr	r3, [r3, #8]
 800b5f2:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Disable preemption while we process the suspended list.  */
                _tx_thread_preempt_disable++;
 800b5f4:	4b90      	ldr	r3, [pc, #576]	@ (800b838 <_tx_event_flags_set+0x3f0>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	3301      	adds	r3, #1
 800b5fa:	4a8f      	ldr	r2, [pc, #572]	@ (800b838 <_tx_event_flags_set+0x3f0>)
 800b5fc:	6013      	str	r3, [r2, #0]
 800b5fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b602:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b606:	f383 8810 	msr	PRIMASK, r3
}
 800b60a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b60c:	f3ef 8310 	mrs	r3, PRIMASK
 800b610:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800b612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800b614:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800b616:	b672      	cpsid	i
    return(int_posture);
 800b618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

                    /* Restore interrupts temporarily.  */
                    TX_RESTORE

                    /* Disable interrupts again.  */
                    TX_DISABLE
 800b61a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
#endif

                    /* Determine if we need to reset the search.  */
                    if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE)
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	68db      	ldr	r3, [r3, #12]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d00f      	beq.n	800b646 <_tx_event_flags_set+0x1fe>
                    {

                        /* Clear the reset search flag.  */
                        group_ptr -> tx_event_flags_group_reset_search =  TX_FALSE;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	2200      	movs	r2, #0
 800b62a:	60da      	str	r2, [r3, #12]

                        /* Move the thread pointer to the beginning of the search list.  */
                        thread_ptr =  suspended_list;
 800b62c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b630:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                        /* Reset the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	695b      	ldr	r3, [r3, #20]
 800b638:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                        /* Update the current events with any new ones that might
                           have been set in a nested set events call from an ISR.  */
                        current_event_flags =  current_event_flags | group_ptr -> tx_event_flags_group_current;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	689b      	ldr	r3, [r3, #8]
 800b640:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b642:	4313      	orrs	r3, r2
 800b644:	67fb      	str	r3, [r7, #124]	@ 0x7c
                    }

                    /* Save next thread pointer.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800b646:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b64a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b64c:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    /* Pickup the suspend information.  */
                    requested_flags =  thread_ptr -> tx_thread_suspend_info;
 800b64e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b652:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b654:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* Pickup this thread's suspension get option.  */
                    get_option =  thread_ptr -> tx_thread_suspend_option;
 800b656:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b65a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b65e:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* Isolate the AND selection.  */
                    and_request =  (get_option & TX_AND);
 800b660:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b662:	f003 0302 	and.w	r3, r3, #2
 800b666:	663b      	str	r3, [r7, #96]	@ 0x60

                    /* Check for AND condition. All flags must be present to satisfy request.  */
                    if (and_request == TX_AND)
 800b668:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b66a:	2b02      	cmp	r3, #2
 800b66c:	d10a      	bne.n	800b684 <_tx_event_flags_set+0x23c>
                    {

                        /* AND request is present.  */

                        /* Calculate the flags present.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 800b66e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b670:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b672:	4013      	ands	r3, r2
 800b674:	67bb      	str	r3, [r7, #120]	@ 0x78

                        /* Determine if they satisfy the AND request.  */
                        if (flags_satisfied != requested_flags)
 800b676:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800b678:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b67a:	429a      	cmp	r2, r3
 800b67c:	d006      	beq.n	800b68c <_tx_event_flags_set+0x244>
                        {

                            /* No, not all the requested flags are present. Clear the flags present variable.  */
                            flags_satisfied =  ((ULONG) 0);
 800b67e:	2300      	movs	r3, #0
 800b680:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b682:	e003      	b.n	800b68c <_tx_event_flags_set+0x244>
                    }
                    else
                    {

                        /* OR request is present. Simply or the requested flags and the current flags.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 800b684:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b686:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b688:	4013      	ands	r3, r2
 800b68a:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Check to see if the thread had a timeout or wait abort during the event search processing.
                       If so, just set the flags satisfied to ensure the processing here removes the thread from
                       the suspension list.  */
                    if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG)
 800b68c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b692:	2b07      	cmp	r3, #7
 800b694:	d001      	beq.n	800b69a <_tx_event_flags_set+0x252>
                    {

                       /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list.  */
                        flags_satisfied =  ((ULONG) 1);
 800b696:	2301      	movs	r3, #1
 800b698:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Determine if the request is satisfied.  */
                    if (flags_satisfied != ((ULONG) 0))
 800b69a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d06b      	beq.n	800b778 <_tx_event_flags_set+0x330>
                    {

                        /* Yes, this request can be handled now.  */

                        /* Set the preempt check flag.  */
                        preempt_check =  TX_TRUE;
 800b6a0:	2301      	movs	r3, #1
 800b6a2:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Determine if the thread is still suspended on the event flag group. If not, a wait
                           abort must have been done from an ISR.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 800b6a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b6a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6aa:	2b07      	cmp	r3, #7
 800b6ac:	d11d      	bne.n	800b6ea <_tx_event_flags_set+0x2a2>
                        {

                            /* Return the actual event flags that satisfied the request.  */
                            suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800b6ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b6b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
                            *suspend_info_ptr =  current_event_flags;
 800b6b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6b8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b6ba:	601a      	str	r2, [r3, #0]

                            /* Pickup the clear bit.  */
                            clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800b6bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6be:	f003 0301 	and.w	r3, r3, #1
 800b6c2:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Determine whether or not clearing needs to take place.  */
                            if (clear_request == TX_TRUE)
 800b6c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6c6:	2b01      	cmp	r3, #1
 800b6c8:	d106      	bne.n	800b6d8 <_tx_event_flags_set+0x290>
                            {

                                /* Yes, clear the flags that satisfied this request.  */
                                group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & ~requested_flags;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	689a      	ldr	r2, [r3, #8]
 800b6ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b6d0:	43db      	mvns	r3, r3
 800b6d2:	401a      	ands	r2, r3
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	609a      	str	r2, [r3, #8]
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b6d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b6dc:	2200      	movs	r2, #0
 800b6de:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b6e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* We need to remove the thread from the suspension list and place it in the
                           expired list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 800b6ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b6ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b6f0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d103      	bne.n	800b700 <_tx_event_flags_set+0x2b8>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            suspended_list =  TX_NULL;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b6fe:	e018      	b.n	800b732 <_tx_event_flags_set+0x2ea>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800b700:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b706:	657b      	str	r3, [r7, #84]	@ 0x54
                            previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800b708:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b70c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b70e:	653b      	str	r3, [r7, #80]	@ 0x50
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800b710:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b712:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b714:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 800b716:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b718:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b71a:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Update the list head pointer, if removing the head of the
                               list.  */
                            if (suspended_list == thread_ptr)
 800b71c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b720:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b724:	429a      	cmp	r2, r3
 800b726:	d104      	bne.n	800b732 <_tx_event_flags_set+0x2ea>
                            {

                                /* Yes, head pointer needs to be updated.  */
                                suspended_list =  thread_ptr -> tx_thread_suspended_next;
 800b728:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b72c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b72e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            }
                        }

                        /* Decrement the suspension count.  */
                        group_ptr -> tx_event_flags_group_suspended_count--;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	695b      	ldr	r3, [r3, #20]
 800b736:	1e5a      	subs	r2, r3, #1
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	615a      	str	r2, [r3, #20]

                        /* Place this thread on the expired list.  */
                        if (satisfied_list == TX_NULL)
 800b73c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b740:	2b00      	cmp	r3, #0
 800b742:	d10c      	bne.n	800b75e <_tx_event_flags_set+0x316>
                        {

                            /* First thread on the satisfied list.  */
                            satisfied_list =  thread_ptr;
 800b744:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b748:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            last_satisfied =  thread_ptr;
 800b74c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b750:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                            /* Setup initial next pointer.  */
                            thread_ptr -> tx_thread_suspended_next =  TX_NULL;
 800b754:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b758:	2200      	movs	r2, #0
 800b75a:	671a      	str	r2, [r3, #112]	@ 0x70
 800b75c:	e00c      	b.n	800b778 <_tx_event_flags_set+0x330>
                        {

                            /* Not the first thread on the satisfied list.  */

                            /* Link it up at the end.  */
                            last_satisfied -> tx_thread_suspended_next =  thread_ptr;
 800b75e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b762:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800b766:	671a      	str	r2, [r3, #112]	@ 0x70
                            thread_ptr -> tx_thread_suspended_next =      TX_NULL;
 800b768:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b76c:	2200      	movs	r2, #0
 800b76e:	671a      	str	r2, [r3, #112]	@ 0x70
                            last_satisfied =                              thread_ptr;
 800b770:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b774:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Copy next thread pointer to working thread ptr.  */
                    thread_ptr =  next_thread_ptr;
 800b778:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b77a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                    /* Decrement the suspension count.  */
                    suspended_count--;
 800b77e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b782:	3b01      	subs	r3, #1
 800b784:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                } while (suspended_count != TX_NO_SUSPENSIONS);
 800b788:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	f47f af36 	bne.w	800b5fe <_tx_event_flags_set+0x1b6>

                /* Setup the group's suspension list head again.  */
                group_ptr -> tx_event_flags_group_suspension_list =  suspended_list;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b798:	611a      	str	r2, [r3, #16]

#ifndef TX_NOT_INTERRUPTABLE

                /* Determine if there is any delayed event clearing to perform.  */
                if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	6a1b      	ldr	r3, [r3, #32]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d00a      	beq.n	800b7b8 <_tx_event_flags_set+0x370>
                {

                    /* Perform the delayed event clearing.  */
                    group_ptr -> tx_event_flags_group_current =
                        group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear);
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	689a      	ldr	r2, [r3, #8]
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	6a1b      	ldr	r3, [r3, #32]
 800b7aa:	43db      	mvns	r3, r3
 800b7ac:	401a      	ands	r2, r3
                    group_ptr -> tx_event_flags_group_current =
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	609a      	str	r2, [r3, #8]

                    /* Clear the delayed event flag clear value.  */
                    group_ptr -> tx_event_flags_group_delayed_clear =  ((ULONG) 0);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	621a      	str	r2, [r3, #32]
 800b7b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b7bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b7be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7c0:	f383 8810 	msr	PRIMASK, r3
}
 800b7c4:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Walk through the satisfied list, setup initial thread pointer. */
                thread_ptr =  satisfied_list;
 800b7c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b7ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 800b7ce:	e01f      	b.n	800b810 <_tx_event_flags_set+0x3c8>
                {

                    /* Get next pointer first.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800b7d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b7d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b7d8:	f3ef 8310 	mrs	r3, PRIMASK
 800b7dc:	623b      	str	r3, [r7, #32]
    return(posture);
 800b7de:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b7e0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b7e2:	b672      	cpsid	i
    return(int_posture);
 800b7e4:	69fb      	ldr	r3, [r7, #28]

                    /* Disable interrupts.  */
                    TX_DISABLE
 800b7e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    /* Restore interrupts.  */
                    TX_RESTORE
#else

                    /* Disable preemption again.  */
                    _tx_thread_preempt_disable++;
 800b7ea:	4b13      	ldr	r3, [pc, #76]	@ (800b838 <_tx_event_flags_set+0x3f0>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	3301      	adds	r3, #1
 800b7f0:	4a11      	ldr	r2, [pc, #68]	@ (800b838 <_tx_event_flags_set+0x3f0>)
 800b7f2:	6013      	str	r3, [r2, #0]
 800b7f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b7f8:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7fc:	f383 8810 	msr	PRIMASK, r3
}
 800b800:	bf00      	nop

                    /* Restore interrupt posture.  */
                    TX_RESTORE

                    /* Resume the thread.  */
                    _tx_thread_system_resume(thread_ptr);
 800b802:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800b806:	f002 f8b7 	bl	800d978 <_tx_thread_system_resume>
#endif

                    /* Move next thread to current.  */
                    thread_ptr =  next_thread_ptr;
 800b80a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b80c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 800b810:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1db      	bne.n	800b7d0 <_tx_event_flags_set+0x388>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b818:	f3ef 8310 	mrs	r3, PRIMASK
 800b81c:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b81e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b820:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b822:	b672      	cpsid	i
    return(int_posture);
 800b824:	697b      	ldr	r3, [r7, #20]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 800b826:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                /* Release thread preemption disable.  */
                _tx_thread_preempt_disable--;
 800b82a:	4b03      	ldr	r3, [pc, #12]	@ (800b838 <_tx_event_flags_set+0x3f0>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	3b01      	subs	r3, #1
 800b830:	4a01      	ldr	r2, [pc, #4]	@ (800b838 <_tx_event_flags_set+0x3f0>)
 800b832:	6013      	str	r3, [r2, #0]
 800b834:	e009      	b.n	800b84a <_tx_event_flags_set+0x402>
 800b836:	bf00      	nop
 800b838:	20015a54 	.word	0x20015a54
        }
        else
        {

            /* Determine if we need to set the reset search field.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	695b      	ldr	r3, [r3, #20]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d002      	beq.n	800b84a <_tx_event_flags_set+0x402>
            {

                /* We interrupted a search of an event flag group suspension
                   list.  Make sure we reset the search.  */
                group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	2201      	movs	r2, #1
 800b848:	60da      	str	r2, [r3, #12]
 800b84a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b84e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	f383 8810 	msr	PRIMASK, r3
}
 800b856:	bf00      	nop
            (events_set_notify)(group_ptr);
        }
#endif

        /* Determine if a check for preemption is necessary.  */
        if (preempt_check == TX_TRUE)
 800b858:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b85a:	2b01      	cmp	r3, #1
 800b85c:	d101      	bne.n	800b862 <_tx_event_flags_set+0x41a>
        {

            /* Yes, one or more threads were resumed, check for preemption.  */
            _tx_thread_system_preempt_check();
 800b85e:	f002 f851 	bl	800d904 <_tx_thread_system_preempt_check>
        }
    }

    /* Return completion status.  */
    return(TX_SUCCESS);
 800b862:	2300      	movs	r3, #0
}
 800b864:	4618      	mov	r0, r3
 800b866:	3798      	adds	r7, #152	@ 0x98
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}

0800b86c <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800b870:	f001 fe1c 	bl	800d4ac <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800b874:	f002 fce6 	bl	800e244 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800b878:	4b12      	ldr	r3, [pc, #72]	@ (800b8c4 <_tx_initialize_high_level+0x58>)
 800b87a:	2200      	movs	r2, #0
 800b87c:	601a      	str	r2, [r3, #0]
 800b87e:	4b12      	ldr	r3, [pc, #72]	@ (800b8c8 <_tx_initialize_high_level+0x5c>)
 800b880:	2200      	movs	r2, #0
 800b882:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800b884:	4b11      	ldr	r3, [pc, #68]	@ (800b8cc <_tx_initialize_high_level+0x60>)
 800b886:	2200      	movs	r2, #0
 800b888:	601a      	str	r2, [r3, #0]
 800b88a:	4b11      	ldr	r3, [pc, #68]	@ (800b8d0 <_tx_initialize_high_level+0x64>)
 800b88c:	2200      	movs	r2, #0
 800b88e:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800b890:	4b10      	ldr	r3, [pc, #64]	@ (800b8d4 <_tx_initialize_high_level+0x68>)
 800b892:	2200      	movs	r2, #0
 800b894:	601a      	str	r2, [r3, #0]
 800b896:	4b10      	ldr	r3, [pc, #64]	@ (800b8d8 <_tx_initialize_high_level+0x6c>)
 800b898:	2200      	movs	r2, #0
 800b89a:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800b89c:	4b0f      	ldr	r3, [pc, #60]	@ (800b8dc <_tx_initialize_high_level+0x70>)
 800b89e:	2200      	movs	r2, #0
 800b8a0:	601a      	str	r2, [r3, #0]
 800b8a2:	4b0f      	ldr	r3, [pc, #60]	@ (800b8e0 <_tx_initialize_high_level+0x74>)
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800b8a8:	4b0e      	ldr	r3, [pc, #56]	@ (800b8e4 <_tx_initialize_high_level+0x78>)
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	601a      	str	r2, [r3, #0]
 800b8ae:	4b0e      	ldr	r3, [pc, #56]	@ (800b8e8 <_tx_initialize_high_level+0x7c>)
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800b8b4:	4b0d      	ldr	r3, [pc, #52]	@ (800b8ec <_tx_initialize_high_level+0x80>)
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	601a      	str	r2, [r3, #0]
 800b8ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b8f0 <_tx_initialize_high_level+0x84>)
 800b8bc:	2200      	movs	r2, #0
 800b8be:	601a      	str	r2, [r3, #0]
#endif
}
 800b8c0:	bf00      	nop
 800b8c2:	bd80      	pop	{r7, pc}
 800b8c4:	20015984 	.word	0x20015984
 800b8c8:	20015988 	.word	0x20015988
 800b8cc:	2001598c 	.word	0x2001598c
 800b8d0:	20015990 	.word	0x20015990
 800b8d4:	20015994 	.word	0x20015994
 800b8d8:	20015998 	.word	0x20015998
 800b8dc:	200159a4 	.word	0x200159a4
 800b8e0:	200159a8 	.word	0x200159a8
 800b8e4:	200159ac 	.word	0x200159ac
 800b8e8:	200159b0 	.word	0x200159b0
 800b8ec:	2001599c 	.word	0x2001599c
 800b8f0:	200159a0 	.word	0x200159a0

0800b8f4 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800b8f8:	4b10      	ldr	r3, [pc, #64]	@ (800b93c <_tx_initialize_kernel_enter+0x48>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800b900:	d00c      	beq.n	800b91c <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800b902:	4b0e      	ldr	r3, [pc, #56]	@ (800b93c <_tx_initialize_kernel_enter+0x48>)
 800b904:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800b908:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800b90a:	f7f4 fc81 	bl	8000210 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800b90e:	f7ff ffad 	bl	800b86c <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800b912:	4b0b      	ldr	r3, [pc, #44]	@ (800b940 <_tx_initialize_kernel_enter+0x4c>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	3301      	adds	r3, #1
 800b918:	4a09      	ldr	r2, [pc, #36]	@ (800b940 <_tx_initialize_kernel_enter+0x4c>)
 800b91a:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800b91c:	4b07      	ldr	r3, [pc, #28]	@ (800b93c <_tx_initialize_kernel_enter+0x48>)
 800b91e:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800b922:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800b924:	4b07      	ldr	r3, [pc, #28]	@ (800b944 <_tx_initialize_kernel_enter+0x50>)
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	4618      	mov	r0, r3
 800b92a:	f7f5 fc2f 	bl	800118c <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800b92e:	4b03      	ldr	r3, [pc, #12]	@ (800b93c <_tx_initialize_kernel_enter+0x48>)
 800b930:	2200      	movs	r2, #0
 800b932:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800b934:	f7f4 fcb4 	bl	80002a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800b938:	bf00      	nop
 800b93a:	bd80      	pop	{r7, pc}
 800b93c:	2000000c 	.word	0x2000000c
 800b940:	20015a54 	.word	0x20015a54
 800b944:	200159b4 	.word	0x200159b4

0800b948 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b08e      	sub	sp, #56	@ 0x38
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
 800b950:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b952:	f3ef 8310 	mrs	r3, PRIMASK
 800b956:	623b      	str	r3, [r7, #32]
    return(posture);
 800b958:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b95a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b95c:	b672      	cpsid	i
    return(int_posture);
 800b95e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 800b960:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b966:	4a33      	ldr	r2, [pc, #204]	@ (800ba34 <_tx_mutex_cleanup+0xec>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	d158      	bne.n	800ba1e <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b972:	683a      	ldr	r2, [r7, #0]
 800b974:	429a      	cmp	r2, r3
 800b976:	d152      	bne.n	800ba1e <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b97c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 800b97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b980:	2b00      	cmp	r3, #0
 800b982:	d04c      	beq.n	800ba1e <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 800b984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	4a2b      	ldr	r2, [pc, #172]	@ (800ba38 <_tx_mutex_cleanup+0xf0>)
 800b98a:	4293      	cmp	r3, r2
 800b98c:	d147      	bne.n	800ba1e <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800b98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b990:	69db      	ldr	r3, [r3, #28]
 800b992:	2b00      	cmp	r3, #0
 800b994:	d043      	beq.n	800ba1e <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2200      	movs	r2, #0
 800b99a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 800b99c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b99e:	69db      	ldr	r3, [r3, #28]
 800b9a0:	1e5a      	subs	r2, r3, #1
 800b9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a4:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800b9a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a8:	69db      	ldr	r3, [r3, #28]
 800b9aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800b9ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d103      	bne.n	800b9ba <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800b9b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	619a      	str	r2, [r3, #24]
 800b9b8:	e013      	b.n	800b9e2 <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9be:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b9c4:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800b9c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9ca:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800b9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b9d0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 800b9d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9d4:	699b      	ldr	r3, [r3, #24]
 800b9d6:	687a      	ldr	r2, [r7, #4]
 800b9d8:	429a      	cmp	r2, r3
 800b9da:	d102      	bne.n	800b9e2 <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 800b9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b9e0:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9e6:	2b0d      	cmp	r3, #13
 800b9e8:	d119      	bne.n	800ba1e <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	221d      	movs	r2, #29
 800b9ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800b9f2:	4b12      	ldr	r3, [pc, #72]	@ (800ba3c <_tx_mutex_cleanup+0xf4>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	3301      	adds	r3, #1
 800b9f8:	4a10      	ldr	r2, [pc, #64]	@ (800ba3c <_tx_mutex_cleanup+0xf4>)
 800b9fa:	6013      	str	r3, [r2, #0]
 800b9fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9fe:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	f383 8810 	msr	PRIMASK, r3
}
 800ba06:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f001 ffb5 	bl	800d978 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba0e:	f3ef 8310 	mrs	r3, PRIMASK
 800ba12:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ba14:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ba16:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ba18:	b672      	cpsid	i
    return(int_posture);
 800ba1a:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800ba1c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba20:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	f383 8810 	msr	PRIMASK, r3
}
 800ba28:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800ba2a:	bf00      	nop
 800ba2c:	3738      	adds	r7, #56	@ 0x38
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
 800ba32:	bf00      	nop
 800ba34:	0800b949 	.word	0x0800b949
 800ba38:	4d555445 	.word	0x4d555445
 800ba3c:	20015a54 	.word	0x20015a54

0800ba40 <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b08a      	sub	sp, #40	@ 0x28
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba48:	f3ef 8310 	mrs	r3, PRIMASK
 800ba4c:	61fb      	str	r3, [r7, #28]
    return(posture);
 800ba4e:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800ba50:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ba52:	b672      	cpsid	i
    return(int_posture);
 800ba54:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 800ba56:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800ba58:	4b1a      	ldr	r3, [pc, #104]	@ (800bac4 <_tx_mutex_thread_release+0x84>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	4a19      	ldr	r2, [pc, #100]	@ (800bac4 <_tx_mutex_thread_release+0x84>)
 800ba60:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ba68:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 800ba6a:	6a3b      	ldr	r3, [r7, #32]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d017      	beq.n	800baa0 <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 800ba70:	6a3b      	ldr	r3, [r7, #32]
 800ba72:	2201      	movs	r2, #1
 800ba74:	609a      	str	r2, [r3, #8]
 800ba76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba78:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	f383 8810 	msr	PRIMASK, r3
}
 800ba80:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 800ba82:	6a38      	ldr	r0, [r7, #32]
 800ba84:	f000 faf2 	bl	800c06c <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba88:	f3ef 8310 	mrs	r3, PRIMASK
 800ba8c:	617b      	str	r3, [r7, #20]
    return(posture);
 800ba8e:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ba90:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ba92:	b672      	cpsid	i
    return(int_posture);
 800ba94:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 800ba96:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ba9e:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 800baa0:	6a3b      	ldr	r3, [r7, #32]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d1dd      	bne.n	800ba62 <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 800baa6:	4b07      	ldr	r3, [pc, #28]	@ (800bac4 <_tx_mutex_thread_release+0x84>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	3b01      	subs	r3, #1
 800baac:	4a05      	ldr	r2, [pc, #20]	@ (800bac4 <_tx_mutex_thread_release+0x84>)
 800baae:	6013      	str	r3, [r2, #0]
 800bab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	f383 8810 	msr	PRIMASK, r3
}
 800baba:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 800babc:	bf00      	nop
 800babe:	3728      	adds	r7, #40	@ 0x28
 800bac0:	46bd      	mov	sp, r7
 800bac2:	bd80      	pop	{r7, pc}
 800bac4:	20015a54 	.word	0x20015a54

0800bac8 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b08a      	sub	sp, #40	@ 0x28
 800bacc:	af00      	add	r7, sp, #0
 800bace:	60f8      	str	r0, [r7, #12]
 800bad0:	60b9      	str	r1, [r7, #8]
 800bad2:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 800bad4:	2234      	movs	r2, #52	@ 0x34
 800bad6:	2100      	movs	r1, #0
 800bad8:	68f8      	ldr	r0, [r7, #12]
 800bada:	f00c ffc5 	bl	8018a68 <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	68ba      	ldr	r2, [r7, #8]
 800bae2:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	687a      	ldr	r2, [r7, #4]
 800bae8:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800baea:	f3ef 8310 	mrs	r3, PRIMASK
 800baee:	61bb      	str	r3, [r7, #24]
    return(posture);
 800baf0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800baf2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800baf4:	b672      	cpsid	i
    return(int_posture);
 800baf6:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 800baf8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	4a1a      	ldr	r2, [pc, #104]	@ (800bb68 <_tx_mutex_create+0xa0>)
 800bafe:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 800bb00:	4b1a      	ldr	r3, [pc, #104]	@ (800bb6c <_tx_mutex_create+0xa4>)
 800bb02:	4a1b      	ldr	r2, [pc, #108]	@ (800bb70 <_tx_mutex_create+0xa8>)
 800bb04:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 800bb06:	4b1b      	ldr	r3, [pc, #108]	@ (800bb74 <_tx_mutex_create+0xac>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d109      	bne.n	800bb22 <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 800bb0e:	4a1a      	ldr	r2, [pc, #104]	@ (800bb78 <_tx_mutex_create+0xb0>)
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	68fa      	ldr	r2, [r7, #12]
 800bb18:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	68fa      	ldr	r2, [r7, #12]
 800bb1e:	625a      	str	r2, [r3, #36]	@ 0x24
 800bb20:	e011      	b.n	800bb46 <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 800bb22:	4b15      	ldr	r3, [pc, #84]	@ (800bb78 <_tx_mutex_create+0xb0>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 800bb28:	6a3b      	ldr	r3, [r7, #32]
 800bb2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb2c:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 800bb2e:	6a3b      	ldr	r3, [r7, #32]
 800bb30:	68fa      	ldr	r2, [r7, #12]
 800bb32:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 800bb34:	69fb      	ldr	r3, [r7, #28]
 800bb36:	68fa      	ldr	r2, [r7, #12]
 800bb38:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	69fa      	ldr	r2, [r7, #28]
 800bb3e:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	6a3a      	ldr	r2, [r7, #32]
 800bb44:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 800bb46:	4b0b      	ldr	r3, [pc, #44]	@ (800bb74 <_tx_mutex_create+0xac>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	3301      	adds	r3, #1
 800bb4c:	4a09      	ldr	r2, [pc, #36]	@ (800bb74 <_tx_mutex_create+0xac>)
 800bb4e:	6013      	str	r3, [r2, #0]
 800bb50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb52:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb54:	693b      	ldr	r3, [r7, #16]
 800bb56:	f383 8810 	msr	PRIMASK, r3
}
 800bb5a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800bb5c:	2300      	movs	r3, #0
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3728      	adds	r7, #40	@ 0x28
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}
 800bb66:	bf00      	nop
 800bb68:	4d555445 	.word	0x4d555445
 800bb6c:	20015a58 	.word	0x20015a58
 800bb70:	0800ba41 	.word	0x0800ba41
 800bb74:	200159a0 	.word	0x200159a0
 800bb78:	2001599c 	.word	0x2001599c

0800bb7c <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b092      	sub	sp, #72	@ 0x48
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
 800bb84:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb86:	f3ef 8310 	mrs	r3, PRIMASK
 800bb8a:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800bb8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800bb8e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bb90:	b672      	cpsid	i
    return(int_posture);
 800bb92:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 800bb94:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800bb96:	4b7a      	ldr	r3, [pc, #488]	@ (800bd80 <_tx_mutex_get+0x204>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	689b      	ldr	r3, [r3, #8]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d144      	bne.n	800bc2e <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2201      	movs	r2, #1
 800bba8:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bbae:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 800bbb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d032      	beq.n	800bc1c <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	691b      	ldr	r3, [r3, #16]
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	d106      	bne.n	800bbcc <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800bbbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2220      	movs	r2, #32
 800bbca:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800bbcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bbd2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 800bbd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d00f      	beq.n	800bbfa <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 800bbda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbde:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800bbe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbe2:	687a      	ldr	r2, [r7, #4]
 800bbe4:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800bbe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbe8:	687a      	ldr	r2, [r7, #4]
 800bbea:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bbf0:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bbf6:	62da      	str	r2, [r3, #44]	@ 0x2c
 800bbf8:	e009      	b.n	800bc0e <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800bbfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbfc:	687a      	ldr	r2, [r7, #4]
 800bbfe:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	687a      	ldr	r2, [r7, #4]
 800bc06:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	687a      	ldr	r2, [r7, #4]
 800bc0c:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 800bc0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bc14:	1c5a      	adds	r2, r3, #1
 800bc16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc18:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800bc1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc1e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc20:	69fb      	ldr	r3, [r7, #28]
 800bc22:	f383 8810 	msr	PRIMASK, r3
}
 800bc26:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc2c:	e0a2      	b.n	800bd74 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	68db      	ldr	r3, [r3, #12]
 800bc32:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc34:	429a      	cmp	r2, r3
 800bc36:	d10d      	bne.n	800bc54 <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	689b      	ldr	r3, [r3, #8]
 800bc3c:	1c5a      	adds	r2, r3, #1
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	609a      	str	r2, [r3, #8]
 800bc42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc44:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc46:	69bb      	ldr	r3, [r7, #24]
 800bc48:	f383 8810 	msr	PRIMASK, r3
}
 800bc4c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc52:	e08f      	b.n	800bd74 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	f000 8084 	beq.w	800bd64 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800bc5c:	4b49      	ldr	r3, [pc, #292]	@ (800bd84 <_tx_mutex_get+0x208>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d008      	beq.n	800bc76 <_tx_mutex_get+0xfa>
 800bc64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc66:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc68:	697b      	ldr	r3, [r7, #20]
 800bc6a:	f383 8810 	msr	PRIMASK, r3
}
 800bc6e:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 800bc70:	231d      	movs	r3, #29
 800bc72:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc74:	e07e      	b.n	800bd74 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	68db      	ldr	r3, [r3, #12]
 800bc7a:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 800bc7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc7e:	4a42      	ldr	r2, [pc, #264]	@ (800bd88 <_tx_mutex_get+0x20c>)
 800bc80:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 800bc82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc84:	687a      	ldr	r2, [r7, #4]
 800bc86:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800bc88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bc8e:	1c5a      	adds	r2, r3, #1
 800bc90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc92:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	69db      	ldr	r3, [r3, #28]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d109      	bne.n	800bcb2 <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bca2:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800bca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bca6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bca8:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800bcaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bcae:	675a      	str	r2, [r3, #116]	@ 0x74
 800bcb0:	e011      	b.n	800bcd6 <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	699b      	ldr	r3, [r3, #24]
 800bcb6:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800bcb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bcbc:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800bcbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcc2:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800bcc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcc8:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800bcca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bccc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bcce:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800bcd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcd2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bcd4:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	69db      	ldr	r3, [r3, #28]
 800bcda:	1c5a      	adds	r2, r3, #1
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 800bce0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bce2:	220d      	movs	r2, #13
 800bce4:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bce8:	2201      	movs	r2, #1
 800bcea:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800bcec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcee:	683a      	ldr	r2, [r7, #0]
 800bcf0:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800bcf2:	4b24      	ldr	r3, [pc, #144]	@ (800bd84 <_tx_mutex_get+0x208>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	4a22      	ldr	r2, [pc, #136]	@ (800bd84 <_tx_mutex_get+0x208>)
 800bcfa:	6013      	str	r3, [r2, #0]
 800bcfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcfe:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd00:	693b      	ldr	r3, [r7, #16]
 800bd02:	f383 8810 	msr	PRIMASK, r3
}
 800bd06:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	691b      	ldr	r3, [r3, #16]
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d121      	bne.n	800bd54 <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bd14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	d903      	bls.n	800bd24 <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 800bd1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 800bd24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d204      	bcs.n	800bd3c <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 800bd32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd38:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 800bd3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd44:	429a      	cmp	r2, r3
 800bd46:	d905      	bls.n	800bd54 <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 800bd48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd4c:	4619      	mov	r1, r3
 800bd4e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bd50:	f000 f8ce 	bl	800bef0 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800bd54:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800bd56:	f001 ff0f 	bl	800db78 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800bd5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd60:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd62:	e007      	b.n	800bd74 <_tx_mutex_get+0x1f8>
 800bd64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd66:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	f383 8810 	msr	PRIMASK, r3
}
 800bd6e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 800bd70:	231d      	movs	r3, #29
 800bd72:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 800bd74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	3748      	adds	r7, #72	@ 0x48
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
 800bd7e:	bf00      	nop
 800bd80:	200159bc 	.word	0x200159bc
 800bd84:	20015a54 	.word	0x20015a54
 800bd88:	0800b949 	.word	0x0800b949

0800bd8c <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b092      	sub	sp, #72	@ 0x48
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bd94:	f3ef 8310 	mrs	r3, PRIMASK
 800bd98:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800bd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800bd9c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd9e:	b672      	cpsid	i
    return(int_posture);
 800bda0:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 800bda2:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	69db      	ldr	r3, [r3, #28]
 800bda8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 800bdaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdac:	2b01      	cmp	r3, #1
 800bdae:	d805      	bhi.n	800bdbc <_tx_mutex_prioritize+0x30>
 800bdb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdb2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bdb4:	69fb      	ldr	r3, [r7, #28]
 800bdb6:	f383 8810 	msr	PRIMASK, r3
}
 800bdba:	e092      	b.n	800bee2 <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 800bdbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdbe:	2b02      	cmp	r3, #2
 800bdc0:	d114      	bne.n	800bdec <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	699b      	ldr	r3, [r3, #24]
 800bdc6:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 800bdc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bdcc:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 800bdce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdd6:	429a      	cmp	r2, r3
 800bdd8:	d202      	bcs.n	800bde0 <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdde:	619a      	str	r2, [r3, #24]
 800bde0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bde2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bde4:	69bb      	ldr	r3, [r7, #24]
 800bde6:	f383 8810 	msr	PRIMASK, r3
}
 800bdea:	e07a      	b.n	800bee2 <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	699b      	ldr	r3, [r3, #24]
 800bdf0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 800bdf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdf4:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 800bdf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bdfa:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 800bdfc:	4b3b      	ldr	r3, [pc, #236]	@ (800beec <_tx_mutex_prioritize+0x160>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	3301      	adds	r3, #1
 800be02:	4a3a      	ldr	r2, [pc, #232]	@ (800beec <_tx_mutex_prioritize+0x160>)
 800be04:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 800be06:	2300      	movs	r3, #0
 800be08:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 800be0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be12:	429a      	cmp	r2, r3
 800be14:	d201      	bcs.n	800be1a <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 800be16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be1c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	f383 8810 	msr	PRIMASK, r3
}
 800be24:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800be26:	f3ef 8310 	mrs	r3, PRIMASK
 800be2a:	617b      	str	r3, [r7, #20]
    return(posture);
 800be2c:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800be2e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800be30:	b672      	cpsid	i
    return(int_posture);
 800be32:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800be34:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	699b      	ldr	r3, [r3, #24]
 800be3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d002      	beq.n	800be46 <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 800be40:	2301      	movs	r3, #1
 800be42:	633b      	str	r3, [r7, #48]	@ 0x30
 800be44:	e006      	b.n	800be54 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	69db      	ldr	r3, [r3, #28]
 800be4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d001      	beq.n	800be54 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 800be50:	2301      	movs	r3, #1
 800be52:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 800be54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be56:	2b00      	cmp	r3, #0
 800be58:	d103      	bne.n	800be62 <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800be5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be5e:	643b      	str	r3, [r7, #64]	@ 0x40
 800be60:	e00c      	b.n	800be7c <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	699b      	ldr	r3, [r3, #24]
 800be66:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	69db      	ldr	r3, [r3, #28]
 800be6c:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 800be6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be70:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 800be72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be76:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 800be78:	2300      	movs	r3, #0
 800be7a:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 800be7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800be7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be80:	429a      	cmp	r2, r3
 800be82:	d1c2      	bne.n	800be0a <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 800be84:	4b19      	ldr	r3, [pc, #100]	@ (800beec <_tx_mutex_prioritize+0x160>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	3b01      	subs	r3, #1
 800be8a:	4a18      	ldr	r2, [pc, #96]	@ (800beec <_tx_mutex_prioritize+0x160>)
 800be8c:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 800be8e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800be90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be92:	429a      	cmp	r2, r3
 800be94:	d01d      	beq.n	800bed2 <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 800be96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 800be9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bea0:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800bea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bea6:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 800bea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800beac:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 800beae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800beb2:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 800beb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800beb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800beb8:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 800beba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bebc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bebe:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 800bec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bec2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bec4:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 800bec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bec8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800beca:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bed0:	619a      	str	r2, [r3, #24]
 800bed2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bed4:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	f383 8810 	msr	PRIMASK, r3
}
 800bedc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800bede:	f001 fd11 	bl	800d904 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800bee2:	2300      	movs	r3, #0
#endif
}
 800bee4:	4618      	mov	r0, r3
 800bee6:	3748      	adds	r7, #72	@ 0x48
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}
 800beec:	20015a54 	.word	0x20015a54

0800bef0 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b090      	sub	sp, #64	@ 0x40
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800befa:	f3ef 8310 	mrs	r3, PRIMASK
 800befe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800bf00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800bf02:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf04:	b672      	cpsid	i
    return(int_posture);
 800bf06:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800bf08:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d017      	beq.n	800bf42 <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	683a      	ldr	r2, [r7, #0]
 800bf16:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf1e:	683a      	ldr	r2, [r7, #0]
 800bf20:	429a      	cmp	r2, r3
 800bf22:	d905      	bls.n	800bf30 <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bf2e:	e002      	b.n	800bf36 <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	683a      	ldr	r2, [r7, #0]
 800bf34:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bf36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf38:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf3c:	f383 8810 	msr	PRIMASK, r3
}
 800bf40:	e089      	b.n	800c056 <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 800bf42:	4b47      	ldr	r3, [pc, #284]	@ (800c060 <_tx_mutex_priority_change+0x170>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf4c:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 800bf4e:	4b45      	ldr	r3, [pc, #276]	@ (800c064 <_tx_mutex_priority_change+0x174>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	3302      	adds	r3, #2
 800bf54:	4a43      	ldr	r2, [pc, #268]	@ (800c064 <_tx_mutex_priority_change+0x174>)
 800bf56:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	220e      	movs	r2, #14
 800bf5c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	2201      	movs	r2, #1
 800bf62:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2200      	movs	r2, #0
 800bf68:	64da      	str	r2, [r3, #76]	@ 0x4c
 800bf6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf6c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf6e:	69bb      	ldr	r3, [r7, #24]
 800bf70:	f383 8810 	msr	PRIMASK, r3
}
 800bf74:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	f001 fdfe 	bl	800db78 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bf7c:	f3ef 8310 	mrs	r3, PRIMASK
 800bf80:	623b      	str	r3, [r7, #32]
    return(posture);
 800bf82:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800bf84:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf86:	b672      	cpsid	i
    return(int_posture);
 800bf88:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 800bf8a:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	683a      	ldr	r2, [r7, #0]
 800bf90:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf98:	683a      	ldr	r2, [r7, #0]
 800bf9a:	429a      	cmp	r2, r3
 800bf9c:	d905      	bls.n	800bfaa <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bfa8:	e002      	b.n	800bfb0 <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	683a      	ldr	r2, [r7, #0]
 800bfae:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bfb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfb2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	f383 8810 	msr	PRIMASK, r3
}
 800bfba:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 800bfbc:	6878      	ldr	r0, [r7, #4]
 800bfbe:	f001 fcdb 	bl	800d978 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bfc2:	f3ef 8310 	mrs	r3, PRIMASK
 800bfc6:	617b      	str	r3, [r7, #20]
    return(posture);
 800bfc8:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800bfca:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bfcc:	b672      	cpsid	i
    return(int_posture);
 800bfce:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800bfd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800bfd2:	4b23      	ldr	r3, [pc, #140]	@ (800c060 <_tx_mutex_priority_change+0x170>)
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800bfd8:	687a      	ldr	r2, [r7, #4]
 800bfda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfdc:	429a      	cmp	r2, r3
 800bfde:	d034      	beq.n	800c04a <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d130      	bne.n	800c04a <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d811      	bhi.n	800c018 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 800bff4:	687a      	ldr	r2, [r7, #4]
 800bff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bff8:	429a      	cmp	r2, r3
 800bffa:	d126      	bne.n	800c04a <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 800bffc:	4a18      	ldr	r2, [pc, #96]	@ (800c060 <_tx_mutex_priority_change+0x170>)
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800c002:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	429a      	cmp	r2, r3
 800c008:	d21f      	bcs.n	800c04a <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c00e:	4916      	ldr	r1, [pc, #88]	@ (800c068 <_tx_mutex_priority_change+0x178>)
 800c010:	687a      	ldr	r2, [r7, #4]
 800c012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c016:	e018      	b.n	800c04a <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c020:	429a      	cmp	r2, r3
 800c022:	d212      	bcs.n	800c04a <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c02a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c02c:	429a      	cmp	r2, r3
 800c02e:	d80c      	bhi.n	800c04a <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800c030:	4a0b      	ldr	r2, [pc, #44]	@ (800c060 <_tx_mutex_priority_change+0x170>)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 800c036:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	429a      	cmp	r2, r3
 800c03c:	d205      	bcs.n	800c04a <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c042:	4909      	ldr	r1, [pc, #36]	@ (800c068 <_tx_mutex_priority_change+0x178>)
 800c044:	687a      	ldr	r2, [r7, #4]
 800c046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c04a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c04c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	f383 8810 	msr	PRIMASK, r3
}
 800c054:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800c056:	bf00      	nop
 800c058:	3740      	adds	r7, #64	@ 0x40
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}
 800c05e:	bf00      	nop
 800c060:	200159c0 	.word	0x200159c0
 800c064:	20015a54 	.word	0x20015a54
 800c068:	200159d4 	.word	0x200159d4

0800c06c <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b0a6      	sub	sp, #152	@ 0x98
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 800c074:	2320      	movs	r3, #32
 800c076:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c07a:	f3ef 8310 	mrs	r3, PRIMASK
 800c07e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 800c080:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 800c082:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 800c084:	b672      	cpsid	i
    return(int_posture);
 800c086:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 800c088:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	689b      	ldr	r3, [r3, #8]
 800c090:	2b00      	cmp	r3, #0
 800c092:	f000 81ff 	beq.w	800c494 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	68db      	ldr	r3, [r3, #12]
 800c09a:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800c09c:	4ba3      	ldr	r3, [pc, #652]	@ (800c32c <_tx_mutex_put+0x2c0>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	68db      	ldr	r3, [r3, #12]
 800c0a6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	d00d      	beq.n	800c0c8 <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 800c0ac:	4ba0      	ldr	r3, [pc, #640]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d109      	bne.n	800c0c8 <_tx_mutex_put+0x5c>
 800c0b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c0b8:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c0ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0bc:	f383 8810 	msr	PRIMASK, r3
}
 800c0c0:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 800c0c2:	231e      	movs	r3, #30
 800c0c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 800c0c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c0cc:	2b20      	cmp	r3, #32
 800c0ce:	f040 81eb 	bne.w	800c4a8 <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	689b      	ldr	r3, [r3, #8]
 800c0d6:	1e5a      	subs	r2, r3, #1
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	689b      	ldr	r3, [r3, #8]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d00a      	beq.n	800c0fa <_tx_mutex_put+0x8e>
 800c0e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c0e8:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c0ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0ec:	f383 8810 	msr	PRIMASK, r3
}
 800c0f0:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c0f8:	e1d6      	b.n	800c4a8 <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 800c0fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d10a      	bne.n	800c116 <_tx_mutex_put+0xaa>
 800c100:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c104:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c108:	f383 8810 	msr	PRIMASK, r3
}
 800c10c:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 800c10e:	2300      	movs	r3, #0
 800c110:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c114:	e1c8      	b.n	800c4a8 <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 800c116:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c118:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c11c:	1e5a      	subs	r2, r3, #1
 800c11e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c120:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 800c124:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c126:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d104      	bne.n	800c138 <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 800c12e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c130:	2200      	movs	r2, #0
 800c132:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 800c136:	e019      	b.n	800c16c <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c13c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c144:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 800c146:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c14a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c14c:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 800c14e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c150:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c154:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 800c156:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c158:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c15c:	687a      	ldr	r2, [r7, #4]
 800c15e:	429a      	cmp	r2, r3
 800c160:	d104      	bne.n	800c16c <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 800c162:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c164:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c168:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	699b      	ldr	r3, [r3, #24]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d110      	bne.n	800c196 <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	691b      	ldr	r3, [r3, #16]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d10c      	bne.n	800c196 <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2200      	movs	r2, #0
 800c180:	60da      	str	r2, [r3, #12]
 800c182:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c186:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c18a:	f383 8810 	msr	PRIMASK, r3
}
 800c18e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 800c190:	2300      	movs	r3, #0
 800c192:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 800c196:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c19a:	2b20      	cmp	r3, #32
 800c19c:	f040 8184 	bne.w	800c4a8 <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 800c1a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c1a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c1ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	691b      	ldr	r3, [r3, #16]
 800c1b4:	2b01      	cmp	r3, #1
 800c1b6:	d155      	bne.n	800c264 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c1b8:	4b5d      	ldr	r3, [pc, #372]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	3301      	adds	r3, #1
 800c1be:	4a5c      	ldr	r2, [pc, #368]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c1c0:	6013      	str	r3, [r2, #0]
 800c1c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c1c6:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c1c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1ca:	f383 8810 	msr	PRIMASK, r3
}
 800c1ce:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 800c1d0:	2320      	movs	r3, #32
 800c1d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800c1d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c1d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c1dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800c1e0:	e01f      	b.n	800c222 <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 800c1e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c1e6:	691b      	ldr	r3, [r3, #16]
 800c1e8:	2b01      	cmp	r3, #1
 800c1ea:	d10b      	bne.n	800c204 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 800c1ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c1f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c1f6:	429a      	cmp	r2, r3
 800c1f8:	d904      	bls.n	800c204 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 800c1fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c1fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c200:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 800c204:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c20a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 800c20e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c210:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c214:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c218:	429a      	cmp	r2, r3
 800c21a:	d102      	bne.n	800c222 <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 800c21c:	2300      	movs	r3, #0
 800c21e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800c222:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c226:	2b00      	cmp	r3, #0
 800c228:	d1db      	bne.n	800c1e2 <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c22a:	f3ef 8310 	mrs	r3, PRIMASK
 800c22e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800c230:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800c232:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800c234:	b672      	cpsid	i
    return(int_posture);
 800c236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 800c238:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 800c23c:	4b3c      	ldr	r3, [pc, #240]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	3b01      	subs	r3, #1
 800c242:	4a3b      	ldr	r2, [pc, #236]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c244:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 800c246:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c248:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c24c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 800c250:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c254:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c258:	429a      	cmp	r2, r3
 800c25a:	d203      	bcs.n	800c264 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 800c25c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c260:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	69db      	ldr	r3, [r3, #28]
 800c268:	2b01      	cmp	r3, #1
 800c26a:	d920      	bls.n	800c2ae <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	691b      	ldr	r3, [r3, #16]
 800c270:	2b01      	cmp	r3, #1
 800c272:	d11c      	bne.n	800c2ae <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 800c274:	4b2e      	ldr	r3, [pc, #184]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	3301      	adds	r3, #1
 800c27a:	4a2d      	ldr	r2, [pc, #180]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c27c:	6013      	str	r3, [r2, #0]
 800c27e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c282:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c286:	f383 8810 	msr	PRIMASK, r3
}
 800c28a:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 800c28c:	6878      	ldr	r0, [r7, #4]
 800c28e:	f7ff fd7d 	bl	800bd8c <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c292:	f3ef 8310 	mrs	r3, PRIMASK
 800c296:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800c298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800c29a:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800c29c:	b672      	cpsid	i
    return(int_posture);
 800c29e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 800c2a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 800c2a4:	4b22      	ldr	r3, [pc, #136]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	3b01      	subs	r3, #1
 800c2aa:	4a21      	ldr	r2, [pc, #132]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c2ac:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	699b      	ldr	r3, [r3, #24]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d13e      	bne.n	800c334 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c2b6:	4b1e      	ldr	r3, [pc, #120]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	3301      	adds	r3, #1
 800c2bc:	4a1c      	ldr	r2, [pc, #112]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c2be:	6013      	str	r3, [r2, #0]
 800c2c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c2c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c2c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2c8:	f383 8810 	msr	PRIMASK, r3
}
 800c2cc:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	2220      	movs	r2, #32
 800c2d2:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	68db      	ldr	r3, [r3, #12]
 800c2d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2da:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800c2de:	429a      	cmp	r2, r3
 800c2e0:	d006      	beq.n	800c2f0 <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	68db      	ldr	r3, [r3, #12]
 800c2e6:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f7ff fe00 	bl	800bef0 <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c2f0:	f3ef 8310 	mrs	r3, PRIMASK
 800c2f4:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800c2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800c2f8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c2fa:	b672      	cpsid	i
    return(int_posture);
 800c2fc:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 800c2fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 800c302:	4b0b      	ldr	r3, [pc, #44]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	3b01      	subs	r3, #1
 800c308:	4a09      	ldr	r2, [pc, #36]	@ (800c330 <_tx_mutex_put+0x2c4>)
 800c30a:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2200      	movs	r2, #0
 800c310:	60da      	str	r2, [r3, #12]
 800c312:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c316:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c31a:	f383 8810 	msr	PRIMASK, r3
}
 800c31e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 800c320:	f001 faf0 	bl	800d904 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 800c324:	2300      	movs	r3, #0
 800c326:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c32a:	e0bd      	b.n	800c4a8 <_tx_mutex_put+0x43c>
 800c32c:	200159bc 	.word	0x200159bc
 800c330:	20015a54 	.word	0x20015a54
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	699b      	ldr	r3, [r3, #24]
 800c338:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	691b      	ldr	r3, [r3, #16]
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d10a      	bne.n	800c358 <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	68db      	ldr	r3, [r3, #12]
 800c346:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800c34a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c34c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2220      	movs	r2, #32
 800c356:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 800c358:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c35a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c35e:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 800c360:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c362:	2b00      	cmp	r3, #0
 800c364:	d10a      	bne.n	800c37c <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800c366:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c368:	687a      	ldr	r2, [r7, #4]
 800c36a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	687a      	ldr	r2, [r7, #4]
 800c372:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	687a      	ldr	r2, [r7, #4]
 800c378:	631a      	str	r2, [r3, #48]	@ 0x30
 800c37a:	e016      	b.n	800c3aa <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 800c37c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c37e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c382:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 800c386:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c38a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c38c:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800c38e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800c396:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c398:	687a      	ldr	r2, [r7, #4]
 800c39a:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c3a0:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c3a8:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 800c3aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c3ac:	1c5a      	adds	r2, r3, #1
 800c3ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c3b0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c3be:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	69db      	ldr	r3, [r3, #28]
 800c3c4:	1e5a      	subs	r2, r3, #1
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	69db      	ldr	r3, [r3, #28]
 800c3ce:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800c3d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d103      	bne.n	800c3de <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	2200      	movs	r2, #0
 800c3da:	619a      	str	r2, [r3, #24]
 800c3dc:	e00e      	b.n	800c3fc <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800c3de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c3e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c3e2:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c3e8:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800c3ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c3ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c3ee:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800c3f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c3f2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c3f4:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800c3f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c3f8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c3fa:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c3fc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c3fe:	2200      	movs	r2, #0
 800c400:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800c402:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c404:	2200      	movs	r2, #0
 800c406:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c40a:	4b2a      	ldr	r3, [pc, #168]	@ (800c4b4 <_tx_mutex_put+0x448>)
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	3301      	adds	r3, #1
 800c410:	4a28      	ldr	r2, [pc, #160]	@ (800c4b4 <_tx_mutex_put+0x448>)
 800c412:	6013      	str	r3, [r2, #0]
 800c414:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c418:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c41a:	69fb      	ldr	r3, [r7, #28]
 800c41c:	f383 8810 	msr	PRIMASK, r3
}
 800c420:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	691b      	ldr	r3, [r3, #16]
 800c426:	2b01      	cmp	r3, #1
 800c428:	d12d      	bne.n	800c486 <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	69db      	ldr	r3, [r3, #28]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d01c      	beq.n	800c46c <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	f7ff fcaa 	bl	800bd8c <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c438:	f3ef 8310 	mrs	r3, PRIMASK
 800c43c:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c43e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c440:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c442:	b672      	cpsid	i
    return(int_posture);
 800c444:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 800c446:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	699b      	ldr	r3, [r3, #24]
 800c44e:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 800c450:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c452:	2b00      	cmp	r3, #0
 800c454:	d003      	beq.n	800c45e <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 800c456:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c458:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	629a      	str	r2, [r3, #40]	@ 0x28
 800c45e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c462:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c464:	693b      	ldr	r3, [r7, #16]
 800c466:	f383 8810 	msr	PRIMASK, r3
}
 800c46a:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 800c46c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c472:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800c476:	429a      	cmp	r2, r3
 800c478:	d005      	beq.n	800c486 <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 800c47a:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800c47e:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800c482:	f7ff fd35 	bl	800bef0 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 800c486:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800c488:	f001 fa76 	bl	800d978 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 800c48c:	2300      	movs	r3, #0
 800c48e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c492:	e009      	b.n	800c4a8 <_tx_mutex_put+0x43c>
 800c494:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c498:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	f383 8810 	msr	PRIMASK, r3
}
 800c4a0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 800c4a2:	231e      	movs	r3, #30
 800c4a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 800c4a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	3798      	adds	r7, #152	@ 0x98
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}
 800c4b4:	20015a54 	.word	0x20015a54

0800c4b8 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b08e      	sub	sp, #56	@ 0x38
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
 800c4c0:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c4c2:	f3ef 8310 	mrs	r3, PRIMASK
 800c4c6:	623b      	str	r3, [r7, #32]
    return(posture);
 800c4c8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c4ca:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c4cc:	b672      	cpsid	i
    return(int_posture);
 800c4ce:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 800c4d0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c4d6:	4a37      	ldr	r2, [pc, #220]	@ (800c5b4 <_tx_queue_cleanup+0xfc>)
 800c4d8:	4293      	cmp	r3, r2
 800c4da:	d161      	bne.n	800c5a0 <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c4e2:	683a      	ldr	r2, [r7, #0]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d15b      	bne.n	800c5a0 <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c4ec:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 800c4ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d055      	beq.n	800c5a0 <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 800c4f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4a2f      	ldr	r2, [pc, #188]	@ (800c5b8 <_tx_queue_cleanup+0x100>)
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d150      	bne.n	800c5a0 <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 800c4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c502:	2b00      	cmp	r3, #0
 800c504:	d04c      	beq.n	800c5a0 <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2200      	movs	r2, #0
 800c50a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 800c50c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c50e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c510:	1e5a      	subs	r2, r3, #1
 800c512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c514:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800c516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c51a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800c51c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d103      	bne.n	800c52a <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800c522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c524:	2200      	movs	r2, #0
 800c526:	629a      	str	r2, [r3, #40]	@ 0x28
 800c528:	e013      	b.n	800c552 <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c52e:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c534:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800c536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c538:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c53a:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800c53c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c53e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c540:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 800c542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c546:	687a      	ldr	r2, [r7, #4]
 800c548:	429a      	cmp	r2, r3
 800c54a:	d102      	bne.n	800c552 <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 800c54c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c54e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c550:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c556:	2b05      	cmp	r3, #5
 800c558:	d122      	bne.n	800c5a0 <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800c55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c55c:	691b      	ldr	r3, [r3, #16]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d004      	beq.n	800c56c <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	220b      	movs	r2, #11
 800c566:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800c56a:	e003      	b.n	800c574 <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	220a      	movs	r2, #10
 800c570:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c574:	4b11      	ldr	r3, [pc, #68]	@ (800c5bc <_tx_queue_cleanup+0x104>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	3301      	adds	r3, #1
 800c57a:	4a10      	ldr	r2, [pc, #64]	@ (800c5bc <_tx_queue_cleanup+0x104>)
 800c57c:	6013      	str	r3, [r2, #0]
 800c57e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c580:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c582:	693b      	ldr	r3, [r7, #16]
 800c584:	f383 8810 	msr	PRIMASK, r3
}
 800c588:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800c58a:	6878      	ldr	r0, [r7, #4]
 800c58c:	f001 f9f4 	bl	800d978 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c590:	f3ef 8310 	mrs	r3, PRIMASK
 800c594:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c596:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c598:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c59a:	b672      	cpsid	i
    return(int_posture);
 800c59c:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800c59e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5a2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	f383 8810 	msr	PRIMASK, r3
}
 800c5aa:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800c5ac:	bf00      	nop
 800c5ae:	3738      	adds	r7, #56	@ 0x38
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}
 800c5b4:	0800c4b9 	.word	0x0800c4b9
 800c5b8:	51554555 	.word	0x51554555
 800c5bc:	20015a54 	.word	0x20015a54

0800c5c0 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b08c      	sub	sp, #48	@ 0x30
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	60f8      	str	r0, [r7, #12]
 800c5c8:	60b9      	str	r1, [r7, #8]
 800c5ca:	607a      	str	r2, [r7, #4]
 800c5cc:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 800c5ce:	2238      	movs	r2, #56	@ 0x38
 800c5d0:	2100      	movs	r1, #0
 800c5d2:	68f8      	ldr	r0, [r7, #12]
 800c5d4:	f00c fa48 	bl	8018a68 <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	68ba      	ldr	r2, [r7, #8]
 800c5dc:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	687a      	ldr	r2, [r7, #4]
 800c5e2:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	009b      	lsls	r3, r3, #2
 800c5e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c5ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 800c5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5f2:	687a      	ldr	r2, [r7, #4]
 800c5f4:	fb02 f303 	mul.w	r3, r2, r3
 800c5f8:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	683a      	ldr	r2, [r7, #0]
 800c5fe:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	699a      	ldr	r2, [r3, #24]
 800c604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c606:	009b      	lsls	r3, r3, #2
 800c608:	441a      	add	r2, r3
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	683a      	ldr	r2, [r7, #0]
 800c612:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	683a      	ldr	r2, [r7, #0]
 800c618:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c61e:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c624:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c626:	f3ef 8310 	mrs	r3, PRIMASK
 800c62a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c62c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c62e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c630:	b672      	cpsid	i
    return(int_posture);
 800c632:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 800c634:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	4a18      	ldr	r2, [pc, #96]	@ (800c69c <_tx_queue_create+0xdc>)
 800c63a:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 800c63c:	4b18      	ldr	r3, [pc, #96]	@ (800c6a0 <_tx_queue_create+0xe0>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d109      	bne.n	800c658 <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 800c644:	4a17      	ldr	r2, [pc, #92]	@ (800c6a4 <_tx_queue_create+0xe4>)
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	68fa      	ldr	r2, [r7, #12]
 800c64e:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	68fa      	ldr	r2, [r7, #12]
 800c654:	635a      	str	r2, [r3, #52]	@ 0x34
 800c656:	e011      	b.n	800c67c <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 800c658:	4b12      	ldr	r3, [pc, #72]	@ (800c6a4 <_tx_queue_create+0xe4>)
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 800c65e:	6a3b      	ldr	r3, [r7, #32]
 800c660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c662:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 800c664:	6a3b      	ldr	r3, [r7, #32]
 800c666:	68fa      	ldr	r2, [r7, #12]
 800c668:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 800c66a:	69fb      	ldr	r3, [r7, #28]
 800c66c:	68fa      	ldr	r2, [r7, #12]
 800c66e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	69fa      	ldr	r2, [r7, #28]
 800c674:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	6a3a      	ldr	r2, [r7, #32]
 800c67a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 800c67c:	4b08      	ldr	r3, [pc, #32]	@ (800c6a0 <_tx_queue_create+0xe0>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	3301      	adds	r3, #1
 800c682:	4a07      	ldr	r2, [pc, #28]	@ (800c6a0 <_tx_queue_create+0xe0>)
 800c684:	6013      	str	r3, [r2, #0]
 800c686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c688:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c68a:	693b      	ldr	r3, [r7, #16]
 800c68c:	f383 8810 	msr	PRIMASK, r3
}
 800c690:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800c692:	2300      	movs	r3, #0
}
 800c694:	4618      	mov	r0, r3
 800c696:	3730      	adds	r7, #48	@ 0x30
 800c698:	46bd      	mov	sp, r7
 800c69a:	bd80      	pop	{r7, pc}
 800c69c:	51554555 	.word	0x51554555
 800c6a0:	20015990 	.word	0x20015990
 800c6a4:	2001598c 	.word	0x2001598c

0800c6a8 <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b096      	sub	sp, #88	@ 0x58
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	60f8      	str	r0, [r7, #12]
 800c6b0:	60b9      	str	r1, [r7, #8]
 800c6b2:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c6b8:	f3ef 8310 	mrs	r3, PRIMASK
 800c6bc:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 800c6be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 800c6c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 800c6c2:	b672      	cpsid	i
    return(int_posture);
 800c6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 800c6c6:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6cc:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	691b      	ldr	r3, [r3, #16]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	f000 8136 	beq.w	800c944 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800c6d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d13c      	bne.n	800c758 <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	6a1b      	ldr	r3, [r3, #32]
 800c6e2:	657b      	str	r3, [r7, #84]	@ 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	653b      	str	r3, [r7, #80]	@ 0x50
            size =         queue_ptr -> tx_queue_message_size;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	689b      	ldr	r3, [r3, #8]
 800c6ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800c6ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c6f0:	1d13      	adds	r3, r2, #4
 800c6f2:	657b      	str	r3, [r7, #84]	@ 0x54
 800c6f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6f6:	1d19      	adds	r1, r3, #4
 800c6f8:	6539      	str	r1, [r7, #80]	@ 0x50
 800c6fa:	6812      	ldr	r2, [r2, #0]
 800c6fc:	601a      	str	r2, [r3, #0]
 800c6fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c700:	2b01      	cmp	r3, #1
 800c702:	d90e      	bls.n	800c722 <_tx_queue_receive+0x7a>
 800c704:	e007      	b.n	800c716 <_tx_queue_receive+0x6e>
 800c706:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c708:	1d13      	adds	r3, r2, #4
 800c70a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c70c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c70e:	1d19      	adds	r1, r3, #4
 800c710:	6539      	str	r1, [r7, #80]	@ 0x50
 800c712:	6812      	ldr	r2, [r2, #0]
 800c714:	601a      	str	r2, [r3, #0]
 800c716:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c718:	3b01      	subs	r3, #1
 800c71a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c71c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d1f1      	bne.n	800c706 <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	69db      	ldr	r3, [r3, #28]
 800c726:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c728:	429a      	cmp	r2, r3
 800c72a:	d102      	bne.n	800c732 <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	699b      	ldr	r3, [r3, #24]
 800c730:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c736:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	695b      	ldr	r3, [r3, #20]
 800c73c:	1c5a      	adds	r2, r3, #1
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	691b      	ldr	r3, [r3, #16]
 800c746:	1e5a      	subs	r2, r3, #1
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	611a      	str	r2, [r3, #16]
 800c74c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c74e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c752:	f383 8810 	msr	PRIMASK, r3
}
 800c756:	e163      	b.n	800ca20 <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c75c:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 800c75e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c760:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c764:	2b01      	cmp	r3, #1
 800c766:	d153      	bne.n	800c810 <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800c768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c76a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c76c:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	689b      	ldr	r3, [r3, #8]
 800c776:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800c778:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c77a:	1d13      	adds	r3, r2, #4
 800c77c:	657b      	str	r3, [r7, #84]	@ 0x54
 800c77e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c780:	1d19      	adds	r1, r3, #4
 800c782:	6539      	str	r1, [r7, #80]	@ 0x50
 800c784:	6812      	ldr	r2, [r2, #0]
 800c786:	601a      	str	r2, [r3, #0]
 800c788:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c78a:	2b01      	cmp	r3, #1
 800c78c:	d90e      	bls.n	800c7ac <_tx_queue_receive+0x104>
 800c78e:	e007      	b.n	800c7a0 <_tx_queue_receive+0xf8>
 800c790:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c792:	1d13      	adds	r3, r2, #4
 800c794:	657b      	str	r3, [r7, #84]	@ 0x54
 800c796:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c798:	1d19      	adds	r1, r3, #4
 800c79a:	6539      	str	r1, [r7, #80]	@ 0x50
 800c79c:	6812      	ldr	r2, [r2, #0]
 800c79e:	601a      	str	r2, [r3, #0]
 800c7a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7a2:	3b01      	subs	r3, #1
 800c7a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c7a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d1f1      	bne.n	800c790 <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800c7ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7ae:	3b01      	subs	r3, #1
 800c7b0:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800c7b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d103      	bne.n	800c7c0 <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	629a      	str	r2, [r3, #40]	@ 0x28
 800c7be:	e00e      	b.n	800c7de <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800c7c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c7c4:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c7ca:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800c7cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7d0:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 800c7d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c7d6:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 800c7d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c7dc:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c7e2:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c7e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800c7ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800c7f2:	4b8e      	ldr	r3, [pc, #568]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	3301      	adds	r3, #1
 800c7f8:	4a8c      	ldr	r2, [pc, #560]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c7fa:	6013      	str	r3, [r2, #0]
 800c7fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7fe:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c802:	f383 8810 	msr	PRIMASK, r3
}
 800c806:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800c808:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c80a:	f001 f8b5 	bl	800d978 <_tx_thread_system_resume>
 800c80e:	e107      	b.n	800ca20 <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	6a1b      	ldr	r3, [r3, #32]
 800c814:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	689b      	ldr	r3, [r3, #8]
 800c81e:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800c820:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c822:	1d13      	adds	r3, r2, #4
 800c824:	657b      	str	r3, [r7, #84]	@ 0x54
 800c826:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c828:	1d19      	adds	r1, r3, #4
 800c82a:	6539      	str	r1, [r7, #80]	@ 0x50
 800c82c:	6812      	ldr	r2, [r2, #0]
 800c82e:	601a      	str	r2, [r3, #0]
 800c830:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c832:	2b01      	cmp	r3, #1
 800c834:	d90e      	bls.n	800c854 <_tx_queue_receive+0x1ac>
 800c836:	e007      	b.n	800c848 <_tx_queue_receive+0x1a0>
 800c838:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c83a:	1d13      	adds	r3, r2, #4
 800c83c:	657b      	str	r3, [r7, #84]	@ 0x54
 800c83e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c840:	1d19      	adds	r1, r3, #4
 800c842:	6539      	str	r1, [r7, #80]	@ 0x50
 800c844:	6812      	ldr	r2, [r2, #0]
 800c846:	601a      	str	r2, [r3, #0]
 800c848:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c84a:	3b01      	subs	r3, #1
 800c84c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c84e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c850:	2b00      	cmp	r3, #0
 800c852:	d1f1      	bne.n	800c838 <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	69db      	ldr	r3, [r3, #28]
 800c858:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c85a:	429a      	cmp	r2, r3
 800c85c:	d102      	bne.n	800c864 <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	699b      	ldr	r3, [r3, #24]
 800c862:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c868:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 800c86a:	4b70      	ldr	r3, [pc, #448]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	3301      	adds	r3, #1
 800c870:	4a6e      	ldr	r2, [pc, #440]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c872:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 800c874:	4b6d      	ldr	r3, [pc, #436]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	3b01      	subs	r3, #1
 800c87a:	4a6c      	ldr	r2, [pc, #432]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c87c:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800c87e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c880:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c882:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  queue_ptr -> tx_queue_write;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c888:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800c890:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c892:	1d13      	adds	r3, r2, #4
 800c894:	657b      	str	r3, [r7, #84]	@ 0x54
 800c896:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c898:	1d19      	adds	r1, r3, #4
 800c89a:	6539      	str	r1, [r7, #80]	@ 0x50
 800c89c:	6812      	ldr	r2, [r2, #0]
 800c89e:	601a      	str	r2, [r3, #0]
 800c8a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8a2:	2b01      	cmp	r3, #1
 800c8a4:	d90e      	bls.n	800c8c4 <_tx_queue_receive+0x21c>
 800c8a6:	e007      	b.n	800c8b8 <_tx_queue_receive+0x210>
 800c8a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c8aa:	1d13      	adds	r3, r2, #4
 800c8ac:	657b      	str	r3, [r7, #84]	@ 0x54
 800c8ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8b0:	1d19      	adds	r1, r3, #4
 800c8b2:	6539      	str	r1, [r7, #80]	@ 0x50
 800c8b4:	6812      	ldr	r2, [r2, #0]
 800c8b6:	601a      	str	r2, [r3, #0]
 800c8b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8ba:	3b01      	subs	r3, #1
 800c8bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c8be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d1f1      	bne.n	800c8a8 <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	69db      	ldr	r3, [r3, #28]
 800c8c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c8ca:	429a      	cmp	r2, r3
 800c8cc:	d102      	bne.n	800c8d4 <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	699b      	ldr	r3, [r3, #24]
 800c8d2:	653b      	str	r3, [r7, #80]	@ 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c8d8:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8de:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800c8e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800c8e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d103      	bne.n	800c8f4 <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	629a      	str	r2, [r3, #40]	@ 0x28
 800c8f2:	e00e      	b.n	800c912 <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800c8f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c8f8:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c8fe:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800c900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c902:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c904:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 800c906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c908:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c90a:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 800c90c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c90e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c910:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c916:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c918:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c91a:	2200      	movs	r2, #0
 800c91c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800c91e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c920:	2200      	movs	r2, #0
 800c922:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800c926:	4b41      	ldr	r3, [pc, #260]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	3301      	adds	r3, #1
 800c92c:	4a3f      	ldr	r2, [pc, #252]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c92e:	6013      	str	r3, [r2, #0]
 800c930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c932:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c934:	6a3b      	ldr	r3, [r7, #32]
 800c936:	f383 8810 	msr	PRIMASK, r3
}
 800c93a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800c93c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c93e:	f001 f81b 	bl	800d978 <_tx_thread_system_resume>
 800c942:	e06d      	b.n	800ca20 <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d062      	beq.n	800ca10 <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800c94a:	4b38      	ldr	r3, [pc, #224]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d008      	beq.n	800c964 <_tx_queue_receive+0x2bc>
 800c952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c954:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c956:	69fb      	ldr	r3, [r7, #28]
 800c958:	f383 8810 	msr	PRIMASK, r3
}
 800c95c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 800c95e:	230a      	movs	r3, #10
 800c960:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c962:	e05d      	b.n	800ca20 <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c964:	4b32      	ldr	r3, [pc, #200]	@ (800ca30 <_tx_queue_receive+0x388>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800c96a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c96c:	4a31      	ldr	r2, [pc, #196]	@ (800ca34 <_tx_queue_receive+0x38c>)
 800c96e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800c970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c972:	68fa      	ldr	r2, [r7, #12]
 800c974:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 800c976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c978:	68ba      	ldr	r2, [r7, #8]
 800c97a:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800c97c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c97e:	2200      	movs	r2, #0
 800c980:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800c984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c986:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c98a:	1c5a      	adds	r2, r3, #1
 800c98c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c98e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800c992:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c994:	2b00      	cmp	r3, #0
 800c996:	d109      	bne.n	800c9ac <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c99c:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800c99e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c9a2:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800c9a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c9a8:	675a      	str	r2, [r3, #116]	@ 0x74
 800c9aa:	e011      	b.n	800c9d0 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9b0:	63bb      	str	r3, [r7, #56]	@ 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800c9b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c9b6:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800c9b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c9bc:	637b      	str	r3, [r7, #52]	@ 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800c9be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c9c2:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800c9c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9c6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c9c8:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800c9ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c9ce:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800c9d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9d2:	1c5a      	adds	r2, r3, #1
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800c9d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9da:	2205      	movs	r2, #5
 800c9dc:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c9de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9e0:	2201      	movs	r2, #1
 800c9e2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800c9e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9e6:	687a      	ldr	r2, [r7, #4]
 800c9e8:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800c9ea:	4b10      	ldr	r3, [pc, #64]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	3301      	adds	r3, #1
 800c9f0:	4a0e      	ldr	r2, [pc, #56]	@ (800ca2c <_tx_queue_receive+0x384>)
 800c9f2:	6013      	str	r3, [r2, #0]
 800c9f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9f6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c9f8:	69bb      	ldr	r3, [r7, #24]
 800c9fa:	f383 8810 	msr	PRIMASK, r3
}
 800c9fe:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800ca00:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ca02:	f001 f8b9 	bl	800db78 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800ca06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ca0e:	e007      	b.n	800ca20 <_tx_queue_receive+0x378>
 800ca10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca12:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca14:	697b      	ldr	r3, [r7, #20]
 800ca16:	f383 8810 	msr	PRIMASK, r3
}
 800ca1a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 800ca1c:	230a      	movs	r3, #10
 800ca1e:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Return completion status.  */
    return(status);
 800ca20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800ca22:	4618      	mov	r0, r3
 800ca24:	3758      	adds	r7, #88	@ 0x58
 800ca26:	46bd      	mov	sp, r7
 800ca28:	bd80      	pop	{r7, pc}
 800ca2a:	bf00      	nop
 800ca2c:	20015a54 	.word	0x20015a54
 800ca30:	200159bc 	.word	0x200159bc
 800ca34:	0800c4b9 	.word	0x0800c4b9

0800ca38 <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b094      	sub	sp, #80	@ 0x50
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	60f8      	str	r0, [r7, #12]
 800ca40:	60b9      	str	r1, [r7, #8]
 800ca42:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800ca44:	2300      	movs	r3, #0
 800ca46:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ca48:	f3ef 8310 	mrs	r3, PRIMASK
 800ca4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800ca4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800ca50:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800ca52:	b672      	cpsid	i
    return(int_posture);
 800ca54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 800ca56:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca5c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	695b      	ldr	r3, [r3, #20]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	f000 809b 	beq.w	800cb9e <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800ca68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d13c      	bne.n	800cae8 <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	695b      	ldr	r3, [r3, #20]
 800ca72:	1e5a      	subs	r2, r3, #1
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	691b      	ldr	r3, [r3, #16]
 800ca7c:	1c5a      	adds	r2, r3, #1
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca8a:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	689b      	ldr	r3, [r3, #8]
 800ca90:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800ca92:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ca94:	1d13      	adds	r3, r2, #4
 800ca96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ca98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca9a:	1d19      	adds	r1, r3, #4
 800ca9c:	64b9      	str	r1, [r7, #72]	@ 0x48
 800ca9e:	6812      	ldr	r2, [r2, #0]
 800caa0:	601a      	str	r2, [r3, #0]
 800caa2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800caa4:	2b01      	cmp	r3, #1
 800caa6:	d90e      	bls.n	800cac6 <_tx_queue_send+0x8e>
 800caa8:	e007      	b.n	800caba <_tx_queue_send+0x82>
 800caaa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800caac:	1d13      	adds	r3, r2, #4
 800caae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cab0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cab2:	1d19      	adds	r1, r3, #4
 800cab4:	64b9      	str	r1, [r7, #72]	@ 0x48
 800cab6:	6812      	ldr	r2, [r2, #0]
 800cab8:	601a      	str	r2, [r3, #0]
 800caba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cabc:	3b01      	subs	r3, #1
 800cabe:	647b      	str	r3, [r7, #68]	@ 0x44
 800cac0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d1f1      	bne.n	800caaa <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	69db      	ldr	r3, [r3, #28]
 800caca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cacc:	429a      	cmp	r2, r3
 800cace:	d102      	bne.n	800cad6 <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	699b      	ldr	r3, [r3, #24]
 800cad4:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cada:	625a      	str	r2, [r3, #36]	@ 0x24
 800cadc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cade:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cae0:	6a3b      	ldr	r3, [r7, #32]
 800cae2:	f383 8810 	msr	PRIMASK, r3
}
 800cae6:	e0c8      	b.n	800cc7a <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800caec:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 800caee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caf0:	3b01      	subs	r3, #1
 800caf2:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 800caf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d103      	bne.n	800cb02 <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	2200      	movs	r2, #0
 800cafe:	629a      	str	r2, [r3, #40]	@ 0x28
 800cb00:	e012      	b.n	800cb28 <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800cb02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb04:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800cb0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb0e:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb14:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800cb16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 800cb1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb20:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 800cb22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb26:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb2c:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800cb2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb30:	2200      	movs	r2, #0
 800cb32:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800cb38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cb3c:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	689b      	ldr	r3, [r3, #8]
 800cb42:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800cb44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cb46:	1d13      	adds	r3, r2, #4
 800cb48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb4c:	1d19      	adds	r1, r3, #4
 800cb4e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800cb50:	6812      	ldr	r2, [r2, #0]
 800cb52:	601a      	str	r2, [r3, #0]
 800cb54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb56:	2b01      	cmp	r3, #1
 800cb58:	d90e      	bls.n	800cb78 <_tx_queue_send+0x140>
 800cb5a:	e007      	b.n	800cb6c <_tx_queue_send+0x134>
 800cb5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cb5e:	1d13      	adds	r3, r2, #4
 800cb60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb64:	1d19      	adds	r1, r3, #4
 800cb66:	64b9      	str	r1, [r7, #72]	@ 0x48
 800cb68:	6812      	ldr	r2, [r2, #0]
 800cb6a:	601a      	str	r2, [r3, #0]
 800cb6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb6e:	3b01      	subs	r3, #1
 800cb70:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d1f1      	bne.n	800cb5c <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800cb78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800cb80:	4b40      	ldr	r3, [pc, #256]	@ (800cc84 <_tx_queue_send+0x24c>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	3301      	adds	r3, #1
 800cb86:	4a3f      	ldr	r2, [pc, #252]	@ (800cc84 <_tx_queue_send+0x24c>)
 800cb88:	6013      	str	r3, [r2, #0]
 800cb8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb8c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cb8e:	69fb      	ldr	r3, [r7, #28]
 800cb90:	f383 8810 	msr	PRIMASK, r3
}
 800cb94:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800cb96:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cb98:	f000 feee 	bl	800d978 <_tx_thread_system_resume>
 800cb9c:	e06d      	b.n	800cc7a <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d062      	beq.n	800cc6a <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800cba4:	4b37      	ldr	r3, [pc, #220]	@ (800cc84 <_tx_queue_send+0x24c>)
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d008      	beq.n	800cbbe <_tx_queue_send+0x186>
 800cbac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbae:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cbb0:	69bb      	ldr	r3, [r7, #24]
 800cbb2:	f383 8810 	msr	PRIMASK, r3
}
 800cbb6:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 800cbb8:	230b      	movs	r3, #11
 800cbba:	643b      	str	r3, [r7, #64]	@ 0x40
 800cbbc:	e05d      	b.n	800cc7a <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800cbbe:	4b32      	ldr	r3, [pc, #200]	@ (800cc88 <_tx_queue_send+0x250>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800cbc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbc6:	4a31      	ldr	r2, [pc, #196]	@ (800cc8c <_tx_queue_send+0x254>)
 800cbc8:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800cbca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbcc:	68fa      	ldr	r2, [r7, #12]
 800cbce:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 800cbd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbd2:	68ba      	ldr	r2, [r7, #8]
 800cbd4:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800cbd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbd8:	2200      	movs	r2, #0
 800cbda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800cbde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbe0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cbe4:	1c5a      	adds	r2, r3, #1
 800cbe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbe8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800cbec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d109      	bne.n	800cc06 <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cbf6:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800cbf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cbfc:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800cbfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc02:	675a      	str	r2, [r3, #116]	@ 0x74
 800cc04:	e011      	b.n	800cc2a <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc0a:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800cc0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc10:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800cc12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc16:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800cc18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc1c:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800cc1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc22:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800cc24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc28:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800cc2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc2c:	1c5a      	adds	r2, r3, #1
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800cc32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc34:	2205      	movs	r2, #5
 800cc36:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800cc38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc3a:	2201      	movs	r2, #1
 800cc3c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800cc3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc40:	687a      	ldr	r2, [r7, #4]
 800cc42:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800cc44:	4b0f      	ldr	r3, [pc, #60]	@ (800cc84 <_tx_queue_send+0x24c>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	3301      	adds	r3, #1
 800cc4a:	4a0e      	ldr	r2, [pc, #56]	@ (800cc84 <_tx_queue_send+0x24c>)
 800cc4c:	6013      	str	r3, [r2, #0]
 800cc4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc50:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc52:	697b      	ldr	r3, [r7, #20]
 800cc54:	f383 8810 	msr	PRIMASK, r3
}
 800cc58:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800cc5a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cc5c:	f000 ff8c 	bl	800db78 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800cc60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc66:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc68:	e007      	b.n	800cc7a <_tx_queue_send+0x242>
 800cc6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc6c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc6e:	693b      	ldr	r3, [r7, #16]
 800cc70:	f383 8810 	msr	PRIMASK, r3
}
 800cc74:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 800cc76:	230b      	movs	r3, #11
 800cc78:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 800cc7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	3750      	adds	r7, #80	@ 0x50
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}
 800cc84:	20015a54 	.word	0x20015a54
 800cc88:	200159bc 	.word	0x200159bc
 800cc8c:	0800c4b9 	.word	0x0800c4b9

0800cc90 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b08e      	sub	sp, #56	@ 0x38
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
 800cc98:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cc9a:	f3ef 8310 	mrs	r3, PRIMASK
 800cc9e:	623b      	str	r3, [r7, #32]
    return(posture);
 800cca0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800cca2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cca4:	b672      	cpsid	i
    return(int_posture);
 800cca6:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 800cca8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ccae:	4a33      	ldr	r2, [pc, #204]	@ (800cd7c <_tx_semaphore_cleanup+0xec>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d158      	bne.n	800cd66 <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ccba:	683a      	ldr	r2, [r7, #0]
 800ccbc:	429a      	cmp	r2, r3
 800ccbe:	d152      	bne.n	800cd66 <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ccc4:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 800ccc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d04c      	beq.n	800cd66 <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800cccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4a2b      	ldr	r2, [pc, #172]	@ (800cd80 <_tx_semaphore_cleanup+0xf0>)
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d147      	bne.n	800cd66 <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800ccd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccd8:	691b      	ldr	r3, [r3, #16]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d043      	beq.n	800cd66 <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	2200      	movs	r2, #0
 800cce2:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800cce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce6:	691b      	ldr	r3, [r3, #16]
 800cce8:	1e5a      	subs	r2, r3, #1
 800ccea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccec:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800ccee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccf0:	691b      	ldr	r3, [r3, #16]
 800ccf2:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800ccf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d103      	bne.n	800cd02 <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800ccfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	60da      	str	r2, [r3, #12]
 800cd00:	e013      	b.n	800cd2a <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd06:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd0c:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800cd0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd12:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800cd14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd18:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800cd1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd1c:	68db      	ldr	r3, [r3, #12]
 800cd1e:	687a      	ldr	r2, [r7, #4]
 800cd20:	429a      	cmp	r2, r3
 800cd22:	d102      	bne.n	800cd2a <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800cd24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd28:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd2e:	2b06      	cmp	r3, #6
 800cd30:	d119      	bne.n	800cd66 <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	220d      	movs	r2, #13
 800cd36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800cd3a:	4b12      	ldr	r3, [pc, #72]	@ (800cd84 <_tx_semaphore_cleanup+0xf4>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	3301      	adds	r3, #1
 800cd40:	4a10      	ldr	r2, [pc, #64]	@ (800cd84 <_tx_semaphore_cleanup+0xf4>)
 800cd42:	6013      	str	r3, [r2, #0]
 800cd44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd46:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cd48:	693b      	ldr	r3, [r7, #16]
 800cd4a:	f383 8810 	msr	PRIMASK, r3
}
 800cd4e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800cd50:	6878      	ldr	r0, [r7, #4]
 800cd52:	f000 fe11 	bl	800d978 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cd56:	f3ef 8310 	mrs	r3, PRIMASK
 800cd5a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800cd5c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800cd5e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cd60:	b672      	cpsid	i
    return(int_posture);
 800cd62:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800cd64:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd68:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	f383 8810 	msr	PRIMASK, r3
}
 800cd70:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800cd72:	bf00      	nop
 800cd74:	3738      	adds	r7, #56	@ 0x38
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}
 800cd7a:	bf00      	nop
 800cd7c:	0800cc91 	.word	0x0800cc91
 800cd80:	53454d41 	.word	0x53454d41
 800cd84:	20015a54 	.word	0x20015a54

0800cd88 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b08a      	sub	sp, #40	@ 0x28
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	60f8      	str	r0, [r7, #12]
 800cd90:	60b9      	str	r1, [r7, #8]
 800cd92:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 800cd94:	221c      	movs	r2, #28
 800cd96:	2100      	movs	r1, #0
 800cd98:	68f8      	ldr	r0, [r7, #12]
 800cd9a:	f00b fe65 	bl	8018a68 <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	68ba      	ldr	r2, [r7, #8]
 800cda2:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cdaa:	f3ef 8310 	mrs	r3, PRIMASK
 800cdae:	61bb      	str	r3, [r7, #24]
    return(posture);
 800cdb0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800cdb2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cdb4:	b672      	cpsid	i
    return(int_posture);
 800cdb6:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800cdb8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	4a18      	ldr	r2, [pc, #96]	@ (800ce20 <_tx_semaphore_create+0x98>)
 800cdbe:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800cdc0:	4b18      	ldr	r3, [pc, #96]	@ (800ce24 <_tx_semaphore_create+0x9c>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d109      	bne.n	800cddc <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800cdc8:	4a17      	ldr	r2, [pc, #92]	@ (800ce28 <_tx_semaphore_create+0xa0>)
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	68fa      	ldr	r2, [r7, #12]
 800cdd2:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	68fa      	ldr	r2, [r7, #12]
 800cdd8:	619a      	str	r2, [r3, #24]
 800cdda:	e011      	b.n	800ce00 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800cddc:	4b12      	ldr	r3, [pc, #72]	@ (800ce28 <_tx_semaphore_create+0xa0>)
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 800cde2:	6a3b      	ldr	r3, [r7, #32]
 800cde4:	699b      	ldr	r3, [r3, #24]
 800cde6:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800cde8:	6a3b      	ldr	r3, [r7, #32]
 800cdea:	68fa      	ldr	r2, [r7, #12]
 800cdec:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800cdee:	69fb      	ldr	r3, [r7, #28]
 800cdf0:	68fa      	ldr	r2, [r7, #12]
 800cdf2:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	69fa      	ldr	r2, [r7, #28]
 800cdf8:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	6a3a      	ldr	r2, [r7, #32]
 800cdfe:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 800ce00:	4b08      	ldr	r3, [pc, #32]	@ (800ce24 <_tx_semaphore_create+0x9c>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	3301      	adds	r3, #1
 800ce06:	4a07      	ldr	r2, [pc, #28]	@ (800ce24 <_tx_semaphore_create+0x9c>)
 800ce08:	6013      	str	r3, [r2, #0]
 800ce0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce0c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce0e:	693b      	ldr	r3, [r7, #16]
 800ce10:	f383 8810 	msr	PRIMASK, r3
}
 800ce14:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800ce16:	2300      	movs	r3, #0
}
 800ce18:	4618      	mov	r0, r3
 800ce1a:	3728      	adds	r7, #40	@ 0x28
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	53454d41 	.word	0x53454d41
 800ce24:	20015988 	.word	0x20015988
 800ce28:	20015984 	.word	0x20015984

0800ce2c <_tx_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b092      	sub	sp, #72	@ 0x48
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ce34:	f3ef 8310 	mrs	r3, PRIMASK
 800ce38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ce3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800ce3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800ce3e:	b672      	cpsid	i
    return(int_posture);
 800ce40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 800ce42:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_DELETE_INSERT

    /* Clear the semaphore ID to make it invalid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2200      	movs	r2, #0
 800ce48:	601a      	str	r2, [r3, #0]

    /* Decrement the number of semaphores.  */
    _tx_semaphore_created_count--;
 800ce4a:	4b3d      	ldr	r3, [pc, #244]	@ (800cf40 <_tx_semaphore_delete+0x114>)
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	3b01      	subs	r3, #1
 800ce50:	4a3b      	ldr	r2, [pc, #236]	@ (800cf40 <_tx_semaphore_delete+0x114>)
 800ce52:	6013      	str	r3, [r2, #0]

    /* See if the semaphore is the only one on the list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800ce54:	4b3a      	ldr	r3, [pc, #232]	@ (800cf40 <_tx_semaphore_delete+0x114>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d103      	bne.n	800ce64 <_tx_semaphore_delete+0x38>
    {

        /* Only created semaphore, just set the created list to NULL.  */
        _tx_semaphore_created_ptr =  TX_NULL;
 800ce5c:	4b39      	ldr	r3, [pc, #228]	@ (800cf44 <_tx_semaphore_delete+0x118>)
 800ce5e:	2200      	movs	r2, #0
 800ce60:	601a      	str	r2, [r3, #0]
 800ce62:	e013      	b.n	800ce8c <_tx_semaphore_delete+0x60>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_semaphore =                                   semaphore_ptr -> tx_semaphore_created_next;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	695b      	ldr	r3, [r3, #20]
 800ce68:	63bb      	str	r3, [r7, #56]	@ 0x38
        previous_semaphore =                               semaphore_ptr -> tx_semaphore_created_previous;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	699b      	ldr	r3, [r3, #24]
 800ce6e:	637b      	str	r3, [r7, #52]	@ 0x34
        next_semaphore -> tx_semaphore_created_previous =  previous_semaphore;
 800ce70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce74:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  next_semaphore;
 800ce76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ce7a:	615a      	str	r2, [r3, #20]

        /* See if we have to update the created list head pointer.  */
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 800ce7c:	4b31      	ldr	r3, [pc, #196]	@ (800cf44 <_tx_semaphore_delete+0x118>)
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	687a      	ldr	r2, [r7, #4]
 800ce82:	429a      	cmp	r2, r3
 800ce84:	d102      	bne.n	800ce8c <_tx_semaphore_delete+0x60>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_semaphore_created_ptr =  next_semaphore;
 800ce86:	4a2f      	ldr	r2, [pc, #188]	@ (800cf44 <_tx_semaphore_delete+0x118>)
 800ce88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce8a:	6013      	str	r3, [r2, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800ce8c:	4b2e      	ldr	r3, [pc, #184]	@ (800cf48 <_tx_semaphore_delete+0x11c>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	3301      	adds	r3, #1
 800ce92:	4a2d      	ldr	r2, [pc, #180]	@ (800cf48 <_tx_semaphore_delete+0x11c>)
 800ce94:	6013      	str	r3, [r2, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	68db      	ldr	r3, [r3, #12]
 800ce9a:	647b      	str	r3, [r7, #68]	@ 0x44
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2200      	movs	r2, #0
 800cea0:	60da      	str	r2, [r3, #12]
    suspended_count =                                semaphore_ptr -> tx_semaphore_suspended_count;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	691b      	ldr	r3, [r3, #16]
 800cea6:	643b      	str	r3, [r7, #64]	@ 0x40
    semaphore_ptr -> tx_semaphore_suspended_count =  TX_NO_SUSPENSIONS;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	611a      	str	r2, [r3, #16]
 800ceae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceb0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ceb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceb4:	f383 8810 	msr	PRIMASK, r3
}
 800ceb8:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the semaphore list to resume any and all threads suspended
       on this semaphore.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 800ceba:	e024      	b.n	800cf06 <_tx_semaphore_delete+0xda>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 800cebc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cebe:	3b01      	subs	r3, #1
 800cec0:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cec2:	f3ef 8310 	mrs	r3, PRIMASK
 800cec6:	61fb      	str	r3, [r7, #28]
    return(posture);
 800cec8:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800ceca:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cecc:	b672      	cpsid	i
    return(int_posture);
 800cece:	69bb      	ldr	r3, [r7, #24]

        /* Lockout interrupts.  */
        TX_DISABLE
 800ced0:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ced2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ced4:	2200      	movs	r2, #0
 800ced6:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 800ced8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ceda:	2201      	movs	r2, #1
 800cedc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 800cee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cee4:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 800cee6:	4b18      	ldr	r3, [pc, #96]	@ (800cf48 <_tx_semaphore_delete+0x11c>)
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	3301      	adds	r3, #1
 800ceec:	4a16      	ldr	r2, [pc, #88]	@ (800cf48 <_tx_semaphore_delete+0x11c>)
 800ceee:	6013      	str	r3, [r2, #0]
 800cef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cef2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cef4:	6a3b      	ldr	r3, [r7, #32]
 800cef6:	f383 8810 	msr	PRIMASK, r3
}
 800cefa:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 800cefc:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800cefe:	f000 fd3b 	bl	800d978 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 800cf02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf04:	647b      	str	r3, [r7, #68]	@ 0x44
    while (suspended_count != TX_NO_SUSPENSIONS)
 800cf06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d1d7      	bne.n	800cebc <_tx_semaphore_delete+0x90>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cf0c:	f3ef 8310 	mrs	r3, PRIMASK
 800cf10:	613b      	str	r3, [r7, #16]
    return(posture);
 800cf12:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800cf14:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cf16:	b672      	cpsid	i
    return(int_posture);
 800cf18:	68fb      	ldr	r3, [r7, #12]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_SEMAPHORE_DELETE_PORT_COMPLETION(semaphore_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 800cf1a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 800cf1c:	4b0a      	ldr	r3, [pc, #40]	@ (800cf48 <_tx_semaphore_delete+0x11c>)
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	3b01      	subs	r3, #1
 800cf22:	4a09      	ldr	r2, [pc, #36]	@ (800cf48 <_tx_semaphore_delete+0x11c>)
 800cf24:	6013      	str	r3, [r2, #0]
 800cf26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf28:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cf2a:	697b      	ldr	r3, [r7, #20]
 800cf2c:	f383 8810 	msr	PRIMASK, r3
}
 800cf30:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800cf32:	f000 fce7 	bl	800d904 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800cf36:	2300      	movs	r3, #0
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	3748      	adds	r7, #72	@ 0x48
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}
 800cf40:	20015988 	.word	0x20015988
 800cf44:	20015984 	.word	0x20015984
 800cf48:	20015a54 	.word	0x20015a54

0800cf4c <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b08e      	sub	sp, #56	@ 0x38
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
 800cf54:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800cf56:	2300      	movs	r3, #0
 800cf58:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cf5a:	f3ef 8310 	mrs	r3, PRIMASK
 800cf5e:	623b      	str	r3, [r7, #32]
    return(posture);
 800cf60:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800cf62:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cf64:	b672      	cpsid	i
    return(int_posture);
 800cf66:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 800cf68:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	689b      	ldr	r3, [r3, #8]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d00a      	beq.n	800cf88 <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	689b      	ldr	r3, [r3, #8]
 800cf76:	1e5a      	subs	r2, r3, #1
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	609a      	str	r2, [r3, #8]
 800cf7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf7e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cf80:	69bb      	ldr	r3, [r7, #24]
 800cf82:	f383 8810 	msr	PRIMASK, r3
}
 800cf86:	e068      	b.n	800d05a <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d05d      	beq.n	800d04a <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800cf8e:	4b35      	ldr	r3, [pc, #212]	@ (800d064 <_tx_semaphore_get+0x118>)
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d008      	beq.n	800cfa8 <_tx_semaphore_get+0x5c>
 800cf96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf98:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cf9a:	697b      	ldr	r3, [r7, #20]
 800cf9c:	f383 8810 	msr	PRIMASK, r3
}
 800cfa0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 800cfa2:	230d      	movs	r3, #13
 800cfa4:	637b      	str	r3, [r7, #52]	@ 0x34
 800cfa6:	e058      	b.n	800d05a <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800cfa8:	4b2f      	ldr	r3, [pc, #188]	@ (800d068 <_tx_semaphore_get+0x11c>)
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 800cfae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfb0:	4a2e      	ldr	r2, [pc, #184]	@ (800d06c <_tx_semaphore_get+0x120>)
 800cfb2:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 800cfb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfb6:	687a      	ldr	r2, [r7, #4]
 800cfb8:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800cfba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfbc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cfc0:	1c5a      	adds	r2, r3, #1
 800cfc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfc4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	691b      	ldr	r3, [r3, #16]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d109      	bne.n	800cfe4 <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cfd4:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 800cfd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cfda:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800cfdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cfe0:	675a      	str	r2, [r3, #116]	@ 0x74
 800cfe2:	e011      	b.n	800d008 <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	68db      	ldr	r3, [r3, #12]
 800cfe8:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800cfea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cfee:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800cff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cff2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cff4:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800cff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cffa:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800cffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cffe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d000:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800d002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d004:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d006:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	691b      	ldr	r3, [r3, #16]
 800d00c:	1c5a      	adds	r2, r3, #1
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 800d012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d014:	2206      	movs	r2, #6
 800d016:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d01a:	2201      	movs	r2, #1
 800d01c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800d01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d020:	683a      	ldr	r2, [r7, #0]
 800d022:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800d024:	4b0f      	ldr	r3, [pc, #60]	@ (800d064 <_tx_semaphore_get+0x118>)
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	3301      	adds	r3, #1
 800d02a:	4a0e      	ldr	r2, [pc, #56]	@ (800d064 <_tx_semaphore_get+0x118>)
 800d02c:	6013      	str	r3, [r2, #0]
 800d02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d030:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d032:	693b      	ldr	r3, [r7, #16]
 800d034:	f383 8810 	msr	PRIMASK, r3
}
 800d038:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800d03a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d03c:	f000 fd9c 	bl	800db78 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800d040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d042:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d046:	637b      	str	r3, [r7, #52]	@ 0x34
 800d048:	e007      	b.n	800d05a <_tx_semaphore_get+0x10e>
 800d04a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d04c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	f383 8810 	msr	PRIMASK, r3
}
 800d054:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 800d056:	230d      	movs	r3, #13
 800d058:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800d05a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3738      	adds	r7, #56	@ 0x38
 800d060:	46bd      	mov	sp, r7
 800d062:	bd80      	pop	{r7, pc}
 800d064:	20015a54 	.word	0x20015a54
 800d068:	200159bc 	.word	0x200159bc
 800d06c:	0800cc91 	.word	0x0800cc91

0800d070 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b08c      	sub	sp, #48	@ 0x30
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d078:	f3ef 8310 	mrs	r3, PRIMASK
 800d07c:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d07e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d080:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d082:	b672      	cpsid	i
    return(int_posture);
 800d084:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 800d086:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	691b      	ldr	r3, [r3, #16]
 800d08c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800d08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d090:	2b00      	cmp	r3, #0
 800d092:	d10a      	bne.n	800d0aa <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	689b      	ldr	r3, [r3, #8]
 800d098:	1c5a      	adds	r2, r3, #1
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	609a      	str	r2, [r3, #8]
 800d09e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0a0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d0a2:	693b      	ldr	r3, [r7, #16]
 800d0a4:	f383 8810 	msr	PRIMASK, r3
}
 800d0a8:	e033      	b.n	800d112 <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	68db      	ldr	r3, [r3, #12]
 800d0ae:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800d0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0b2:	3b01      	subs	r3, #1
 800d0b4:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 800d0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d103      	bne.n	800d0c4 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	60da      	str	r2, [r3, #12]
 800d0c2:	e00e      	b.n	800d0e2 <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 800d0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0c8:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	6a3a      	ldr	r2, [r7, #32]
 800d0ce:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800d0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d0d4:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800d0d6:	6a3b      	ldr	r3, [r7, #32]
 800d0d8:	69fa      	ldr	r2, [r7, #28]
 800d0da:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800d0dc:	69fb      	ldr	r3, [r7, #28]
 800d0de:	6a3a      	ldr	r2, [r7, #32]
 800d0e0:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d0e6:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800d0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800d0f6:	4b09      	ldr	r3, [pc, #36]	@ (800d11c <_tx_semaphore_put+0xac>)
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	3301      	adds	r3, #1
 800d0fc:	4a07      	ldr	r2, [pc, #28]	@ (800d11c <_tx_semaphore_put+0xac>)
 800d0fe:	6013      	str	r3, [r2, #0]
 800d100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d102:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	f383 8810 	msr	PRIMASK, r3
}
 800d10a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800d10c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d10e:	f000 fc33 	bl	800d978 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800d112:	2300      	movs	r3, #0
}
 800d114:	4618      	mov	r0, r3
 800d116:	3730      	adds	r7, #48	@ 0x30
 800d118:	46bd      	mov	sp, r7
 800d11a:	bd80      	pop	{r7, pc}
 800d11c:	20015a54 	.word	0x20015a54

0800d120 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b092      	sub	sp, #72	@ 0x48
 800d124:	af00      	add	r7, sp, #0
 800d126:	60f8      	str	r0, [r7, #12]
 800d128:	60b9      	str	r1, [r7, #8]
 800d12a:	607a      	str	r2, [r7, #4]
 800d12c:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800d12e:	2300      	movs	r3, #0
 800d130:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800d132:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d134:	21ef      	movs	r1, #239	@ 0xef
 800d136:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d138:	f00b fc96 	bl	8018a68 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800d13c:	22b0      	movs	r2, #176	@ 0xb0
 800d13e:	2100      	movs	r1, #0
 800d140:	68f8      	ldr	r0, [r7, #12]
 800d142:	f00b fc91 	bl	8018a68 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	68ba      	ldr	r2, [r7, #8]
 800d14a:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	687a      	ldr	r2, [r7, #4]
 800d150:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	683a      	ldr	r2, [r7, #0]
 800d156:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d15c:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d162:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d168:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d16e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d176:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d17c:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	2220      	movs	r2, #32
 800d182:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800d186:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d188:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800d18a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d18c:	3b01      	subs	r3, #1
 800d18e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d190:	4413      	add	r3, r2
 800d192:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d198:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800d19a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d19c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	d007      	beq.n	800d1b2 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800d1b0:	e006      	b.n	800d1c0 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d1b6:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d1bc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	2203      	movs	r2, #3
 800d1c4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	4a48      	ldr	r2, [pc, #288]	@ (800d2ec <_tx_thread_create+0x1cc>)
 800d1ca:	655a      	str	r2, [r3, #84]	@ 0x54
 800d1cc:	68fa      	ldr	r2, [r7, #12]
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800d1d2:	4947      	ldr	r1, [pc, #284]	@ (800d2f0 <_tx_thread_create+0x1d0>)
 800d1d4:	68f8      	ldr	r0, [r7, #12]
 800d1d6:	f7f3 f8c3 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d1da:	f3ef 8310 	mrs	r3, PRIMASK
 800d1de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800d1e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800d1e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800d1e4:	b672      	cpsid	i
    return(int_posture);
 800d1e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800d1e8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	4a41      	ldr	r2, [pc, #260]	@ (800d2f4 <_tx_thread_create+0x1d4>)
 800d1ee:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800d1f0:	4b41      	ldr	r3, [pc, #260]	@ (800d2f8 <_tx_thread_create+0x1d8>)
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d10b      	bne.n	800d210 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800d1f8:	4a40      	ldr	r2, [pc, #256]	@ (800d2fc <_tx_thread_create+0x1dc>)
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	68fa      	ldr	r2, [r7, #12]
 800d202:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	68fa      	ldr	r2, [r7, #12]
 800d20a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800d20e:	e016      	b.n	800d23e <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800d210:	4b3a      	ldr	r3, [pc, #232]	@ (800d2fc <_tx_thread_create+0x1dc>)
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800d216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d218:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d21c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800d21e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d220:	68fa      	ldr	r2, [r7, #12]
 800d222:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800d226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d228:	68fa      	ldr	r2, [r7, #12]
 800d22a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d232:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d23a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800d23e:	4b2e      	ldr	r3, [pc, #184]	@ (800d2f8 <_tx_thread_create+0x1d8>)
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	3301      	adds	r3, #1
 800d244:	4a2c      	ldr	r2, [pc, #176]	@ (800d2f8 <_tx_thread_create+0x1d8>)
 800d246:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800d248:	4b2d      	ldr	r3, [pc, #180]	@ (800d300 <_tx_thread_create+0x1e0>)
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	3301      	adds	r3, #1
 800d24e:	4a2c      	ldr	r2, [pc, #176]	@ (800d300 <_tx_thread_create+0x1e0>)
 800d250:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800d252:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d254:	2b01      	cmp	r3, #1
 800d256:	d129      	bne.n	800d2ac <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d258:	f3ef 8305 	mrs	r3, IPSR
 800d25c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800d25e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800d260:	4b28      	ldr	r3, [pc, #160]	@ (800d304 <_tx_thread_create+0x1e4>)
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	4313      	orrs	r3, r2
 800d266:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800d26a:	d30d      	bcc.n	800d288 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800d26c:	4b26      	ldr	r3, [pc, #152]	@ (800d308 <_tx_thread_create+0x1e8>)
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800d272:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d274:	2b00      	cmp	r3, #0
 800d276:	d009      	beq.n	800d28c <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800d278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d27a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d27c:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800d27e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d282:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d284:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d286:	e001      	b.n	800d28c <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800d288:	2300      	movs	r3, #0
 800d28a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d28c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d28e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d290:	6a3b      	ldr	r3, [r7, #32]
 800d292:	f383 8810 	msr	PRIMASK, r3
}
 800d296:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800d298:	68f8      	ldr	r0, [r7, #12]
 800d29a:	f000 fb6d 	bl	800d978 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800d29e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d01e      	beq.n	800d2e2 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800d2a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d2a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d2aa:	e01a      	b.n	800d2e2 <_tx_thread_create+0x1c2>
 800d2ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2ae:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d2b0:	693b      	ldr	r3, [r7, #16]
 800d2b2:	f383 8810 	msr	PRIMASK, r3
}
 800d2b6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d2b8:	f3ef 8310 	mrs	r3, PRIMASK
 800d2bc:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d2be:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d2c0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d2c2:	b672      	cpsid	i
    return(int_posture);
 800d2c4:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800d2c6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800d2c8:	4b0d      	ldr	r3, [pc, #52]	@ (800d300 <_tx_thread_create+0x1e0>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	3b01      	subs	r3, #1
 800d2ce:	4a0c      	ldr	r2, [pc, #48]	@ (800d300 <_tx_thread_create+0x1e0>)
 800d2d0:	6013      	str	r3, [r2, #0]
 800d2d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2d4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d2d6:	69fb      	ldr	r3, [r7, #28]
 800d2d8:	f383 8810 	msr	PRIMASK, r3
}
 800d2dc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800d2de:	f000 fb11 	bl	800d904 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800d2e2:	2300      	movs	r3, #0
}
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	3748      	adds	r7, #72	@ 0x48
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	bd80      	pop	{r7, pc}
 800d2ec:	0800e14d 	.word	0x0800e14d
 800d2f0:	0800d76d 	.word	0x0800d76d
 800d2f4:	54485244 	.word	0x54485244
 800d2f8:	200159c8 	.word	0x200159c8
 800d2fc:	200159c4 	.word	0x200159c4
 800d300:	20015a54 	.word	0x20015a54
 800d304:	2000000c 	.word	0x2000000c
 800d308:	200159c0 	.word	0x200159c0

0800d30c <_tx_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_delete(TX_THREAD *thread_ptr)
{
 800d30c:	b480      	push	{r7}
 800d30e:	b08b      	sub	sp, #44	@ 0x2c
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800d314:	2300      	movs	r3, #0
 800d316:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d318:	f3ef 8310 	mrs	r3, PRIMASK
 800d31c:	617b      	str	r3, [r7, #20]
    return(posture);
 800d31e:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800d320:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d322:	b672      	cpsid	i
    return(int_posture);
 800d324:	693b      	ldr	r3, [r7, #16]

    /* Lockout interrupts while the thread is being deleted.  */
    TX_DISABLE
 800d326:	623b      	str	r3, [r7, #32]

    /* Check for proper status of this thread to delete.  */
    if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	d00b      	beq.n	800d348 <_tx_thread_delete+0x3c>
    {

        /* Now check for terminated state.  */
        if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d334:	2b02      	cmp	r3, #2
 800d336:	d007      	beq.n	800d348 <_tx_thread_delete+0x3c>
 800d338:	6a3b      	ldr	r3, [r7, #32]
 800d33a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	f383 8810 	msr	PRIMASK, r3
}
 800d342:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Thread not completed or terminated - return an error!  */
            status =  TX_DELETE_ERROR;
 800d344:	2311      	movs	r3, #17
 800d346:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }

    /* Determine if the delete operation is okay.  */
    if (status == TX_SUCCESS)
 800d348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d12d      	bne.n	800d3aa <_tx_thread_delete+0x9e>

        /* Unregister thread in the thread array structure.  */
        TX_EL_THREAD_UNREGISTER(thread_ptr)

        /* Clear the thread ID to make it invalid.  */
        thread_ptr -> tx_thread_id =  TX_CLEAR_ID;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2200      	movs	r2, #0
 800d352:	601a      	str	r2, [r3, #0]

        /* Decrement the number of created threads.  */
        _tx_thread_created_count--;
 800d354:	4b18      	ldr	r3, [pc, #96]	@ (800d3b8 <_tx_thread_delete+0xac>)
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	3b01      	subs	r3, #1
 800d35a:	4a17      	ldr	r2, [pc, #92]	@ (800d3b8 <_tx_thread_delete+0xac>)
 800d35c:	6013      	str	r3, [r2, #0]

        /* See if the thread is the only one on the list.  */
        if (_tx_thread_created_count == TX_EMPTY)
 800d35e:	4b16      	ldr	r3, [pc, #88]	@ (800d3b8 <_tx_thread_delete+0xac>)
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d103      	bne.n	800d36e <_tx_thread_delete+0x62>
        {

            /* Only created thread, just set the created list to NULL.  */
            _tx_thread_created_ptr =  TX_NULL;
 800d366:	4b15      	ldr	r3, [pc, #84]	@ (800d3bc <_tx_thread_delete+0xb0>)
 800d368:	2200      	movs	r2, #0
 800d36a:	601a      	str	r2, [r3, #0]
 800d36c:	e017      	b.n	800d39e <_tx_thread_delete+0x92>
        }
        else
        {

            /* Otherwise, not the only created thread, link-up the neighbors.  */
            next_thread =                                thread_ptr -> tx_thread_created_next;
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d374:	61fb      	str	r3, [r7, #28]
            previous_thread =                            thread_ptr -> tx_thread_created_previous;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d37c:	61bb      	str	r3, [r7, #24]
            next_thread -> tx_thread_created_previous =  previous_thread;
 800d37e:	69fb      	ldr	r3, [r7, #28]
 800d380:	69ba      	ldr	r2, [r7, #24]
 800d382:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            previous_thread -> tx_thread_created_next =  next_thread;
 800d386:	69bb      	ldr	r3, [r7, #24]
 800d388:	69fa      	ldr	r2, [r7, #28]
 800d38a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

            /* See if we have to update the created list head pointer.  */
            if (_tx_thread_created_ptr == thread_ptr)
 800d38e:	4b0b      	ldr	r3, [pc, #44]	@ (800d3bc <_tx_thread_delete+0xb0>)
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	687a      	ldr	r2, [r7, #4]
 800d394:	429a      	cmp	r2, r3
 800d396:	d102      	bne.n	800d39e <_tx_thread_delete+0x92>
            {

                /* Yes, move the head pointer to the next link. */
                _tx_thread_created_ptr =  next_thread;
 800d398:	4a08      	ldr	r2, [pc, #32]	@ (800d3bc <_tx_thread_delete+0xb0>)
 800d39a:	69fb      	ldr	r3, [r7, #28]
 800d39c:	6013      	str	r3, [r2, #0]
 800d39e:	6a3b      	ldr	r3, [r7, #32]
 800d3a0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d3a2:	68bb      	ldr	r3, [r7, #8]
 800d3a4:	f383 8810 	msr	PRIMASK, r3
}
 800d3a8:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Return completion status.  */
    return(status);
 800d3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	372c      	adds	r7, #44	@ 0x2c
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr
 800d3b8:	200159c8 	.word	0x200159c8
 800d3bc:	200159c4 	.word	0x200159c4

0800d3c0 <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 800d3c0:	b480      	push	{r7}
 800d3c2:	b087      	sub	sp, #28
 800d3c4:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d3c6:	f3ef 8310 	mrs	r3, PRIMASK
 800d3ca:	60bb      	str	r3, [r7, #8]
    return(posture);
 800d3cc:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800d3ce:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d3d0:	b672      	cpsid	i
    return(int_posture);
 800d3d2:	687b      	ldr	r3, [r7, #4]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800d3d4:	617b      	str	r3, [r7, #20]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800d3d6:	4b08      	ldr	r3, [pc, #32]	@ (800d3f8 <_tx_thread_identify+0x38>)
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	613b      	str	r3, [r7, #16]
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	f383 8810 	msr	PRIMASK, r3
}
 800d3e6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 800d3e8:	693b      	ldr	r3, [r7, #16]
}
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	371c      	adds	r7, #28
 800d3ee:	46bd      	mov	sp, r7
 800d3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f4:	4770      	bx	lr
 800d3f6:	bf00      	nop
 800d3f8:	200159bc 	.word	0x200159bc

0800d3fc <_tx_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800d3fc:	b480      	push	{r7}
 800d3fe:	b089      	sub	sp, #36	@ 0x24
 800d400:	af00      	add	r7, sp, #0
 800d402:	60f8      	str	r0, [r7, #12]
 800d404:	60b9      	str	r1, [r7, #8]
 800d406:	607a      	str	r2, [r7, #4]
 800d408:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d40a:	f3ef 8310 	mrs	r3, PRIMASK
 800d40e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d410:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d412:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d414:	b672      	cpsid	i
    return(int_posture);
 800d416:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 800d418:	61fb      	str	r3, [r7, #28]

    /* Retrieve all the pertinent information and return it in the supplied
       destinations.  */

    /* Retrieve the name of the thread.  */
    if (name != TX_NULL)
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d003      	beq.n	800d428 <_tx_thread_info_get+0x2c>
    {

        *name =  thread_ptr -> tx_thread_name;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current state.  */
    if (state != TX_NULL)
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d003      	beq.n	800d436 <_tx_thread_info_get+0x3a>
    {

        *state =  thread_ptr -> tx_thread_state;
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the number of times the thread has been scheduled.  */
    if (run_count != TX_NULL)
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d003      	beq.n	800d444 <_tx_thread_info_get+0x48>
    {

        *run_count =  thread_ptr -> tx_thread_run_count;
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	685a      	ldr	r2, [r3, #4]
 800d440:	683b      	ldr	r3, [r7, #0]
 800d442:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's priority.  */
    if (priority != TX_NULL)
 800d444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d446:	2b00      	cmp	r3, #0
 800d448:	d004      	beq.n	800d454 <_tx_thread_info_get+0x58>
    {

        *priority =  thread_ptr -> tx_thread_user_priority;
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800d450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d452:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's preemption-threshold.  */
    if (preemption_threshold != TX_NULL)
 800d454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d456:	2b00      	cmp	r3, #0
 800d458:	d004      	beq.n	800d464 <_tx_thread_info_get+0x68>
    {

        *preemption_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800d460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d462:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current time-slice.  */
    if (time_slice != TX_NULL)
 800d464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d466:	2b00      	cmp	r3, #0
 800d468:	d003      	beq.n	800d472 <_tx_thread_info_get+0x76>
    {

        *time_slice =  thread_ptr -> tx_thread_time_slice;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	699a      	ldr	r2, [r3, #24]
 800d46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d470:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next created thread.  */
    if (next_thread != TX_NULL)
 800d472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d474:	2b00      	cmp	r3, #0
 800d476:	d004      	beq.n	800d482 <_tx_thread_info_get+0x86>
    {

        *next_thread =  thread_ptr -> tx_thread_created_next;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800d47e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d480:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next thread suspended.  */
    if (next_suspended_thread != TX_NULL)
 800d482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d484:	2b00      	cmp	r3, #0
 800d486:	d003      	beq.n	800d490 <_tx_thread_info_get+0x94>
    {

        *next_suspended_thread =  thread_ptr -> tx_thread_suspended_next;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800d48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d48e:	601a      	str	r2, [r3, #0]
 800d490:	69fb      	ldr	r3, [r7, #28]
 800d492:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d494:	693b      	ldr	r3, [r7, #16]
 800d496:	f383 8810 	msr	PRIMASK, r3
}
 800d49a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(TX_SUCCESS);
 800d49c:	2300      	movs	r3, #0
}
 800d49e:	4618      	mov	r0, r3
 800d4a0:	3724      	adds	r7, #36	@ 0x24
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a8:	4770      	bx	lr
	...

0800d4ac <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800d4ac:	b580      	push	{r7, lr}
 800d4ae:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800d4b0:	4b12      	ldr	r3, [pc, #72]	@ (800d4fc <_tx_thread_initialize+0x50>)
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800d4b6:	4b12      	ldr	r3, [pc, #72]	@ (800d500 <_tx_thread_initialize+0x54>)
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800d4bc:	4b11      	ldr	r3, [pc, #68]	@ (800d504 <_tx_thread_initialize+0x58>)
 800d4be:	2200      	movs	r2, #0
 800d4c0:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800d4c2:	4b11      	ldr	r3, [pc, #68]	@ (800d508 <_tx_thread_initialize+0x5c>)
 800d4c4:	2220      	movs	r2, #32
 800d4c6:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800d4c8:	2280      	movs	r2, #128	@ 0x80
 800d4ca:	2100      	movs	r1, #0
 800d4cc:	480f      	ldr	r0, [pc, #60]	@ (800d50c <_tx_thread_initialize+0x60>)
 800d4ce:	f00b facb 	bl	8018a68 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800d4d2:	4b0f      	ldr	r3, [pc, #60]	@ (800d510 <_tx_thread_initialize+0x64>)
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800d4d8:	4b0e      	ldr	r3, [pc, #56]	@ (800d514 <_tx_thread_initialize+0x68>)
 800d4da:	2200      	movs	r2, #0
 800d4dc:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800d4de:	4b0e      	ldr	r3, [pc, #56]	@ (800d518 <_tx_thread_initialize+0x6c>)
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800d4e4:	4b0d      	ldr	r3, [pc, #52]	@ (800d51c <_tx_thread_initialize+0x70>)
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800d4ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d520 <_tx_thread_initialize+0x74>)
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800d4f2:	4a0b      	ldr	r2, [pc, #44]	@ (800d520 <_tx_thread_initialize+0x74>)
 800d4f4:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800d4f6:	bf00      	nop
 800d4f8:	bd80      	pop	{r7, pc}
 800d4fa:	bf00      	nop
 800d4fc:	200159bc 	.word	0x200159bc
 800d500:	200159c0 	.word	0x200159c0
 800d504:	200159cc 	.word	0x200159cc
 800d508:	200159d0 	.word	0x200159d0
 800d50c:	200159d4 	.word	0x200159d4
 800d510:	200159c4 	.word	0x200159c4
 800d514:	200159c8 	.word	0x200159c8
 800d518:	20015a54 	.word	0x20015a54
 800d51c:	20015a58 	.word	0x20015a58
 800d520:	20015a5c 	.word	0x20015a5c

0800d524 <_tx_thread_priority_change>:
/*                                            _tx_thread_system_suspend,  */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority)
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b090      	sub	sp, #64	@ 0x40
 800d528:	af00      	add	r7, sp, #0
 800d52a:	60f8      	str	r0, [r7, #12]
 800d52c:	60b9      	str	r1, [r7, #8]
 800d52e:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d530:	f3ef 8310 	mrs	r3, PRIMASK
 800d534:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800d536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800d538:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800d53a:	b672      	cpsid	i
    return(int_posture);
 800d53c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
TX_THREAD       *next_execute_ptr;
UINT            original_priority;


    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800d53e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Save the previous priority.  */
    *old_priority =  thread_ptr -> tx_thread_user_priority;
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	601a      	str	r2, [r3, #0]

    /* Log this kernel call.  */
    TX_EL_THREAD_PRIORITY_CHANGE_INSERT

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d024      	beq.n	800d59c <_tx_thread_priority_change+0x78>
    {

        /* Setup the user priority and threshold in the thread's control
           block.  */
        thread_ptr -> tx_thread_user_priority =               new_priority;
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	68ba      	ldr	r2, [r7, #8]
 800d556:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        thread_ptr -> tx_thread_user_preempt_threshold =      new_priority;
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	68ba      	ldr	r2, [r7, #8]
 800d55e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Determine if the actual thread priority should be setup, which is the
           case if the new priority is higher than the priority inheritance.  */
        if (new_priority < thread_ptr -> tx_thread_inherit_priority)
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d568:	68ba      	ldr	r2, [r7, #8]
 800d56a:	429a      	cmp	r2, r3
 800d56c:	d206      	bcs.n	800d57c <_tx_thread_priority_change+0x58>
        {

            /* Change thread priority to the new user's priority.  */
            thread_ptr -> tx_thread_priority =           new_priority;
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	68ba      	ldr	r2, [r7, #8]
 800d572:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	68ba      	ldr	r2, [r7, #8]
 800d578:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d57a:	e009      	b.n	800d590 <_tx_thread_priority_change+0x6c>
        }
        else
        {

            /* Change thread priority to the priority inheritance.  */
            thread_ptr -> tx_thread_priority =           thread_ptr -> tx_thread_inherit_priority;
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d592:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d596:	f383 8810 	msr	PRIMASK, r3
}
 800d59a:	e075      	b.n	800d688 <_tx_thread_priority_change+0x164>
    }
    else
    {

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	220e      	movs	r2, #14
 800d5a0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 800d5a2:	4b3c      	ldr	r3, [pc, #240]	@ (800d694 <_tx_thread_priority_change+0x170>)
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5ac:	637b      	str	r3, [r7, #52]	@ 0x34

#else

        /* Increment the preempt disable flag by 2 to prevent system suspend from
           returning to the system.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 3);
 800d5ae:	4b3a      	ldr	r3, [pc, #232]	@ (800d698 <_tx_thread_priority_change+0x174>)
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	3303      	adds	r3, #3
 800d5b4:	4a38      	ldr	r2, [pc, #224]	@ (800d698 <_tx_thread_priority_change+0x174>)
 800d5b6:	6013      	str	r3, [r2, #0]

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	2201      	movs	r2, #1
 800d5bc:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	64da      	str	r2, [r3, #76]	@ 0x4c
 800d5c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5c6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d5c8:	6a3b      	ldr	r3, [r7, #32]
 800d5ca:	f383 8810 	msr	PRIMASK, r3
}
 800d5ce:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 800d5d0:	68f8      	ldr	r0, [r7, #12]
 800d5d2:	f000 fad1 	bl	800db78 <_tx_thread_system_suspend>

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Setup the new priority for this thread.  */
        thread_ptr -> tx_thread_user_priority =           new_priority;
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	68ba      	ldr	r2, [r7, #8]
 800d5da:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        thread_ptr -> tx_thread_user_preempt_threshold =  new_priority;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	68ba      	ldr	r2, [r7, #8]
 800d5e2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Determine if the actual thread priority should be setup, which is the
           case if the new priority is higher than the priority inheritance.  */
        if (new_priority < thread_ptr -> tx_thread_inherit_priority)
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d5ec:	68ba      	ldr	r2, [r7, #8]
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	d206      	bcs.n	800d600 <_tx_thread_priority_change+0xdc>
        {

            /* Change thread priority to the new user's priority.  */
            thread_ptr -> tx_thread_priority =           new_priority;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	68ba      	ldr	r2, [r7, #8]
 800d5f6:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	68ba      	ldr	r2, [r7, #8]
 800d5fc:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d5fe:	e009      	b.n	800d614 <_tx_thread_priority_change+0xf0>
        }
        else
        {

            /* Change thread priority to the priority inheritance.  */
            thread_ptr -> tx_thread_priority =           thread_ptr -> tx_thread_inherit_priority;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	63da      	str	r2, [r3, #60]	@ 0x3c
        }

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 800d614:	68f8      	ldr	r0, [r7, #12]
 800d616:	f000 f9af 	bl	800d978 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d61a:	f3ef 8310 	mrs	r3, PRIMASK
 800d61e:	61fb      	str	r3, [r7, #28]
    return(posture);
 800d620:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800d622:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d624:	b672      	cpsid	i
    return(int_posture);
 800d626:	69bb      	ldr	r3, [r7, #24]

        /* Disable interrupts.  */
        TX_DISABLE
 800d628:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800d62a:	4b1b      	ldr	r3, [pc, #108]	@ (800d698 <_tx_thread_priority_change+0x174>)
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	3b01      	subs	r3, #1
 800d630:	4a19      	ldr	r2, [pc, #100]	@ (800d698 <_tx_thread_priority_change+0x174>)
 800d632:	6013      	str	r3, [r2, #0]

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800d634:	4b17      	ldr	r3, [pc, #92]	@ (800d694 <_tx_thread_priority_change+0x170>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800d63a:	68fa      	ldr	r2, [r7, #12]
 800d63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d63e:	429a      	cmp	r2, r3
 800d640:	d01a      	beq.n	800d678 <_tx_thread_priority_change+0x154>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d646:	2b00      	cmp	r3, #0
 800d648:	d116      	bne.n	800d678 <_tx_thread_priority_change+0x154>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d64e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d652:	429a      	cmp	r2, r3
 800d654:	d810      	bhi.n	800d678 <_tx_thread_priority_change+0x154>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 800d656:	68fa      	ldr	r2, [r7, #12]
 800d658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d65a:	429a      	cmp	r2, r3
 800d65c:	d10c      	bne.n	800d678 <_tx_thread_priority_change+0x154>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 800d65e:	4a0d      	ldr	r2, [pc, #52]	@ (800d694 <_tx_thread_priority_change+0x170>)
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800d664:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	429a      	cmp	r2, r3
 800d66a:	d205      	bcs.n	800d678 <_tx_thread_priority_change+0x154>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d670:	490a      	ldr	r1, [pc, #40]	@ (800d69c <_tx_thread_priority_change+0x178>)
 800d672:	68fa      	ldr	r2, [r7, #12]
 800d674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d67a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d67c:	697b      	ldr	r3, [r7, #20]
 800d67e:	f383 8810 	msr	PRIMASK, r3
}
 800d682:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800d684:	f000 f93e 	bl	800d904 <_tx_thread_system_preempt_check>
    }

    /* Return success if we get here!  */
    return(TX_SUCCESS);
 800d688:	2300      	movs	r3, #0
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	3740      	adds	r7, #64	@ 0x40
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}
 800d692:	bf00      	nop
 800d694:	200159c0 	.word	0x200159c0
 800d698:	20015a54 	.word	0x20015a54
 800d69c:	200159d4 	.word	0x200159d4

0800d6a0 <_tx_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_relinquish(VOID)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b08b      	sub	sp, #44	@ 0x2c
 800d6a4:	af00      	add	r7, sp, #0
UINT            priority;
TX_THREAD       *thread_ptr;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800d6a6:	4b2b      	ldr	r3, [pc, #172]	@ (800d754 <_tx_thread_relinquish+0xb4>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d6ac:	f3ef 8310 	mrs	r3, PRIMASK
 800d6b0:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d6b2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d6b4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d6b6:	b672      	cpsid	i
    return(int_posture);
 800d6b8:	697b      	ldr	r3, [r7, #20]
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Disable interrupts.  */
    TX_DISABLE
 800d6ba:	623b      	str	r3, [r7, #32]

#ifndef TX_NO_TIMER

    /* Reset time slice for current thread.  */
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800d6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6be:	69db      	ldr	r3, [r3, #28]
 800d6c0:	4a25      	ldr	r2, [pc, #148]	@ (800d758 <_tx_thread_relinquish+0xb8>)
 800d6c2:	6013      	str	r3, [r2, #0]
#endif

    /* Pickup the thread's priority.  */
    priority =  thread_ptr -> tx_thread_priority;
 800d6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6c8:	61fb      	str	r3, [r7, #28]

    /* Determine if there is another thread at the same priority.  */
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800d6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6cc:	6a1b      	ldr	r3, [r3, #32]
 800d6ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6d0:	429a      	cmp	r2, r3
 800d6d2:	d009      	beq.n	800d6e8 <_tx_thread_relinquish+0x48>
    {

        /* Yes, there is another thread at this priority, make it the highest at
           this priority level.  */
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 800d6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6d6:	6a1a      	ldr	r2, [r3, #32]
 800d6d8:	4920      	ldr	r1, [pc, #128]	@ (800d75c <_tx_thread_relinquish+0xbc>)
 800d6da:	69fb      	ldr	r3, [r7, #28]
 800d6dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Mark the new thread as the one to execute.  */
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 800d6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e2:	6a1b      	ldr	r3, [r3, #32]
 800d6e4:	4a1e      	ldr	r2, [pc, #120]	@ (800d760 <_tx_thread_relinquish+0xc0>)
 800d6e6:	6013      	str	r3, [r2, #0]
    }

    /* Determine if there is a higher-priority thread ready.  */
    if (_tx_thread_highest_priority < priority)
 800d6e8:	4b1e      	ldr	r3, [pc, #120]	@ (800d764 <_tx_thread_relinquish+0xc4>)
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	69fa      	ldr	r2, [r7, #28]
 800d6ee:	429a      	cmp	r2, r3
 800d6f0:	d906      	bls.n	800d700 <_tx_thread_relinquish+0x60>
    {

        /* Yes, there is a higher priority thread ready to execute.  Make
           it visible to the thread scheduler.  */
        _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800d6f2:	4b1c      	ldr	r3, [pc, #112]	@ (800d764 <_tx_thread_relinquish+0xc4>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	4a19      	ldr	r2, [pc, #100]	@ (800d75c <_tx_thread_relinquish+0xbc>)
 800d6f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6fc:	4a18      	ldr	r2, [pc, #96]	@ (800d760 <_tx_thread_relinquish+0xc0>)
 800d6fe:	6013      	str	r3, [r2, #0]
 800d700:	6a3b      	ldr	r3, [r7, #32]
 800d702:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d704:	693b      	ldr	r3, [r7, #16]
 800d706:	f383 8810 	msr	PRIMASK, r3
}
 800d70a:	bf00      	nop

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Determine if this thread needs to return to the system.  */
    if (_tx_thread_execute_ptr != thread_ptr)
 800d70c:	4b14      	ldr	r3, [pc, #80]	@ (800d760 <_tx_thread_relinquish+0xc0>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d712:	429a      	cmp	r2, r3
 800d714:	d017      	beq.n	800d746 <_tx_thread_relinquish+0xa6>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800d716:	4b14      	ldr	r3, [pc, #80]	@ (800d768 <_tx_thread_relinquish+0xc8>)
 800d718:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d71c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d71e:	f3ef 8305 	mrs	r3, IPSR
 800d722:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800d724:	68fb      	ldr	r3, [r7, #12]
    if (__get_ipsr_value() == 0)
 800d726:	2b00      	cmp	r3, #0
 800d728:	d10c      	bne.n	800d744 <_tx_thread_relinquish+0xa4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d72a:	f3ef 8310 	mrs	r3, PRIMASK
 800d72e:	60bb      	str	r3, [r7, #8]
    return(posture);
 800d730:	68bb      	ldr	r3, [r7, #8]
    {
        interrupt_save = __get_interrupt_posture();
 800d732:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800d734:	b662      	cpsie	i
}
 800d736:	bf00      	nop
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	f383 8810 	msr	PRIMASK, r3
}
 800d742:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800d744:	bf00      	nop

        /* Transfer control to the system so the scheduler can execute
           the next thread.  */
        _tx_thread_system_return();
    }
}
 800d746:	bf00      	nop
 800d748:	372c      	adds	r7, #44	@ 0x2c
 800d74a:	46bd      	mov	sp, r7
 800d74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d750:	4770      	bx	lr
 800d752:	bf00      	nop
 800d754:	200159bc 	.word	0x200159bc
 800d758:	20015fc0 	.word	0x20015fc0
 800d75c:	200159d4 	.word	0x200159d4
 800d760:	200159c0 	.word	0x200159c0
 800d764:	200159d0 	.word	0x200159d0
 800d768:	e000ed04 	.word	0xe000ed04

0800d76c <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800d76c:	b580      	push	{r7, lr}
 800d76e:	b088      	sub	sp, #32
 800d770:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800d772:	4b21      	ldr	r3, [pc, #132]	@ (800d7f8 <_tx_thread_shell_entry+0x8c>)
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800d778:	69fb      	ldr	r3, [r7, #28]
 800d77a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d77c:	69fa      	ldr	r2, [r7, #28]
 800d77e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d780:	4610      	mov	r0, r2
 800d782:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800d784:	4b1d      	ldr	r3, [pc, #116]	@ (800d7fc <_tx_thread_shell_entry+0x90>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d003      	beq.n	800d794 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800d78c:	4b1b      	ldr	r3, [pc, #108]	@ (800d7fc <_tx_thread_shell_entry+0x90>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	69f8      	ldr	r0, [r7, #28]
 800d792:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d794:	f3ef 8310 	mrs	r3, PRIMASK
 800d798:	607b      	str	r3, [r7, #4]
    return(posture);
 800d79a:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800d79c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d79e:	b672      	cpsid	i
    return(int_posture);
 800d7a0:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800d7a2:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800d7a4:	69fb      	ldr	r3, [r7, #28]
 800d7a6:	2201      	movs	r2, #1
 800d7a8:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d7aa:	69fb      	ldr	r3, [r7, #28]
 800d7ac:	2201      	movs	r2, #1
 800d7ae:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800d7b0:	69fb      	ldr	r3, [r7, #28]
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800d7b6:	4b12      	ldr	r3, [pc, #72]	@ (800d800 <_tx_thread_shell_entry+0x94>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	3301      	adds	r3, #1
 800d7bc:	4a10      	ldr	r2, [pc, #64]	@ (800d800 <_tx_thread_shell_entry+0x94>)
 800d7be:	6013      	str	r3, [r2, #0]
 800d7c0:	69bb      	ldr	r3, [r7, #24]
 800d7c2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d7c4:	68bb      	ldr	r3, [r7, #8]
 800d7c6:	f383 8810 	msr	PRIMASK, r3
}
 800d7ca:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800d7cc:	f3ef 8314 	mrs	r3, CONTROL
 800d7d0:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800d7d2:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800d7d4:	617b      	str	r3, [r7, #20]
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	f023 0304 	bic.w	r3, r3, #4
 800d7dc:	617b      	str	r3, [r7, #20]
 800d7de:	697b      	ldr	r3, [r7, #20]
 800d7e0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800d7e2:	693b      	ldr	r3, [r7, #16]
 800d7e4:	f383 8814 	msr	CONTROL, r3
}
 800d7e8:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800d7ea:	69f8      	ldr	r0, [r7, #28]
 800d7ec:	f000 f9c4 	bl	800db78 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800d7f0:	bf00      	nop
 800d7f2:	3720      	adds	r7, #32
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}
 800d7f8:	200159bc 	.word	0x200159bc
 800d7fc:	20015a58 	.word	0x20015a58
 800d800:	20015a54 	.word	0x20015a54

0800d804 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b08e      	sub	sp, #56	@ 0x38
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d80c:	f3ef 8310 	mrs	r3, PRIMASK
 800d810:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800d812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800d814:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800d816:	b672      	cpsid	i
    return(int_posture);
 800d818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800d81a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800d81c:	4b35      	ldr	r3, [pc, #212]	@ (800d8f4 <_tx_thread_sleep+0xf0>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800d822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d824:	2b00      	cmp	r3, #0
 800d826:	d108      	bne.n	800d83a <_tx_thread_sleep+0x36>
 800d828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d82a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d82c:	6a3b      	ldr	r3, [r7, #32]
 800d82e:	f383 8810 	msr	PRIMASK, r3
}
 800d832:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800d834:	2313      	movs	r3, #19
 800d836:	637b      	str	r3, [r7, #52]	@ 0x34
 800d838:	e056      	b.n	800d8e8 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d83a:	f3ef 8305 	mrs	r3, IPSR
 800d83e:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800d840:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d842:	4b2d      	ldr	r3, [pc, #180]	@ (800d8f8 <_tx_thread_sleep+0xf4>)
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	4313      	orrs	r3, r2
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d008      	beq.n	800d85e <_tx_thread_sleep+0x5a>
 800d84c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d84e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d850:	69bb      	ldr	r3, [r7, #24]
 800d852:	f383 8810 	msr	PRIMASK, r3
}
 800d856:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800d858:	2313      	movs	r3, #19
 800d85a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d85c:	e044      	b.n	800d8e8 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800d85e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d860:	4a26      	ldr	r2, [pc, #152]	@ (800d8fc <_tx_thread_sleep+0xf8>)
 800d862:	4293      	cmp	r3, r2
 800d864:	d108      	bne.n	800d878 <_tx_thread_sleep+0x74>
 800d866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d868:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d86a:	697b      	ldr	r3, [r7, #20]
 800d86c:	f383 8810 	msr	PRIMASK, r3
}
 800d870:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800d872:	2313      	movs	r3, #19
 800d874:	637b      	str	r3, [r7, #52]	@ 0x34
 800d876:	e037      	b.n	800d8e8 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d108      	bne.n	800d890 <_tx_thread_sleep+0x8c>
 800d87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d880:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	f383 8810 	msr	PRIMASK, r3
}
 800d888:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800d88a:	2300      	movs	r3, #0
 800d88c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d88e:	e02b      	b.n	800d8e8 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800d890:	4b1b      	ldr	r3, [pc, #108]	@ (800d900 <_tx_thread_sleep+0xfc>)
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d008      	beq.n	800d8aa <_tx_thread_sleep+0xa6>
 800d898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d89a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	f383 8810 	msr	PRIMASK, r3
}
 800d8a2:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800d8a4:	2313      	movs	r3, #19
 800d8a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8a8:	e01e      	b.n	800d8e8 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800d8aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ac:	2204      	movs	r2, #4
 800d8ae:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d8b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b2:	2201      	movs	r2, #1
 800d8b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800d8b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800d8be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8c0:	687a      	ldr	r2, [r7, #4]
 800d8c2:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800d8c4:	4b0e      	ldr	r3, [pc, #56]	@ (800d900 <_tx_thread_sleep+0xfc>)
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	3301      	adds	r3, #1
 800d8ca:	4a0d      	ldr	r2, [pc, #52]	@ (800d900 <_tx_thread_sleep+0xfc>)
 800d8cc:	6013      	str	r3, [r2, #0]
 800d8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8d0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	f383 8810 	msr	PRIMASK, r3
}
 800d8d8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800d8da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d8dc:	f000 f94c 	bl	800db78 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800d8e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8e6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800d8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	3738      	adds	r7, #56	@ 0x38
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	bd80      	pop	{r7, pc}
 800d8f2:	bf00      	nop
 800d8f4:	200159bc 	.word	0x200159bc
 800d8f8:	2000000c 	.word	0x2000000c
 800d8fc:	20015b04 	.word	0x20015b04
 800d900:	20015a54 	.word	0x20015a54

0800d904 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800d904:	b480      	push	{r7}
 800d906:	b089      	sub	sp, #36	@ 0x24
 800d908:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800d90a:	4b17      	ldr	r3, [pc, #92]	@ (800d968 <_tx_thread_system_preempt_check+0x64>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800d910:	69fb      	ldr	r3, [r7, #28]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d121      	bne.n	800d95a <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800d916:	4b15      	ldr	r3, [pc, #84]	@ (800d96c <_tx_thread_system_preempt_check+0x68>)
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800d91c:	4b14      	ldr	r3, [pc, #80]	@ (800d970 <_tx_thread_system_preempt_check+0x6c>)
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800d922:	69ba      	ldr	r2, [r7, #24]
 800d924:	697b      	ldr	r3, [r7, #20]
 800d926:	429a      	cmp	r2, r3
 800d928:	d017      	beq.n	800d95a <_tx_thread_system_preempt_check+0x56>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800d92a:	4b12      	ldr	r3, [pc, #72]	@ (800d974 <_tx_thread_system_preempt_check+0x70>)
 800d92c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d930:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d932:	f3ef 8305 	mrs	r3, IPSR
 800d936:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800d938:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d10c      	bne.n	800d958 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d93e:	f3ef 8310 	mrs	r3, PRIMASK
 800d942:	60fb      	str	r3, [r7, #12]
    return(posture);
 800d944:	68fb      	ldr	r3, [r7, #12]
        interrupt_save = __get_interrupt_posture();
 800d946:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800d948:	b662      	cpsie	i
}
 800d94a:	bf00      	nop
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f383 8810 	msr	PRIMASK, r3
}
 800d956:	bf00      	nop
}
 800d958:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800d95a:	bf00      	nop
 800d95c:	3724      	adds	r7, #36	@ 0x24
 800d95e:	46bd      	mov	sp, r7
 800d960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d964:	4770      	bx	lr
 800d966:	bf00      	nop
 800d968:	20015a54 	.word	0x20015a54
 800d96c:	200159bc 	.word	0x200159bc
 800d970:	200159c0 	.word	0x200159c0
 800d974:	e000ed04 	.word	0xe000ed04

0800d978 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b096      	sub	sp, #88	@ 0x58
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d980:	f3ef 8310 	mrs	r3, PRIMASK
 800d984:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800d986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800d988:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800d98a:	b672      	cpsid	i
    return(int_posture);
 800d98c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800d98e:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d994:	2b00      	cmp	r3, #0
 800d996:	d005      	beq.n	800d9a4 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	334c      	adds	r3, #76	@ 0x4c
 800d99c:	4618      	mov	r0, r3
 800d99e:	f000 fd2f 	bl	800e400 <_tx_timer_system_deactivate>
 800d9a2:	e002      	b.n	800d9aa <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800d9aa:	4b6c      	ldr	r3, [pc, #432]	@ (800db5c <_tx_thread_system_resume+0x1e4>)
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	3b01      	subs	r3, #1
 800d9b0:	4a6a      	ldr	r2, [pc, #424]	@ (800db5c <_tx_thread_system_resume+0x1e4>)
 800d9b2:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	f040 8083 	bne.w	800dac4 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	f000 8097 	beq.w	800daf6 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d172      	bne.n	800dab6 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9da:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800d9dc:	4a60      	ldr	r2, [pc, #384]	@ (800db60 <_tx_thread_system_resume+0x1e8>)
 800d9de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d9e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d9e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800d9e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d154      	bne.n	800da96 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800d9ec:	495c      	ldr	r1, [pc, #368]	@ (800db60 <_tx_thread_system_resume+0x1e8>)
 800d9ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d9f0:	687a      	ldr	r2, [r7, #4]
 800d9f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	687a      	ldr	r2, [r7, #4]
 800d9fa:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	687a      	ldr	r2, [r7, #4]
 800da00:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800da02:	2201      	movs	r2, #1
 800da04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da06:	fa02 f303 	lsl.w	r3, r2, r3
 800da0a:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800da0c:	4b55      	ldr	r3, [pc, #340]	@ (800db64 <_tx_thread_system_resume+0x1ec>)
 800da0e:	681a      	ldr	r2, [r3, #0]
 800da10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da12:	4313      	orrs	r3, r2
 800da14:	4a53      	ldr	r2, [pc, #332]	@ (800db64 <_tx_thread_system_resume+0x1ec>)
 800da16:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800da18:	4b53      	ldr	r3, [pc, #332]	@ (800db68 <_tx_thread_system_resume+0x1f0>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800da1e:	429a      	cmp	r2, r3
 800da20:	d269      	bcs.n	800daf6 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800da22:	4a51      	ldr	r2, [pc, #324]	@ (800db68 <_tx_thread_system_resume+0x1f0>)
 800da24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da26:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800da28:	4b50      	ldr	r3, [pc, #320]	@ (800db6c <_tx_thread_system_resume+0x1f4>)
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800da2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da30:	2b00      	cmp	r3, #0
 800da32:	d103      	bne.n	800da3c <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800da34:	4a4d      	ldr	r2, [pc, #308]	@ (800db6c <_tx_thread_system_resume+0x1f4>)
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	6013      	str	r3, [r2, #0]
 800da3a:	e05c      	b.n	800daf6 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800da3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da40:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800da42:	429a      	cmp	r2, r3
 800da44:	d257      	bcs.n	800daf6 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800da46:	4a49      	ldr	r2, [pc, #292]	@ (800db6c <_tx_thread_system_resume+0x1f4>)
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	6013      	str	r3, [r2, #0]
 800da4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800da4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800da50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da52:	f383 8810 	msr	PRIMASK, r3
}
 800da56:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800da58:	4b40      	ldr	r3, [pc, #256]	@ (800db5c <_tx_thread_system_resume+0x1e4>)
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800da5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da60:	2b00      	cmp	r3, #0
 800da62:	d174      	bne.n	800db4e <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800da64:	4b42      	ldr	r3, [pc, #264]	@ (800db70 <_tx_thread_system_resume+0x1f8>)
 800da66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da6a:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800da6c:	f3ef 8305 	mrs	r3, IPSR
 800da70:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800da72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 800da74:	2b00      	cmp	r3, #0
 800da76:	d10c      	bne.n	800da92 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800da78:	f3ef 8310 	mrs	r3, PRIMASK
 800da7c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800da7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800da80:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800da82:	b662      	cpsie	i
}
 800da84:	bf00      	nop
 800da86:	6a3b      	ldr	r3, [r7, #32]
 800da88:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800da8a:	69fb      	ldr	r3, [r7, #28]
 800da8c:	f383 8810 	msr	PRIMASK, r3
}
 800da90:	bf00      	nop
}
 800da92:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800da94:	e05b      	b.n	800db4e <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800da96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da9a:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800da9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da9e:	687a      	ldr	r2, [r7, #4]
 800daa0:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800daa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800daa4:	687a      	ldr	r2, [r7, #4]
 800daa6:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800daac:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dab2:	621a      	str	r2, [r3, #32]
 800dab4:	e01f      	b.n	800daf6 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	2200      	movs	r2, #0
 800daba:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	2203      	movs	r2, #3
 800dac0:	631a      	str	r2, [r3, #48]	@ 0x30
 800dac2:	e018      	b.n	800daf6 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dac8:	2b01      	cmp	r3, #1
 800daca:	d014      	beq.n	800daf6 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dad0:	2b02      	cmp	r3, #2
 800dad2:	d010      	beq.n	800daf6 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d106      	bne.n	800daea <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2200      	movs	r2, #0
 800dae0:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	2200      	movs	r2, #0
 800dae6:	631a      	str	r2, [r3, #48]	@ 0x30
 800dae8:	e005      	b.n	800daf6 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	2200      	movs	r2, #0
 800daee:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2203      	movs	r2, #3
 800daf4:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800daf6:	4b1f      	ldr	r3, [pc, #124]	@ (800db74 <_tx_thread_system_resume+0x1fc>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dafc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dafe:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800db00:	69bb      	ldr	r3, [r7, #24]
 800db02:	f383 8810 	msr	PRIMASK, r3
}
 800db06:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800db08:	4b18      	ldr	r3, [pc, #96]	@ (800db6c <_tx_thread_system_resume+0x1f4>)
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db0e:	429a      	cmp	r2, r3
 800db10:	d020      	beq.n	800db54 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800db12:	4b12      	ldr	r3, [pc, #72]	@ (800db5c <_tx_thread_system_resume+0x1e4>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800db18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d11a      	bne.n	800db54 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800db1e:	4b14      	ldr	r3, [pc, #80]	@ (800db70 <_tx_thread_system_resume+0x1f8>)
 800db20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db24:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800db26:	f3ef 8305 	mrs	r3, IPSR
 800db2a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800db2c:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d10f      	bne.n	800db52 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800db32:	f3ef 8310 	mrs	r3, PRIMASK
 800db36:	613b      	str	r3, [r7, #16]
    return(posture);
 800db38:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800db3a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800db3c:	b662      	cpsie	i
}
 800db3e:	bf00      	nop
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800db44:	68bb      	ldr	r3, [r7, #8]
 800db46:	f383 8810 	msr	PRIMASK, r3
}
 800db4a:	bf00      	nop
}
 800db4c:	e001      	b.n	800db52 <_tx_thread_system_resume+0x1da>
                                return;
 800db4e:	bf00      	nop
 800db50:	e000      	b.n	800db54 <_tx_thread_system_resume+0x1dc>
 800db52:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800db54:	3758      	adds	r7, #88	@ 0x58
 800db56:	46bd      	mov	sp, r7
 800db58:	bd80      	pop	{r7, pc}
 800db5a:	bf00      	nop
 800db5c:	20015a54 	.word	0x20015a54
 800db60:	200159d4 	.word	0x200159d4
 800db64:	200159cc 	.word	0x200159cc
 800db68:	200159d0 	.word	0x200159d0
 800db6c:	200159c0 	.word	0x200159c0
 800db70:	e000ed04 	.word	0xe000ed04
 800db74:	200159bc 	.word	0x200159bc

0800db78 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b09e      	sub	sp, #120	@ 0x78
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800db80:	4b81      	ldr	r3, [pc, #516]	@ (800dd88 <_tx_thread_system_suspend+0x210>)
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800db86:	f3ef 8310 	mrs	r3, PRIMASK
 800db8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800db8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800db8e:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800db90:	b672      	cpsid	i
    return(int_posture);
 800db92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800db94:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800db96:	687a      	ldr	r2, [r7, #4]
 800db98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800db9a:	429a      	cmp	r2, r3
 800db9c:	d112      	bne.n	800dbc4 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dba2:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800dba4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d008      	beq.n	800dbbc <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800dbaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dbac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbb0:	d004      	beq.n	800dbbc <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	334c      	adds	r3, #76	@ 0x4c
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	f000 fbc0 	bl	800e33c <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	69db      	ldr	r3, [r3, #28]
 800dbc0:	4a72      	ldr	r2, [pc, #456]	@ (800dd8c <_tx_thread_system_suspend+0x214>)
 800dbc2:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800dbc4:	4b72      	ldr	r3, [pc, #456]	@ (800dd90 <_tx_thread_system_suspend+0x218>)
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	3b01      	subs	r3, #1
 800dbca:	4a71      	ldr	r2, [pc, #452]	@ (800dd90 <_tx_thread_system_suspend+0x218>)
 800dbcc:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbd2:	2b01      	cmp	r3, #1
 800dbd4:	f040 80a6 	bne.w	800dd24 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	2200      	movs	r2, #0
 800dbdc:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbe2:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	6a1b      	ldr	r3, [r3, #32]
 800dbe8:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800dbea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	429a      	cmp	r2, r3
 800dbf0:	d015      	beq.n	800dc1e <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbf6:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800dbf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dbfa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dbfc:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800dbfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc00:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dc02:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800dc04:	4a63      	ldr	r2, [pc, #396]	@ (800dd94 <_tx_thread_system_suspend+0x21c>)
 800dc06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc0c:	687a      	ldr	r2, [r7, #4]
 800dc0e:	429a      	cmp	r2, r3
 800dc10:	d157      	bne.n	800dcc2 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800dc12:	4960      	ldr	r1, [pc, #384]	@ (800dd94 <_tx_thread_system_suspend+0x21c>)
 800dc14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc16:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dc18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800dc1c:	e051      	b.n	800dcc2 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800dc1e:	4a5d      	ldr	r2, [pc, #372]	@ (800dd94 <_tx_thread_system_suspend+0x21c>)
 800dc20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc22:	2100      	movs	r1, #0
 800dc24:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800dc28:	2201      	movs	r2, #1
 800dc2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc2c:	fa02 f303 	lsl.w	r3, r2, r3
 800dc30:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800dc32:	4b59      	ldr	r3, [pc, #356]	@ (800dd98 <_tx_thread_system_suspend+0x220>)
 800dc34:	681a      	ldr	r2, [r3, #0]
 800dc36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dc38:	43db      	mvns	r3, r3
 800dc3a:	4013      	ands	r3, r2
 800dc3c:	4a56      	ldr	r2, [pc, #344]	@ (800dd98 <_tx_thread_system_suspend+0x220>)
 800dc3e:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800dc40:	2300      	movs	r3, #0
 800dc42:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800dc44:	4b54      	ldr	r3, [pc, #336]	@ (800dd98 <_tx_thread_system_suspend+0x220>)
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800dc4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d12b      	bne.n	800dca8 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800dc50:	4b52      	ldr	r3, [pc, #328]	@ (800dd9c <_tx_thread_system_suspend+0x224>)
 800dc52:	2220      	movs	r2, #32
 800dc54:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800dc56:	4b52      	ldr	r3, [pc, #328]	@ (800dda0 <_tx_thread_system_suspend+0x228>)
 800dc58:	2200      	movs	r2, #0
 800dc5a:	601a      	str	r2, [r3, #0]
 800dc5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dc5e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dc60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc62:	f383 8810 	msr	PRIMASK, r3
}
 800dc66:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800dc68:	4b49      	ldr	r3, [pc, #292]	@ (800dd90 <_tx_thread_system_suspend+0x218>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800dc6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	f040 8081 	bne.w	800dd78 <_tx_thread_system_suspend+0x200>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800dc76:	4b4b      	ldr	r3, [pc, #300]	@ (800dda4 <_tx_thread_system_suspend+0x22c>)
 800dc78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc7c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800dc7e:	f3ef 8305 	mrs	r3, IPSR
 800dc82:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800dc84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d10c      	bne.n	800dca4 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dc8a:	f3ef 8310 	mrs	r3, PRIMASK
 800dc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800dc90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800dc92:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800dc94:	b662      	cpsie	i
}
 800dc96:	bf00      	nop
 800dc98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc9a:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dc9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc9e:	f383 8810 	msr	PRIMASK, r3
}
 800dca2:	bf00      	nop
}
 800dca4:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800dca6:	e067      	b.n	800dd78 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800dca8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcaa:	fa93 f3a3 	rbit	r3, r3
 800dcae:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dcb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcb2:	fab3 f383 	clz	r3, r3
 800dcb6:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800dcb8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dcba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcbc:	4413      	add	r3, r2
 800dcbe:	4a37      	ldr	r2, [pc, #220]	@ (800dd9c <_tx_thread_system_suspend+0x224>)
 800dcc0:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800dcc2:	4b37      	ldr	r3, [pc, #220]	@ (800dda0 <_tx_thread_system_suspend+0x228>)
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	687a      	ldr	r2, [r7, #4]
 800dcc8:	429a      	cmp	r2, r3
 800dcca:	d12b      	bne.n	800dd24 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800dccc:	4b33      	ldr	r3, [pc, #204]	@ (800dd9c <_tx_thread_system_suspend+0x224>)
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	4a30      	ldr	r2, [pc, #192]	@ (800dd94 <_tx_thread_system_suspend+0x21c>)
 800dcd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dcd6:	4a32      	ldr	r2, [pc, #200]	@ (800dda0 <_tx_thread_system_suspend+0x228>)
 800dcd8:	6013      	str	r3, [r2, #0]
 800dcda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dcdc:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dcde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce0:	f383 8810 	msr	PRIMASK, r3
}
 800dce4:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800dce6:	4b2a      	ldr	r3, [pc, #168]	@ (800dd90 <_tx_thread_system_suspend+0x218>)
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800dcec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d144      	bne.n	800dd7c <_tx_thread_system_suspend+0x204>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800dcf2:	4b2c      	ldr	r3, [pc, #176]	@ (800dda4 <_tx_thread_system_suspend+0x22c>)
 800dcf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dcf8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800dcfa:	f3ef 8305 	mrs	r3, IPSR
 800dcfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800dd00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d10c      	bne.n	800dd20 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dd06:	f3ef 8310 	mrs	r3, PRIMASK
 800dd0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800dd0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800dd0e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800dd10:	b662      	cpsie	i
}
 800dd12:	bf00      	nop
 800dd14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd16:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dd18:	6a3b      	ldr	r3, [r7, #32]
 800dd1a:	f383 8810 	msr	PRIMASK, r3
}
 800dd1e:	bf00      	nop
}
 800dd20:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800dd22:	e02b      	b.n	800dd7c <_tx_thread_system_suspend+0x204>
 800dd24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd26:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dd28:	69fb      	ldr	r3, [r7, #28]
 800dd2a:	f383 8810 	msr	PRIMASK, r3
}
 800dd2e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800dd30:	4b1b      	ldr	r3, [pc, #108]	@ (800dda0 <_tx_thread_system_suspend+0x228>)
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800dd36:	429a      	cmp	r2, r3
 800dd38:	d022      	beq.n	800dd80 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800dd3a:	4b15      	ldr	r3, [pc, #84]	@ (800dd90 <_tx_thread_system_suspend+0x218>)
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800dd40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d11c      	bne.n	800dd80 <_tx_thread_system_suspend+0x208>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800dd46:	4b17      	ldr	r3, [pc, #92]	@ (800dda4 <_tx_thread_system_suspend+0x22c>)
 800dd48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd4c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800dd4e:	f3ef 8305 	mrs	r3, IPSR
 800dd52:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800dd54:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d10c      	bne.n	800dd74 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dd5a:	f3ef 8310 	mrs	r3, PRIMASK
 800dd5e:	617b      	str	r3, [r7, #20]
    return(posture);
 800dd60:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800dd62:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800dd64:	b662      	cpsie	i
}
 800dd66:	bf00      	nop
 800dd68:	693b      	ldr	r3, [r7, #16]
 800dd6a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	f383 8810 	msr	PRIMASK, r3
}
 800dd72:	bf00      	nop
}
 800dd74:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800dd76:	e003      	b.n	800dd80 <_tx_thread_system_suspend+0x208>
                return;
 800dd78:	bf00      	nop
 800dd7a:	e002      	b.n	800dd82 <_tx_thread_system_suspend+0x20a>
            return;
 800dd7c:	bf00      	nop
 800dd7e:	e000      	b.n	800dd82 <_tx_thread_system_suspend+0x20a>
    return;
 800dd80:	bf00      	nop
}
 800dd82:	3778      	adds	r7, #120	@ 0x78
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}
 800dd88:	200159bc 	.word	0x200159bc
 800dd8c:	20015fc0 	.word	0x20015fc0
 800dd90:	20015a54 	.word	0x20015a54
 800dd94:	200159d4 	.word	0x200159d4
 800dd98:	200159cc 	.word	0x200159cc
 800dd9c:	200159d0 	.word	0x200159d0
 800dda0:	200159c0 	.word	0x200159c0
 800dda4:	e000ed04 	.word	0xe000ed04

0800dda8 <_tx_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b0ac      	sub	sp, #176	@ 0xb0
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
UINT        status;
ULONG       suspension_sequence;


    /* Default to successful completion.  */
    status =  TX_SUCCESS;
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ddb6:	f3ef 8310 	mrs	r3, PRIMASK
 800ddba:	67fb      	str	r3, [r7, #124]	@ 0x7c
    return(posture);
 800ddbc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
    int_posture = __get_interrupt_posture();
 800ddbe:	67bb      	str	r3, [r7, #120]	@ 0x78
    __asm__ volatile ("CPSID i" : : : "memory");
 800ddc0:	b672      	cpsid	i
    return(int_posture);
 800ddc2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78

    /* Lockout interrupts while the thread is being terminated.  */
    TX_DISABLE
 800ddc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    /* Deactivate thread timer, if active.  */
    _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	334c      	adds	r3, #76	@ 0x4c
 800ddcc:	4618      	mov	r0, r3
 800ddce:	f000 fb17 	bl	800e400 <_tx_timer_system_deactivate>

    /* Log this kernel call.  */
    TX_EL_THREAD_TERMINATE_INSERT

    /* Is the thread already terminated?  */
    if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddd6:	2b02      	cmp	r3, #2
 800ddd8:	d10a      	bne.n	800ddf0 <_tx_thread_terminate+0x48>
 800ddda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddde:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dde0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dde2:	f383 8810 	msr	PRIMASK, r3
}
 800dde6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success since thread is already terminated.  */
        status =  TX_SUCCESS;
 800dde8:	2300      	movs	r3, #0
 800ddea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ddee:	e148      	b.n	800e082 <_tx_thread_terminate+0x2da>
    }

    /* Check the specified thread's current status.  */
    else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddf4:	2b01      	cmp	r3, #1
 800ddf6:	f000 813d 	beq.w	800e074 <_tx_thread_terminate+0x2cc>
    {

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 800ddfa:	4ba6      	ldr	r3, [pc, #664]	@ (800e094 <_tx_thread_terminate+0x2ec>)
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	3301      	adds	r3, #1
 800de00:	4aa4      	ldr	r2, [pc, #656]	@ (800e094 <_tx_thread_terminate+0x2ec>)
 800de02:	6013      	str	r3, [r2, #0]
        /* Pickup the entry/exit application callback routine.  */
        entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

        /* Check to see if the thread is currently ready.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d17a      	bne.n	800df02 <_tx_thread_terminate+0x15a>
        {

            /* Set the state to terminated.  */
            thread_ptr -> tx_thread_state =  TX_TERMINATED;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	2202      	movs	r2, #2
 800de10:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Call actual non-interruptable thread suspension routine.  */
            _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0));
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	2201      	movs	r2, #1
 800de16:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	2200      	movs	r2, #0
 800de1c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Disable preemption.  */
            _tx_thread_preempt_disable++;
 800de1e:	4b9d      	ldr	r3, [pc, #628]	@ (800e094 <_tx_thread_terminate+0x2ec>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	3301      	adds	r3, #1
 800de24:	4a9b      	ldr	r2, [pc, #620]	@ (800e094 <_tx_thread_terminate+0x2ec>)
 800de26:	6013      	str	r3, [r2, #0]
 800de28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800de2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de30:	f383 8810 	msr	PRIMASK, r3
}
 800de34:	bf00      	nop
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800de36:	f3ef 8305 	mrs	r3, IPSR
 800de3a:	673b      	str	r3, [r7, #112]	@ 0x70
    return(ipsr_value);
 800de3c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70

            /* Restore interrupts.  */
            TX_RESTORE

            /* Perform any additional activities for tool or user purpose.  */
            TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 800de3e:	4b96      	ldr	r3, [pc, #600]	@ (800e098 <_tx_thread_terminate+0x2f0>)
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	4313      	orrs	r3, r2
 800de44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800de48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d118      	bne.n	800de82 <_tx_thread_terminate+0xda>
 800de50:	4b92      	ldr	r3, [pc, #584]	@ (800e09c <_tx_thread_terminate+0x2f4>)
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	687a      	ldr	r2, [r7, #4]
 800de56:	429a      	cmp	r2, r3
 800de58:	d113      	bne.n	800de82 <_tx_thread_terminate+0xda>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800de5a:	f3ef 8314 	mrs	r3, CONTROL
 800de5e:	667b      	str	r3, [r7, #100]	@ 0x64
    return(control_value);
 800de60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de62:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800de66:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800de6a:	f023 0304 	bic.w	r3, r3, #4
 800de6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800de72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800de76:	66bb      	str	r3, [r7, #104]	@ 0x68
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800de78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800de7a:	f383 8814 	msr	CONTROL, r3
}
 800de7e:	bf00      	nop
 800de80:	e032      	b.n	800dee8 <_tx_thread_terminate+0x140>
 800de82:	4b87      	ldr	r3, [pc, #540]	@ (800e0a0 <_tx_thread_terminate+0x2f8>)
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de8e:	f003 0301 	and.w	r3, r3, #1
 800de92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de96:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de9a:	2b01      	cmp	r3, #1
 800de9c:	d124      	bne.n	800dee8 <_tx_thread_terminate+0x140>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800de9e:	f3ef 8314 	mrs	r3, CONTROL
 800dea2:	663b      	str	r3, [r7, #96]	@ 0x60
    return(control_value);
 800dea4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dea6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800deaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800deae:	f003 0304 	and.w	r3, r3, #4
 800deb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800deb6:	eeb0 0a40 	vmov.f32	s0, s0
 800deba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d112      	bne.n	800dee8 <_tx_thread_terminate+0x140>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800dec2:	f3ef 8314 	mrs	r3, CONTROL
 800dec6:	65bb      	str	r3, [r7, #88]	@ 0x58
    return(control_value);
 800dec8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800deca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dece:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ded2:	f023 0304 	bic.w	r3, r3, #4
 800ded6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800deda:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dede:	65fb      	str	r3, [r7, #92]	@ 0x5c
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800dee0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dee2:	f383 8814 	msr	CONTROL, r3
}
 800dee6:	bf00      	nop
                (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
            }
#endif

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800dee8:	6878      	ldr	r0, [r7, #4]
 800deea:	f7ff fe45 	bl	800db78 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800deee:	f3ef 8310 	mrs	r3, PRIMASK
 800def2:	657b      	str	r3, [r7, #84]	@ 0x54
    return(posture);
 800def4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    int_posture = __get_interrupt_posture();
 800def6:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("CPSID i" : : : "memory");
 800def8:	b672      	cpsid	i
    return(int_posture);
 800defa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50

            /* Disable interrupts.  */
            TX_DISABLE
 800defc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800df00:	e094      	b.n	800e02c <_tx_thread_terminate+0x284>
        }
        else
        {

            /* Change the state to terminated.  */
            thread_ptr -> tx_thread_state =    TX_TERMINATED;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2202      	movs	r2, #2
 800df06:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Thread state change.  */
            TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)

            /* Set the suspending flag.  This prevents the thread from being
               resumed before the cleanup routine is executed.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	2201      	movs	r2, #1
 800df0c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Pickup the cleanup routine address.  */
            suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800df12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

#ifndef TX_NOT_INTERRUPTABLE

            /* Pickup the suspension sequence number that is used later to verify that the
               cleanup is still necessary.  */
            suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800df1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800df20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df24:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800df26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df28:	f383 8810 	msr	PRIMASK, r3
}
 800df2c:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Call any cleanup routines.  */
            if (suspend_cleanup != TX_NULL)
 800df2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800df32:	2b00      	cmp	r3, #0
 800df34:	d005      	beq.n	800df42 <_tx_thread_terminate+0x19a>
            {

                /* Yes, there is a function to call.  */
                (suspend_cleanup)(thread_ptr, suspension_sequence);
 800df36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800df3a:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800df3e:	6878      	ldr	r0, [r7, #4]
 800df40:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800df42:	f3ef 8310 	mrs	r3, PRIMASK
 800df46:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800df48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800df4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800df4c:	b672      	cpsid	i
    return(int_posture);
 800df4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
            }

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 800df50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
#endif

            /* Clear the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	2200      	movs	r2, #0
 800df58:	639a      	str	r2, [r3, #56]	@ 0x38
 800df5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df5e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800df60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800df62:	f383 8810 	msr	PRIMASK, r3
}
 800df66:	bf00      	nop
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800df68:	f3ef 8305 	mrs	r3, IPSR
 800df6c:	64bb      	str	r3, [r7, #72]	@ 0x48
    return(ipsr_value);
 800df6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Perform any additional activities for tool or user purpose.  */
            TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 800df70:	4b49      	ldr	r3, [pc, #292]	@ (800e098 <_tx_thread_terminate+0x2f0>)
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	4313      	orrs	r3, r2
 800df76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800df7a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d118      	bne.n	800dfb4 <_tx_thread_terminate+0x20c>
 800df82:	4b46      	ldr	r3, [pc, #280]	@ (800e09c <_tx_thread_terminate+0x2f4>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	687a      	ldr	r2, [r7, #4]
 800df88:	429a      	cmp	r2, r3
 800df8a:	d113      	bne.n	800dfb4 <_tx_thread_terminate+0x20c>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800df8c:	f3ef 8314 	mrs	r3, CONTROL
 800df90:	637b      	str	r3, [r7, #52]	@ 0x34
    return(control_value);
 800df92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800df98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800df9c:	f023 0304 	bic.w	r3, r3, #4
 800dfa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dfa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dfa8:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800dfaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfac:	f383 8814 	msr	CONTROL, r3
}
 800dfb0:	bf00      	nop
 800dfb2:	e032      	b.n	800e01a <_tx_thread_terminate+0x272>
 800dfb4:	4b3a      	ldr	r3, [pc, #232]	@ (800e0a0 <_tx_thread_terminate+0x2f8>)
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dfbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800dfc0:	f003 0301 	and.w	r3, r3, #1
 800dfc4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dfc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800dfcc:	2b01      	cmp	r3, #1
 800dfce:	d124      	bne.n	800e01a <_tx_thread_terminate+0x272>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800dfd0:	f3ef 8314 	mrs	r3, CONTROL
 800dfd4:	633b      	str	r3, [r7, #48]	@ 0x30
    return(control_value);
 800dfd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dfdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dfe0:	f003 0304 	and.w	r3, r3, #4
 800dfe4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dfe8:	eeb0 0a40 	vmov.f32	s0, s0
 800dfec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d112      	bne.n	800e01a <_tx_thread_terminate+0x272>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800dff4:	f3ef 8314 	mrs	r3, CONTROL
 800dff8:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(control_value);
 800dffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dffc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e000:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e004:	f023 0304 	bic.w	r3, r3, #4
 800e008:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e00c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e010:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800e012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e014:	f383 8814 	msr	CONTROL, r3
}
 800e018:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e01a:	f3ef 8310 	mrs	r3, PRIMASK
 800e01e:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800e020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800e022:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e024:	b672      	cpsid	i
    return(int_posture);
 800e026:	6a3b      	ldr	r3, [r7, #32]
#endif

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 800e028:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e02c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e030:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e032:	69fb      	ldr	r3, [r7, #28]
 800e034:	f383 8810 	msr	PRIMASK, r3
}
 800e038:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
#endif

        /* Determine if the application is using mutexes.  */
        if (_tx_thread_mutex_release != TX_NULL)
 800e03a:	4b1a      	ldr	r3, [pc, #104]	@ (800e0a4 <_tx_thread_terminate+0x2fc>)
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d003      	beq.n	800e04a <_tx_thread_terminate+0x2a2>
        {

            /* Yes, call the mutex release function via a function pointer that
               is setup during initialization.  */
            (_tx_thread_mutex_release)(thread_ptr);
 800e042:	4b18      	ldr	r3, [pc, #96]	@ (800e0a4 <_tx_thread_terminate+0x2fc>)
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	6878      	ldr	r0, [r7, #4]
 800e048:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e04a:	f3ef 8310 	mrs	r3, PRIMASK
 800e04e:	617b      	str	r3, [r7, #20]
    return(posture);
 800e050:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800e052:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e054:	b672      	cpsid	i
    return(int_posture);
 800e056:	693b      	ldr	r3, [r7, #16]
        }

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800e058:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
#endif

        /* Enable preemption.  */
        _tx_thread_preempt_disable--;
 800e05c:	4b0d      	ldr	r3, [pc, #52]	@ (800e094 <_tx_thread_terminate+0x2ec>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	3b01      	subs	r3, #1
 800e062:	4a0c      	ldr	r2, [pc, #48]	@ (800e094 <_tx_thread_terminate+0x2ec>)
 800e064:	6013      	str	r3, [r2, #0]
 800e066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e06a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e06c:	69bb      	ldr	r3, [r7, #24]
 800e06e:	f383 8810 	msr	PRIMASK, r3
}
 800e072:	e006      	b.n	800e082 <_tx_thread_terminate+0x2da>
 800e074:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e078:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	f383 8810 	msr	PRIMASK, r3
}
 800e080:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800e082:	f7ff fc3f 	bl	800d904 <_tx_thread_system_preempt_check>

    /* Return completion status.  */
    return(status);
 800e086:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
}
 800e08a:	4618      	mov	r0, r3
 800e08c:	37b0      	adds	r7, #176	@ 0xb0
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}
 800e092:	bf00      	nop
 800e094:	20015a54 	.word	0x20015a54
 800e098:	2000000c 	.word	0x2000000c
 800e09c:	200159bc 	.word	0x200159bc
 800e0a0:	e000ef34 	.word	0xe000ef34
 800e0a4:	20015a58 	.word	0x20015a58

0800e0a8 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800e0a8:	b480      	push	{r7}
 800e0aa:	b087      	sub	sp, #28
 800e0ac:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800e0ae:	4b21      	ldr	r3, [pc, #132]	@ (800e134 <_tx_thread_time_slice+0x8c>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e0b4:	f3ef 8310 	mrs	r3, PRIMASK
 800e0b8:	60fb      	str	r3, [r7, #12]
    return(posture);
 800e0ba:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800e0bc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e0be:	b672      	cpsid	i
    return(int_posture);
 800e0c0:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800e0c2:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800e0c4:	4b1c      	ldr	r3, [pc, #112]	@ (800e138 <_tx_thread_time_slice+0x90>)
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d024      	beq.n	800e11a <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800e0d0:	697b      	ldr	r3, [r7, #20]
 800e0d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d120      	bne.n	800e11a <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800e0d8:	697b      	ldr	r3, [r7, #20]
 800e0da:	69da      	ldr	r2, [r3, #28]
 800e0dc:	697b      	ldr	r3, [r7, #20]
 800e0de:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800e0e0:	697b      	ldr	r3, [r7, #20]
 800e0e2:	699b      	ldr	r3, [r3, #24]
 800e0e4:	4a15      	ldr	r2, [pc, #84]	@ (800e13c <_tx_thread_time_slice+0x94>)
 800e0e6:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800e0e8:	697b      	ldr	r3, [r7, #20]
 800e0ea:	6a1b      	ldr	r3, [r3, #32]
 800e0ec:	697a      	ldr	r2, [r7, #20]
 800e0ee:	429a      	cmp	r2, r3
 800e0f0:	d013      	beq.n	800e11a <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800e0f2:	697b      	ldr	r3, [r7, #20]
 800e0f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0f6:	697b      	ldr	r3, [r7, #20]
 800e0f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0fa:	429a      	cmp	r2, r3
 800e0fc:	d10d      	bne.n	800e11a <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800e0fe:	697b      	ldr	r3, [r7, #20]
 800e100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e102:	697a      	ldr	r2, [r7, #20]
 800e104:	6a12      	ldr	r2, [r2, #32]
 800e106:	490e      	ldr	r1, [pc, #56]	@ (800e140 <_tx_thread_time_slice+0x98>)
 800e108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800e10c:	4b0d      	ldr	r3, [pc, #52]	@ (800e144 <_tx_thread_time_slice+0x9c>)
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	4a0b      	ldr	r2, [pc, #44]	@ (800e140 <_tx_thread_time_slice+0x98>)
 800e112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e116:	4a0c      	ldr	r2, [pc, #48]	@ (800e148 <_tx_thread_time_slice+0xa0>)
 800e118:	6013      	str	r3, [r2, #0]
 800e11a:	693b      	ldr	r3, [r7, #16]
 800e11c:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f383 8810 	msr	PRIMASK, r3
}
 800e124:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800e126:	bf00      	nop
 800e128:	371c      	adds	r7, #28
 800e12a:	46bd      	mov	sp, r7
 800e12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e130:	4770      	bx	lr
 800e132:	bf00      	nop
 800e134:	200159bc 	.word	0x200159bc
 800e138:	20015a64 	.word	0x20015a64
 800e13c:	20015fc0 	.word	0x20015fc0
 800e140:	200159d4 	.word	0x200159d4
 800e144:	200159d0 	.word	0x200159d0
 800e148:	200159c0 	.word	0x200159c0

0800e14c <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b08a      	sub	sp, #40	@ 0x28
 800e150:	af00      	add	r7, sp, #0
 800e152:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e158:	f3ef 8310 	mrs	r3, PRIMASK
 800e15c:	617b      	str	r3, [r7, #20]
    return(posture);
 800e15e:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800e160:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e162:	b672      	cpsid	i
    return(int_posture);
 800e164:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800e166:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800e168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e16a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e16c:	2b04      	cmp	r3, #4
 800e16e:	d10e      	bne.n	800e18e <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800e170:	4b13      	ldr	r3, [pc, #76]	@ (800e1c0 <_tx_thread_timeout+0x74>)
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	3301      	adds	r3, #1
 800e176:	4a12      	ldr	r2, [pc, #72]	@ (800e1c0 <_tx_thread_timeout+0x74>)
 800e178:	6013      	str	r3, [r2, #0]
 800e17a:	6a3b      	ldr	r3, [r7, #32]
 800e17c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	f383 8810 	msr	PRIMASK, r3
}
 800e184:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800e186:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e188:	f7ff fbf6 	bl	800d978 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800e18c:	e013      	b.n	800e1b6 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800e18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e190:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e192:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800e194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e196:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e19a:	61bb      	str	r3, [r7, #24]
 800e19c:	6a3b      	ldr	r3, [r7, #32]
 800e19e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	f383 8810 	msr	PRIMASK, r3
}
 800e1a6:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800e1a8:	69fb      	ldr	r3, [r7, #28]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d003      	beq.n	800e1b6 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800e1ae:	69fb      	ldr	r3, [r7, #28]
 800e1b0:	69b9      	ldr	r1, [r7, #24]
 800e1b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e1b4:	4798      	blx	r3
}
 800e1b6:	bf00      	nop
 800e1b8:	3728      	adds	r7, #40	@ 0x28
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}
 800e1be:	bf00      	nop
 800e1c0:	20015a54 	.word	0x20015a54

0800e1c4 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 800e1c4:	b480      	push	{r7}
 800e1c6:	b087      	sub	sp, #28
 800e1c8:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e1ca:	f3ef 8310 	mrs	r3, PRIMASK
 800e1ce:	60bb      	str	r3, [r7, #8]
    return(posture);
 800e1d0:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800e1d2:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e1d4:	b672      	cpsid	i
    return(int_posture);
 800e1d6:	687b      	ldr	r3, [r7, #4]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 800e1d8:	617b      	str	r3, [r7, #20]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 800e1da:	4b08      	ldr	r3, [pc, #32]	@ (800e1fc <_tx_time_get+0x38>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	613b      	str	r3, [r7, #16]
 800e1e0:	697b      	ldr	r3, [r7, #20]
 800e1e2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	f383 8810 	msr	PRIMASK, r3
}
 800e1ea:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 800e1ec:	693b      	ldr	r3, [r7, #16]
}
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	371c      	adds	r7, #28
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f8:	4770      	bx	lr
 800e1fa:	bf00      	nop
 800e1fc:	20015a60 	.word	0x20015a60

0800e200 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800e200:	b580      	push	{r7, lr}
 800e202:	b084      	sub	sp, #16
 800e204:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e206:	f3ef 8310 	mrs	r3, PRIMASK
 800e20a:	607b      	str	r3, [r7, #4]
    return(posture);
 800e20c:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800e20e:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e210:	b672      	cpsid	i
    return(int_posture);
 800e212:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800e214:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800e216:	4b09      	ldr	r3, [pc, #36]	@ (800e23c <_tx_timer_expiration_process+0x3c>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	3301      	adds	r3, #1
 800e21c:	4a07      	ldr	r2, [pc, #28]	@ (800e23c <_tx_timer_expiration_process+0x3c>)
 800e21e:	6013      	str	r3, [r2, #0]
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	f383 8810 	msr	PRIMASK, r3
}
 800e22a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800e22c:	4804      	ldr	r0, [pc, #16]	@ (800e240 <_tx_timer_expiration_process+0x40>)
 800e22e:	f7ff fba3 	bl	800d978 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800e232:	bf00      	nop
 800e234:	3710      	adds	r7, #16
 800e236:	46bd      	mov	sp, r7
 800e238:	bd80      	pop	{r7, pc}
 800e23a:	bf00      	nop
 800e23c:	20015a54 	.word	0x20015a54
 800e240:	20015b04 	.word	0x20015b04

0800e244 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800e244:	b590      	push	{r4, r7, lr}
 800e246:	b089      	sub	sp, #36	@ 0x24
 800e248:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800e24a:	4b28      	ldr	r3, [pc, #160]	@ (800e2ec <_tx_timer_initialize+0xa8>)
 800e24c:	2200      	movs	r2, #0
 800e24e:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800e250:	4b27      	ldr	r3, [pc, #156]	@ (800e2f0 <_tx_timer_initialize+0xac>)
 800e252:	2200      	movs	r2, #0
 800e254:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800e256:	4b27      	ldr	r3, [pc, #156]	@ (800e2f4 <_tx_timer_initialize+0xb0>)
 800e258:	2200      	movs	r2, #0
 800e25a:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800e25c:	4b26      	ldr	r3, [pc, #152]	@ (800e2f8 <_tx_timer_initialize+0xb4>)
 800e25e:	2200      	movs	r2, #0
 800e260:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800e262:	4b26      	ldr	r3, [pc, #152]	@ (800e2fc <_tx_timer_initialize+0xb8>)
 800e264:	2200      	movs	r2, #0
 800e266:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800e268:	2280      	movs	r2, #128	@ 0x80
 800e26a:	2100      	movs	r1, #0
 800e26c:	4824      	ldr	r0, [pc, #144]	@ (800e300 <_tx_timer_initialize+0xbc>)
 800e26e:	f00a fbfb 	bl	8018a68 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800e272:	4b24      	ldr	r3, [pc, #144]	@ (800e304 <_tx_timer_initialize+0xc0>)
 800e274:	4a22      	ldr	r2, [pc, #136]	@ (800e300 <_tx_timer_initialize+0xbc>)
 800e276:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800e278:	4b23      	ldr	r3, [pc, #140]	@ (800e308 <_tx_timer_initialize+0xc4>)
 800e27a:	4a21      	ldr	r2, [pc, #132]	@ (800e300 <_tx_timer_initialize+0xbc>)
 800e27c:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800e27e:	4b23      	ldr	r3, [pc, #140]	@ (800e30c <_tx_timer_initialize+0xc8>)
 800e280:	4a23      	ldr	r2, [pc, #140]	@ (800e310 <_tx_timer_initialize+0xcc>)
 800e282:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800e284:	4b21      	ldr	r3, [pc, #132]	@ (800e30c <_tx_timer_initialize+0xc8>)
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	3304      	adds	r3, #4
 800e28a:	4a20      	ldr	r2, [pc, #128]	@ (800e30c <_tx_timer_initialize+0xc8>)
 800e28c:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800e28e:	4b21      	ldr	r3, [pc, #132]	@ (800e314 <_tx_timer_initialize+0xd0>)
 800e290:	4a21      	ldr	r2, [pc, #132]	@ (800e318 <_tx_timer_initialize+0xd4>)
 800e292:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800e294:	4b21      	ldr	r3, [pc, #132]	@ (800e31c <_tx_timer_initialize+0xd8>)
 800e296:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e29a:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800e29c:	4b20      	ldr	r3, [pc, #128]	@ (800e320 <_tx_timer_initialize+0xdc>)
 800e29e:	2200      	movs	r2, #0
 800e2a0:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800e2a2:	4b1c      	ldr	r3, [pc, #112]	@ (800e314 <_tx_timer_initialize+0xd0>)
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	4a1d      	ldr	r2, [pc, #116]	@ (800e31c <_tx_timer_initialize+0xd8>)
 800e2a8:	6812      	ldr	r2, [r2, #0]
 800e2aa:	491d      	ldr	r1, [pc, #116]	@ (800e320 <_tx_timer_initialize+0xdc>)
 800e2ac:	6809      	ldr	r1, [r1, #0]
 800e2ae:	481c      	ldr	r0, [pc, #112]	@ (800e320 <_tx_timer_initialize+0xdc>)
 800e2b0:	6800      	ldr	r0, [r0, #0]
 800e2b2:	2400      	movs	r4, #0
 800e2b4:	9405      	str	r4, [sp, #20]
 800e2b6:	2400      	movs	r4, #0
 800e2b8:	9404      	str	r4, [sp, #16]
 800e2ba:	9003      	str	r0, [sp, #12]
 800e2bc:	9102      	str	r1, [sp, #8]
 800e2be:	9201      	str	r2, [sp, #4]
 800e2c0:	9300      	str	r3, [sp, #0]
 800e2c2:	4b18      	ldr	r3, [pc, #96]	@ (800e324 <_tx_timer_initialize+0xe0>)
 800e2c4:	4a18      	ldr	r2, [pc, #96]	@ (800e328 <_tx_timer_initialize+0xe4>)
 800e2c6:	4919      	ldr	r1, [pc, #100]	@ (800e32c <_tx_timer_initialize+0xe8>)
 800e2c8:	4819      	ldr	r0, [pc, #100]	@ (800e330 <_tx_timer_initialize+0xec>)
 800e2ca:	f7fe ff29 	bl	800d120 <_tx_thread_create>
 800e2ce:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d1e5      	bne.n	800e2a2 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800e2d6:	4b17      	ldr	r3, [pc, #92]	@ (800e334 <_tx_timer_initialize+0xf0>)
 800e2d8:	2200      	movs	r2, #0
 800e2da:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800e2dc:	4b16      	ldr	r3, [pc, #88]	@ (800e338 <_tx_timer_initialize+0xf4>)
 800e2de:	2200      	movs	r2, #0
 800e2e0:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800e2e2:	bf00      	nop
 800e2e4:	370c      	adds	r7, #12
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	bd90      	pop	{r4, r7, pc}
 800e2ea:	bf00      	nop
 800e2ec:	20015a60 	.word	0x20015a60
 800e2f0:	20015fc0 	.word	0x20015fc0
 800e2f4:	20015a64 	.word	0x20015a64
 800e2f8:	20015af4 	.word	0x20015af4
 800e2fc:	20015b00 	.word	0x20015b00
 800e300:	20015a68 	.word	0x20015a68
 800e304:	20015ae8 	.word	0x20015ae8
 800e308:	20015af0 	.word	0x20015af0
 800e30c:	20015aec 	.word	0x20015aec
 800e310:	20015ae4 	.word	0x20015ae4
 800e314:	20015bb4 	.word	0x20015bb4
 800e318:	20015bc0 	.word	0x20015bc0
 800e31c:	20015bb8 	.word	0x20015bb8
 800e320:	20015bbc 	.word	0x20015bbc
 800e324:	4154494d 	.word	0x4154494d
 800e328:	0800e471 	.word	0x0800e471
 800e32c:	08018b30 	.word	0x08018b30
 800e330:	20015b04 	.word	0x20015b04
 800e334:	20015af8 	.word	0x20015af8
 800e338:	20015afc 	.word	0x20015afc

0800e33c <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800e33c:	b480      	push	{r7}
 800e33e:	b089      	sub	sp, #36	@ 0x24
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d04a      	beq.n	800e3e6 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800e350:	697b      	ldr	r3, [r7, #20]
 800e352:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e356:	d046      	beq.n	800e3e6 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	699b      	ldr	r3, [r3, #24]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d142      	bne.n	800e3e6 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800e360:	697b      	ldr	r3, [r7, #20]
 800e362:	2b20      	cmp	r3, #32
 800e364:	d902      	bls.n	800e36c <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800e366:	231f      	movs	r3, #31
 800e368:	61bb      	str	r3, [r7, #24]
 800e36a:	e002      	b.n	800e372 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800e36c:	697b      	ldr	r3, [r7, #20]
 800e36e:	3b01      	subs	r3, #1
 800e370:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800e372:	4b20      	ldr	r3, [pc, #128]	@ (800e3f4 <_tx_timer_system_activate+0xb8>)
 800e374:	681a      	ldr	r2, [r3, #0]
 800e376:	69bb      	ldr	r3, [r7, #24]
 800e378:	009b      	lsls	r3, r3, #2
 800e37a:	4413      	add	r3, r2
 800e37c:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800e37e:	4b1e      	ldr	r3, [pc, #120]	@ (800e3f8 <_tx_timer_system_activate+0xbc>)
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	69fa      	ldr	r2, [r7, #28]
 800e384:	429a      	cmp	r2, r3
 800e386:	d30b      	bcc.n	800e3a0 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800e388:	4b1b      	ldr	r3, [pc, #108]	@ (800e3f8 <_tx_timer_system_activate+0xbc>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	69fa      	ldr	r2, [r7, #28]
 800e38e:	1ad3      	subs	r3, r2, r3
 800e390:	109b      	asrs	r3, r3, #2
 800e392:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800e394:	4b19      	ldr	r3, [pc, #100]	@ (800e3fc <_tx_timer_system_activate+0xc0>)
 800e396:	681a      	ldr	r2, [r3, #0]
 800e398:	693b      	ldr	r3, [r7, #16]
 800e39a:	009b      	lsls	r3, r3, #2
 800e39c:	4413      	add	r3, r2
 800e39e:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800e3a0:	69fb      	ldr	r3, [r7, #28]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d109      	bne.n	800e3bc <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	687a      	ldr	r2, [r7, #4]
 800e3ac:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	687a      	ldr	r2, [r7, #4]
 800e3b2:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800e3b4:	69fb      	ldr	r3, [r7, #28]
 800e3b6:	687a      	ldr	r2, [r7, #4]
 800e3b8:	601a      	str	r2, [r3, #0]
 800e3ba:	e011      	b.n	800e3e0 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800e3bc:	69fb      	ldr	r3, [r7, #28]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	695b      	ldr	r3, [r3, #20]
 800e3c6:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800e3c8:	68bb      	ldr	r3, [r7, #8]
 800e3ca:	687a      	ldr	r2, [r7, #4]
 800e3cc:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	687a      	ldr	r2, [r7, #4]
 800e3d2:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	68fa      	ldr	r2, [r7, #12]
 800e3d8:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	68ba      	ldr	r2, [r7, #8]
 800e3de:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	69fa      	ldr	r2, [r7, #28]
 800e3e4:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800e3e6:	bf00      	nop
 800e3e8:	3724      	adds	r7, #36	@ 0x24
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f0:	4770      	bx	lr
 800e3f2:	bf00      	nop
 800e3f4:	20015af0 	.word	0x20015af0
 800e3f8:	20015aec 	.word	0x20015aec
 800e3fc:	20015ae8 	.word	0x20015ae8

0800e400 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800e400:	b480      	push	{r7}
 800e402:	b087      	sub	sp, #28
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	699b      	ldr	r3, [r3, #24]
 800e40c:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800e40e:	697b      	ldr	r3, [r7, #20]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d026      	beq.n	800e462 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	691b      	ldr	r3, [r3, #16]
 800e418:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800e41a:	687a      	ldr	r2, [r7, #4]
 800e41c:	693b      	ldr	r3, [r7, #16]
 800e41e:	429a      	cmp	r2, r3
 800e420:	d108      	bne.n	800e434 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800e422:	697b      	ldr	r3, [r7, #20]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	687a      	ldr	r2, [r7, #4]
 800e428:	429a      	cmp	r2, r3
 800e42a:	d117      	bne.n	800e45c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	2200      	movs	r2, #0
 800e430:	601a      	str	r2, [r3, #0]
 800e432:	e013      	b.n	800e45c <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	695b      	ldr	r3, [r3, #20]
 800e438:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800e43a:	693b      	ldr	r3, [r7, #16]
 800e43c:	68fa      	ldr	r2, [r7, #12]
 800e43e:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	693a      	ldr	r2, [r7, #16]
 800e444:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800e446:	697b      	ldr	r3, [r7, #20]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	687a      	ldr	r2, [r7, #4]
 800e44c:	429a      	cmp	r2, r3
 800e44e:	d105      	bne.n	800e45c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800e450:	693b      	ldr	r3, [r7, #16]
 800e452:	697a      	ldr	r2, [r7, #20]
 800e454:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800e456:	697b      	ldr	r3, [r7, #20]
 800e458:	693a      	ldr	r2, [r7, #16]
 800e45a:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	2200      	movs	r2, #0
 800e460:	619a      	str	r2, [r3, #24]
    }
}
 800e462:	bf00      	nop
 800e464:	371c      	adds	r7, #28
 800e466:	46bd      	mov	sp, r7
 800e468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46c:	4770      	bx	lr
	...

0800e470 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b098      	sub	sp, #96	@ 0x60
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800e478:	2300      	movs	r3, #0
 800e47a:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	4a73      	ldr	r2, [pc, #460]	@ (800e64c <_tx_timer_thread_entry+0x1dc>)
 800e480:	4293      	cmp	r3, r2
 800e482:	f040 80de 	bne.w	800e642 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e486:	f3ef 8310 	mrs	r3, PRIMASK
 800e48a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800e48c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800e48e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800e490:	b672      	cpsid	i
    return(int_posture);
 800e492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800e494:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800e496:	4b6e      	ldr	r3, [pc, #440]	@ (800e650 <_tx_timer_thread_entry+0x1e0>)
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d003      	beq.n	800e4ac <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	f107 020c 	add.w	r2, r7, #12
 800e4aa:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800e4ac:	4b68      	ldr	r3, [pc, #416]	@ (800e650 <_tx_timer_thread_entry+0x1e0>)
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	2200      	movs	r2, #0
 800e4b2:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800e4b4:	4b66      	ldr	r3, [pc, #408]	@ (800e650 <_tx_timer_thread_entry+0x1e0>)
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	3304      	adds	r3, #4
 800e4ba:	4a65      	ldr	r2, [pc, #404]	@ (800e650 <_tx_timer_thread_entry+0x1e0>)
 800e4bc:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800e4be:	4b64      	ldr	r3, [pc, #400]	@ (800e650 <_tx_timer_thread_entry+0x1e0>)
 800e4c0:	681a      	ldr	r2, [r3, #0]
 800e4c2:	4b64      	ldr	r3, [pc, #400]	@ (800e654 <_tx_timer_thread_entry+0x1e4>)
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	429a      	cmp	r2, r3
 800e4c8:	d103      	bne.n	800e4d2 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800e4ca:	4b63      	ldr	r3, [pc, #396]	@ (800e658 <_tx_timer_thread_entry+0x1e8>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	4a60      	ldr	r2, [pc, #384]	@ (800e650 <_tx_timer_thread_entry+0x1e0>)
 800e4d0:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800e4d2:	4b62      	ldr	r3, [pc, #392]	@ (800e65c <_tx_timer_thread_entry+0x1ec>)
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	601a      	str	r2, [r3, #0]
 800e4d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e4da:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e4dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4de:	f383 8810 	msr	PRIMASK, r3
}
 800e4e2:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e4e4:	f3ef 8310 	mrs	r3, PRIMASK
 800e4e8:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800e4ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800e4ec:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800e4ee:	b672      	cpsid	i
    return(int_posture);
 800e4f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800e4f2:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800e4f4:	e07f      	b.n	800e5f6 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	691b      	ldr	r3, [r3, #16]
 800e4fe:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800e500:	2300      	movs	r3, #0
 800e502:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800e504:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e508:	429a      	cmp	r2, r3
 800e50a:	d102      	bne.n	800e512 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800e50c:	2300      	movs	r3, #0
 800e50e:	60fb      	str	r3, [r7, #12]
 800e510:	e00e      	b.n	800e530 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800e512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e514:	695b      	ldr	r3, [r3, #20]
 800e516:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800e518:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e51a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e51c:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800e51e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e520:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e522:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800e524:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e526:	f107 020c 	add.w	r2, r7, #12
 800e52a:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800e52c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e52e:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800e530:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	2b20      	cmp	r3, #32
 800e536:	d911      	bls.n	800e55c <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800e538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800e540:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e542:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800e544:	2300      	movs	r3, #0
 800e546:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800e548:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e54a:	f107 0208 	add.w	r2, r7, #8
 800e54e:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800e550:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e552:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e554:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800e556:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e558:	60bb      	str	r3, [r7, #8]
 800e55a:	e01a      	b.n	800e592 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800e55c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e55e:	689b      	ldr	r3, [r3, #8]
 800e560:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800e562:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e564:	68db      	ldr	r3, [r3, #12]
 800e566:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800e568:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e56a:	685a      	ldr	r2, [r3, #4]
 800e56c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e56e:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800e570:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d009      	beq.n	800e58c <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800e578:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e57a:	f107 0208 	add.w	r2, r7, #8
 800e57e:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800e580:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e582:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e584:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800e586:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e588:	60bb      	str	r3, [r7, #8]
 800e58a:	e002      	b.n	800e592 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800e58c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e58e:	2200      	movs	r2, #0
 800e590:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800e592:	4a33      	ldr	r2, [pc, #204]	@ (800e660 <_tx_timer_thread_entry+0x1f0>)
 800e594:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e596:	6013      	str	r3, [r2, #0]
 800e598:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e59a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e59e:	f383 8810 	msr	PRIMASK, r3
}
 800e5a2:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800e5a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d002      	beq.n	800e5b0 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800e5aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e5ac:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800e5ae:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e5b0:	f3ef 8310 	mrs	r3, PRIMASK
 800e5b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800e5b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800e5b8:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800e5ba:	b672      	cpsid	i
    return(int_posture);
 800e5bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800e5be:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800e5c0:	4b27      	ldr	r3, [pc, #156]	@ (800e660 <_tx_timer_thread_entry+0x1f0>)
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800e5c6:	68bb      	ldr	r3, [r7, #8]
 800e5c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e5ca:	429a      	cmp	r2, r3
 800e5cc:	d105      	bne.n	800e5da <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800e5ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800e5d4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800e5d6:	f7ff feb1 	bl	800e33c <_tx_timer_system_activate>
 800e5da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e5dc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e5de:	69bb      	ldr	r3, [r7, #24]
 800e5e0:	f383 8810 	msr	PRIMASK, r3
}
 800e5e4:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e5e6:	f3ef 8310 	mrs	r3, PRIMASK
 800e5ea:	623b      	str	r3, [r7, #32]
    return(posture);
 800e5ec:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800e5ee:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e5f0:	b672      	cpsid	i
    return(int_posture);
 800e5f2:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800e5f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	f47f af7c 	bne.w	800e4f6 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800e5fe:	4b17      	ldr	r3, [pc, #92]	@ (800e65c <_tx_timer_thread_entry+0x1ec>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d116      	bne.n	800e634 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800e606:	4b17      	ldr	r3, [pc, #92]	@ (800e664 <_tx_timer_thread_entry+0x1f4>)
 800e608:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800e60a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e60c:	2203      	movs	r2, #3
 800e60e:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800e610:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e612:	2201      	movs	r2, #1
 800e614:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800e616:	4b14      	ldr	r3, [pc, #80]	@ (800e668 <_tx_timer_thread_entry+0x1f8>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	3301      	adds	r3, #1
 800e61c:	4a12      	ldr	r2, [pc, #72]	@ (800e668 <_tx_timer_thread_entry+0x1f8>)
 800e61e:	6013      	str	r3, [r2, #0]
 800e620:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e622:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e624:	697b      	ldr	r3, [r7, #20]
 800e626:	f383 8810 	msr	PRIMASK, r3
}
 800e62a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800e62c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e62e:	f7ff faa3 	bl	800db78 <_tx_thread_system_suspend>
 800e632:	e728      	b.n	800e486 <_tx_timer_thread_entry+0x16>
 800e634:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e636:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e638:	693b      	ldr	r3, [r7, #16]
 800e63a:	f383 8810 	msr	PRIMASK, r3
}
 800e63e:	bf00      	nop
            TX_DISABLE
 800e640:	e721      	b.n	800e486 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800e642:	bf00      	nop
 800e644:	3760      	adds	r7, #96	@ 0x60
 800e646:	46bd      	mov	sp, r7
 800e648:	bd80      	pop	{r7, pc}
 800e64a:	bf00      	nop
 800e64c:	4154494d 	.word	0x4154494d
 800e650:	20015af0 	.word	0x20015af0
 800e654:	20015aec 	.word	0x20015aec
 800e658:	20015ae8 	.word	0x20015ae8
 800e65c:	20015af4 	.word	0x20015af4
 800e660:	20015b00 	.word	0x20015b00
 800e664:	20015b04 	.word	0x20015b04
 800e668:	20015a54 	.word	0x20015a54

0800e66c <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b08a      	sub	sp, #40	@ 0x28
 800e670:	af00      	add	r7, sp, #0
 800e672:	60f8      	str	r0, [r7, #12]
 800e674:	60b9      	str	r1, [r7, #8]
 800e676:	607a      	str	r2, [r7, #4]
 800e678:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e67a:	2300      	movs	r3, #0
 800e67c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d102      	bne.n	800e68a <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800e684:	2302      	movs	r3, #2
 800e686:	627b      	str	r3, [r7, #36]	@ 0x24
 800e688:	e029      	b.n	800e6de <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	4a2d      	ldr	r2, [pc, #180]	@ (800e744 <_txe_byte_allocate+0xd8>)
 800e690:	4293      	cmp	r3, r2
 800e692:	d002      	beq.n	800e69a <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800e694:	2302      	movs	r3, #2
 800e696:	627b      	str	r3, [r7, #36]	@ 0x24
 800e698:	e021      	b.n	800e6de <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800e69a:	68bb      	ldr	r3, [r7, #8]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d102      	bne.n	800e6a6 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800e6a0:	2303      	movs	r3, #3
 800e6a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e6a4:	e01b      	b.n	800e6de <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d102      	bne.n	800e6b2 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800e6ac:	2305      	movs	r3, #5
 800e6ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800e6b0:	e015      	b.n	800e6de <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	69db      	ldr	r3, [r3, #28]
 800e6b6:	687a      	ldr	r2, [r7, #4]
 800e6b8:	429a      	cmp	r2, r3
 800e6ba:	d902      	bls.n	800e6c2 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800e6bc:	2305      	movs	r3, #5
 800e6be:	627b      	str	r3, [r7, #36]	@ 0x24
 800e6c0:	e00d      	b.n	800e6de <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800e6c2:	683b      	ldr	r3, [r7, #0]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d00a      	beq.n	800e6de <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e6c8:	f3ef 8305 	mrs	r3, IPSR
 800e6cc:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800e6ce:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e6d0:	4b1d      	ldr	r3, [pc, #116]	@ (800e748 <_txe_byte_allocate+0xdc>)
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	4313      	orrs	r3, r2
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d001      	beq.n	800e6de <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800e6da:	2304      	movs	r3, #4
 800e6dc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800e6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d108      	bne.n	800e6f6 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800e6e4:	4b19      	ldr	r3, [pc, #100]	@ (800e74c <_txe_byte_allocate+0xe0>)
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800e6ea:	6a3b      	ldr	r3, [r7, #32]
 800e6ec:	4a18      	ldr	r2, [pc, #96]	@ (800e750 <_txe_byte_allocate+0xe4>)
 800e6ee:	4293      	cmp	r3, r2
 800e6f0:	d101      	bne.n	800e6f6 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800e6f2:	2313      	movs	r3, #19
 800e6f4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800e6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d114      	bne.n	800e726 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e6fc:	f3ef 8305 	mrs	r3, IPSR
 800e700:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800e702:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e704:	4b10      	ldr	r3, [pc, #64]	@ (800e748 <_txe_byte_allocate+0xdc>)
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	4313      	orrs	r3, r2
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d00b      	beq.n	800e726 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e70e:	f3ef 8305 	mrs	r3, IPSR
 800e712:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e714:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800e716:	4b0c      	ldr	r3, [pc, #48]	@ (800e748 <_txe_byte_allocate+0xdc>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	4313      	orrs	r3, r2
 800e71c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800e720:	d201      	bcs.n	800e726 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800e722:	2313      	movs	r3, #19
 800e724:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d106      	bne.n	800e73a <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800e72c:	683b      	ldr	r3, [r7, #0]
 800e72e:	687a      	ldr	r2, [r7, #4]
 800e730:	68b9      	ldr	r1, [r7, #8]
 800e732:	68f8      	ldr	r0, [r7, #12]
 800e734:	f7fc f8c8 	bl	800a8c8 <_tx_byte_allocate>
 800e738:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800e73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3728      	adds	r7, #40	@ 0x28
 800e740:	46bd      	mov	sp, r7
 800e742:	bd80      	pop	{r7, pc}
 800e744:	42595445 	.word	0x42595445
 800e748:	2000000c 	.word	0x2000000c
 800e74c:	200159bc 	.word	0x200159bc
 800e750:	20015b04 	.word	0x20015b04

0800e754 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800e754:	b580      	push	{r7, lr}
 800e756:	b092      	sub	sp, #72	@ 0x48
 800e758:	af00      	add	r7, sp, #0
 800e75a:	60f8      	str	r0, [r7, #12]
 800e75c:	60b9      	str	r1, [r7, #8]
 800e75e:	607a      	str	r2, [r7, #4]
 800e760:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e762:	2300      	movs	r3, #0
 800e764:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d102      	bne.n	800e772 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800e76c:	2302      	movs	r3, #2
 800e76e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e770:	e075      	b.n	800e85e <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800e772:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e774:	2b34      	cmp	r3, #52	@ 0x34
 800e776:	d002      	beq.n	800e77e <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800e778:	2302      	movs	r3, #2
 800e77a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e77c:	e06f      	b.n	800e85e <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e77e:	f3ef 8310 	mrs	r3, PRIMASK
 800e782:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800e784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800e786:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800e788:	b672      	cpsid	i
    return(int_posture);
 800e78a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800e78c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800e78e:	4b3b      	ldr	r3, [pc, #236]	@ (800e87c <_txe_byte_pool_create+0x128>)
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	3301      	adds	r3, #1
 800e794:	4a39      	ldr	r2, [pc, #228]	@ (800e87c <_txe_byte_pool_create+0x128>)
 800e796:	6013      	str	r3, [r2, #0]
 800e798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e79a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e79c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e79e:	f383 8810 	msr	PRIMASK, r3
}
 800e7a2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800e7a4:	4b36      	ldr	r3, [pc, #216]	@ (800e880 <_txe_byte_pool_create+0x12c>)
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	643b      	str	r3, [r7, #64]	@ 0x40
 800e7ae:	e009      	b.n	800e7c4 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800e7b0:	68fa      	ldr	r2, [r7, #12]
 800e7b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7b4:	429a      	cmp	r2, r3
 800e7b6:	d00b      	beq.n	800e7d0 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800e7b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800e7be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e7c0:	3301      	adds	r3, #1
 800e7c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800e7c4:	4b2f      	ldr	r3, [pc, #188]	@ (800e884 <_txe_byte_pool_create+0x130>)
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e7ca:	429a      	cmp	r2, r3
 800e7cc:	d3f0      	bcc.n	800e7b0 <_txe_byte_pool_create+0x5c>
 800e7ce:	e000      	b.n	800e7d2 <_txe_byte_pool_create+0x7e>
                break;
 800e7d0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e7d2:	f3ef 8310 	mrs	r3, PRIMASK
 800e7d6:	623b      	str	r3, [r7, #32]
    return(posture);
 800e7d8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800e7da:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e7dc:	b672      	cpsid	i
    return(int_posture);
 800e7de:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800e7e0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800e7e2:	4b26      	ldr	r3, [pc, #152]	@ (800e87c <_txe_byte_pool_create+0x128>)
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	3b01      	subs	r3, #1
 800e7e8:	4a24      	ldr	r2, [pc, #144]	@ (800e87c <_txe_byte_pool_create+0x128>)
 800e7ea:	6013      	str	r3, [r2, #0]
 800e7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7ee:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7f2:	f383 8810 	msr	PRIMASK, r3
}
 800e7f6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800e7f8:	f7ff f884 	bl	800d904 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800e7fc:	68fa      	ldr	r2, [r7, #12]
 800e7fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e800:	429a      	cmp	r2, r3
 800e802:	d102      	bne.n	800e80a <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800e804:	2302      	movs	r3, #2
 800e806:	647b      	str	r3, [r7, #68]	@ 0x44
 800e808:	e029      	b.n	800e85e <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d102      	bne.n	800e816 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800e810:	2303      	movs	r3, #3
 800e812:	647b      	str	r3, [r7, #68]	@ 0x44
 800e814:	e023      	b.n	800e85e <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800e816:	683b      	ldr	r3, [r7, #0]
 800e818:	2b63      	cmp	r3, #99	@ 0x63
 800e81a:	d802      	bhi.n	800e822 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800e81c:	2305      	movs	r3, #5
 800e81e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e820:	e01d      	b.n	800e85e <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800e822:	4b19      	ldr	r3, [pc, #100]	@ (800e888 <_txe_byte_pool_create+0x134>)
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800e828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e82a:	4a18      	ldr	r2, [pc, #96]	@ (800e88c <_txe_byte_pool_create+0x138>)
 800e82c:	4293      	cmp	r3, r2
 800e82e:	d101      	bne.n	800e834 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800e830:	2313      	movs	r3, #19
 800e832:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e834:	f3ef 8305 	mrs	r3, IPSR
 800e838:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800e83a:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e83c:	4b14      	ldr	r3, [pc, #80]	@ (800e890 <_txe_byte_pool_create+0x13c>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	4313      	orrs	r3, r2
 800e842:	2b00      	cmp	r3, #0
 800e844:	d00b      	beq.n	800e85e <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e846:	f3ef 8305 	mrs	r3, IPSR
 800e84a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e84c:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800e84e:	4b10      	ldr	r3, [pc, #64]	@ (800e890 <_txe_byte_pool_create+0x13c>)
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	4313      	orrs	r3, r2
 800e854:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800e858:	d201      	bcs.n	800e85e <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800e85a:	2313      	movs	r3, #19
 800e85c:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e85e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e860:	2b00      	cmp	r3, #0
 800e862:	d106      	bne.n	800e872 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800e864:	683b      	ldr	r3, [r7, #0]
 800e866:	687a      	ldr	r2, [r7, #4]
 800e868:	68b9      	ldr	r1, [r7, #8]
 800e86a:	68f8      	ldr	r0, [r7, #12]
 800e86c:	f7fc f96e 	bl	800ab4c <_tx_byte_pool_create>
 800e870:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800e872:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800e874:	4618      	mov	r0, r3
 800e876:	3748      	adds	r7, #72	@ 0x48
 800e878:	46bd      	mov	sp, r7
 800e87a:	bd80      	pop	{r7, pc}
 800e87c:	20015a54 	.word	0x20015a54
 800e880:	200159ac 	.word	0x200159ac
 800e884:	200159b0 	.word	0x200159b0
 800e888:	200159bc 	.word	0x200159bc
 800e88c:	20015b04 	.word	0x20015b04
 800e890:	2000000c 	.word	0x2000000c

0800e894 <_txe_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_release(VOID *memory_ptr)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b086      	sub	sp, #24
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e89c:	2300      	movs	r3, #0
 800e89e:	617b      	str	r3, [r7, #20]

    /* First check the supplied memory pointer.  */
    if (memory_ptr == TX_NULL)
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d102      	bne.n	800e8ac <_txe_byte_release+0x18>
    {

        /* The byte memory pointer is invalid, return appropriate status.  */
        status =  TX_PTR_ERROR;
 800e8a6:	2303      	movs	r3, #3
 800e8a8:	617b      	str	r3, [r7, #20]
 800e8aa:	e01d      	b.n	800e8e8 <_txe_byte_release+0x54>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800e8ac:	4b14      	ldr	r3, [pc, #80]	@ (800e900 <_txe_byte_release+0x6c>)
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	613b      	str	r3, [r7, #16]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800e8b2:	693b      	ldr	r3, [r7, #16]
 800e8b4:	4a13      	ldr	r2, [pc, #76]	@ (800e904 <_txe_byte_release+0x70>)
 800e8b6:	4293      	cmp	r3, r2
 800e8b8:	d101      	bne.n	800e8be <_txe_byte_release+0x2a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800e8ba:	2313      	movs	r3, #19
 800e8bc:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e8be:	f3ef 8305 	mrs	r3, IPSR
 800e8c2:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800e8c4:	68fa      	ldr	r2, [r7, #12]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e8c6:	4b10      	ldr	r3, [pc, #64]	@ (800e908 <_txe_byte_release+0x74>)
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	4313      	orrs	r3, r2
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d00b      	beq.n	800e8e8 <_txe_byte_release+0x54>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e8d0:	f3ef 8305 	mrs	r3, IPSR
 800e8d4:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800e8d6:	68ba      	ldr	r2, [r7, #8]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800e8d8:	4b0b      	ldr	r3, [pc, #44]	@ (800e908 <_txe_byte_release+0x74>)
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	4313      	orrs	r3, r2
 800e8de:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800e8e2:	d201      	bcs.n	800e8e8 <_txe_byte_release+0x54>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800e8e4:	2313      	movs	r3, #19
 800e8e6:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e8e8:	697b      	ldr	r3, [r7, #20]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d103      	bne.n	800e8f6 <_txe_byte_release+0x62>
    {

        /* Call actual byte release function.  */
        status =  _tx_byte_release(memory_ptr);
 800e8ee:	6878      	ldr	r0, [r7, #4]
 800e8f0:	f7fc fad0 	bl	800ae94 <_tx_byte_release>
 800e8f4:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800e8f6:	697b      	ldr	r3, [r7, #20]
}
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	3718      	adds	r7, #24
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	bd80      	pop	{r7, pc}
 800e900:	200159bc 	.word	0x200159bc
 800e904:	20015b04 	.word	0x20015b04
 800e908:	2000000c 	.word	0x2000000c

0800e90c <_txe_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size)
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b092      	sub	sp, #72	@ 0x48
 800e910:	af00      	add	r7, sp, #0
 800e912:	60f8      	str	r0, [r7, #12]
 800e914:	60b9      	str	r1, [r7, #8]
 800e916:	607a      	str	r2, [r7, #4]
TX_THREAD                   *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e918:	2300      	movs	r3, #0
 800e91a:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid event flags group pointer.  */
    if (group_ptr == TX_NULL)
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d102      	bne.n	800e928 <_txe_event_flags_create+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800e922:	2306      	movs	r3, #6
 800e924:	647b      	str	r3, [r7, #68]	@ 0x44
 800e926:	e069      	b.n	800e9fc <_txe_event_flags_create+0xf0>
    }

    /* Now check for proper control block size.  */
    else if (event_control_block_size != (sizeof(TX_EVENT_FLAGS_GROUP)))
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	2b24      	cmp	r3, #36	@ 0x24
 800e92c:	d002      	beq.n	800e934 <_txe_event_flags_create+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800e92e:	2306      	movs	r3, #6
 800e930:	647b      	str	r3, [r7, #68]	@ 0x44
 800e932:	e063      	b.n	800e9fc <_txe_event_flags_create+0xf0>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e934:	f3ef 8310 	mrs	r3, PRIMASK
 800e938:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800e93a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800e93c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800e93e:	b672      	cpsid	i
    return(int_posture);
 800e940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800e942:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800e944:	4b34      	ldr	r3, [pc, #208]	@ (800ea18 <_txe_event_flags_create+0x10c>)
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	3301      	adds	r3, #1
 800e94a:	4a33      	ldr	r2, [pc, #204]	@ (800ea18 <_txe_event_flags_create+0x10c>)
 800e94c:	6013      	str	r3, [r2, #0]
 800e94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e950:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e954:	f383 8810 	msr	PRIMASK, r3
}
 800e958:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_group =   _tx_event_flags_created_ptr;
 800e95a:	4b30      	ldr	r3, [pc, #192]	@ (800ea1c <_txe_event_flags_create+0x110>)
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800e960:	2300      	movs	r3, #0
 800e962:	643b      	str	r3, [r7, #64]	@ 0x40
 800e964:	e009      	b.n	800e97a <_txe_event_flags_create+0x6e>
        {

            /* Determine if this group matches the event flags group in the list.  */
            if (group_ptr == next_group)
 800e966:	68fa      	ldr	r2, [r7, #12]
 800e968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e96a:	429a      	cmp	r2, r3
 800e96c:	d00b      	beq.n	800e986 <_txe_event_flags_create+0x7a>
            }
            else
            {

                /* Move to the next group.  */
                next_group =  next_group -> tx_event_flags_group_created_next;
 800e96e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e970:	699b      	ldr	r3, [r3, #24]
 800e972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800e974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e976:	3301      	adds	r3, #1
 800e978:	643b      	str	r3, [r7, #64]	@ 0x40
 800e97a:	4b29      	ldr	r3, [pc, #164]	@ (800ea20 <_txe_event_flags_create+0x114>)
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e980:	429a      	cmp	r2, r3
 800e982:	d3f0      	bcc.n	800e966 <_txe_event_flags_create+0x5a>
 800e984:	e000      	b.n	800e988 <_txe_event_flags_create+0x7c>
                break;
 800e986:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e988:	f3ef 8310 	mrs	r3, PRIMASK
 800e98c:	623b      	str	r3, [r7, #32]
    return(posture);
 800e98e:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800e990:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e992:	b672      	cpsid	i
    return(int_posture);
 800e994:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800e996:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800e998:	4b1f      	ldr	r3, [pc, #124]	@ (800ea18 <_txe_event_flags_create+0x10c>)
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	3b01      	subs	r3, #1
 800e99e:	4a1e      	ldr	r2, [pc, #120]	@ (800ea18 <_txe_event_flags_create+0x10c>)
 800e9a0:	6013      	str	r3, [r2, #0]
 800e9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9a4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9a8:	f383 8810 	msr	PRIMASK, r3
}
 800e9ac:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800e9ae:	f7fe ffa9 	bl	800d904 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate event flag group.  */
        if (group_ptr == next_group)
 800e9b2:	68fa      	ldr	r2, [r7, #12]
 800e9b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9b6:	429a      	cmp	r2, r3
 800e9b8:	d102      	bne.n	800e9c0 <_txe_event_flags_create+0xb4>
        {

            /* Group is already created, return appropriate error code.  */
            status =  TX_GROUP_ERROR;
 800e9ba:	2306      	movs	r3, #6
 800e9bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800e9be:	e01d      	b.n	800e9fc <_txe_event_flags_create+0xf0>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800e9c0:	4b18      	ldr	r3, [pc, #96]	@ (800ea24 <_txe_event_flags_create+0x118>)
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800e9c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9c8:	4a17      	ldr	r2, [pc, #92]	@ (800ea28 <_txe_event_flags_create+0x11c>)
 800e9ca:	4293      	cmp	r3, r2
 800e9cc:	d101      	bne.n	800e9d2 <_txe_event_flags_create+0xc6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800e9ce:	2313      	movs	r3, #19
 800e9d0:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e9d2:	f3ef 8305 	mrs	r3, IPSR
 800e9d6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800e9d8:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e9da:	4b14      	ldr	r3, [pc, #80]	@ (800ea2c <_txe_event_flags_create+0x120>)
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	4313      	orrs	r3, r2
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d00b      	beq.n	800e9fc <_txe_event_flags_create+0xf0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e9e4:	f3ef 8305 	mrs	r3, IPSR
 800e9e8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e9ea:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800e9ec:	4b0f      	ldr	r3, [pc, #60]	@ (800ea2c <_txe_event_flags_create+0x120>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	4313      	orrs	r3, r2
 800e9f2:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800e9f6:	d201      	bcs.n	800e9fc <_txe_event_flags_create+0xf0>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800e9f8:	2313      	movs	r3, #19
 800e9fa:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e9fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d104      	bne.n	800ea0c <_txe_event_flags_create+0x100>
    {

        /* Call actual event flags create function.  */
        status =  _tx_event_flags_create(group_ptr, name_ptr);
 800ea02:	68b9      	ldr	r1, [r7, #8]
 800ea04:	68f8      	ldr	r0, [r7, #12]
 800ea06:	f7fc fbef 	bl	800b1e8 <_tx_event_flags_create>
 800ea0a:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800ea0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800ea0e:	4618      	mov	r0, r3
 800ea10:	3748      	adds	r7, #72	@ 0x48
 800ea12:	46bd      	mov	sp, r7
 800ea14:	bd80      	pop	{r7, pc}
 800ea16:	bf00      	nop
 800ea18:	20015a54 	.word	0x20015a54
 800ea1c:	20015994 	.word	0x20015994
 800ea20:	20015998 	.word	0x20015998
 800ea24:	200159bc 	.word	0x200159bc
 800ea28:	20015b04 	.word	0x20015b04
 800ea2c:	2000000c 	.word	0x2000000c

0800ea30 <_txe_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b08a      	sub	sp, #40	@ 0x28
 800ea34:	af02      	add	r7, sp, #8
 800ea36:	60f8      	str	r0, [r7, #12]
 800ea38:	60b9      	str	r1, [r7, #8]
 800ea3a:	607a      	str	r2, [r7, #4]
 800ea3c:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ea3e:	2300      	movs	r3, #0
 800ea40:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d102      	bne.n	800ea4e <_txe_event_flags_get+0x1e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800ea48:	2306      	movs	r3, #6
 800ea4a:	61fb      	str	r3, [r7, #28]
 800ea4c:	e025      	b.n	800ea9a <_txe_event_flags_get+0x6a>
    }

    /* Now check for invalid event group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	4a1e      	ldr	r2, [pc, #120]	@ (800eacc <_txe_event_flags_get+0x9c>)
 800ea54:	4293      	cmp	r3, r2
 800ea56:	d002      	beq.n	800ea5e <_txe_event_flags_get+0x2e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800ea58:	2306      	movs	r3, #6
 800ea5a:	61fb      	str	r3, [r7, #28]
 800ea5c:	e01d      	b.n	800ea9a <_txe_event_flags_get+0x6a>
    }

    /* Check for an invalid destination for actual flags.  */
    else if (actual_flags_ptr == TX_NULL)
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d102      	bne.n	800ea6a <_txe_event_flags_get+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800ea64:	2303      	movs	r3, #3
 800ea66:	61fb      	str	r3, [r7, #28]
 800ea68:	e017      	b.n	800ea9a <_txe_event_flags_get+0x6a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800ea6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d014      	beq.n	800ea9a <_txe_event_flags_get+0x6a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ea70:	f3ef 8305 	mrs	r3, IPSR
 800ea74:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ea76:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ea78:	4b15      	ldr	r3, [pc, #84]	@ (800ead0 <_txe_event_flags_get+0xa0>)
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	4313      	orrs	r3, r2
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d002      	beq.n	800ea88 <_txe_event_flags_get+0x58>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800ea82:	2304      	movs	r3, #4
 800ea84:	61fb      	str	r3, [r7, #28]
 800ea86:	e008      	b.n	800ea9a <_txe_event_flags_get+0x6a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800ea88:	4b12      	ldr	r3, [pc, #72]	@ (800ead4 <_txe_event_flags_get+0xa4>)
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800ea8e:	69bb      	ldr	r3, [r7, #24]
 800ea90:	4a11      	ldr	r2, [pc, #68]	@ (800ead8 <_txe_event_flags_get+0xa8>)
 800ea92:	4293      	cmp	r3, r2
 800ea94:	d101      	bne.n	800ea9a <_txe_event_flags_get+0x6a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800ea96:	2304      	movs	r3, #4
 800ea98:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800ea9a:	69fb      	ldr	r3, [r7, #28]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d104      	bne.n	800eaaa <_txe_event_flags_get+0x7a>
    {

        /* Check for invalid get option.  */
        if (get_option > TX_AND_CLEAR)
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	2b03      	cmp	r3, #3
 800eaa4:	d901      	bls.n	800eaaa <_txe_event_flags_get+0x7a>
        {

            /* Invalid get events option, return appropriate error.  */
            status =  TX_OPTION_ERROR;
 800eaa6:	2308      	movs	r3, #8
 800eaa8:	61fb      	str	r3, [r7, #28]
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800eaaa:	69fb      	ldr	r3, [r7, #28]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d108      	bne.n	800eac2 <_txe_event_flags_get+0x92>
    {

        /* Call actual event flags get function.  */
        status =  _tx_event_flags_get(group_ptr, requested_flags, get_option, actual_flags_ptr, wait_option);
 800eab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eab2:	9300      	str	r3, [sp, #0]
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	687a      	ldr	r2, [r7, #4]
 800eab8:	68b9      	ldr	r1, [r7, #8]
 800eaba:	68f8      	ldr	r0, [r7, #12]
 800eabc:	f7fc fbe2 	bl	800b284 <_tx_event_flags_get>
 800eac0:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800eac2:	69fb      	ldr	r3, [r7, #28]
}
 800eac4:	4618      	mov	r0, r3
 800eac6:	3720      	adds	r7, #32
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}
 800eacc:	4456444e 	.word	0x4456444e
 800ead0:	2000000c 	.word	0x2000000c
 800ead4:	200159bc 	.word	0x200159bc
 800ead8:	20015b04 	.word	0x20015b04

0800eadc <_txe_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 800eadc:	b580      	push	{r7, lr}
 800eade:	b086      	sub	sp, #24
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	60f8      	str	r0, [r7, #12]
 800eae4:	60b9      	str	r1, [r7, #8]
 800eae6:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800eae8:	2300      	movs	r3, #0
 800eaea:	617b      	str	r3, [r7, #20]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d102      	bne.n	800eaf8 <_txe_event_flags_set+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800eaf2:	2306      	movs	r3, #6
 800eaf4:	617b      	str	r3, [r7, #20]
 800eaf6:	e00f      	b.n	800eb18 <_txe_event_flags_set+0x3c>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	4a0d      	ldr	r2, [pc, #52]	@ (800eb34 <_txe_event_flags_set+0x58>)
 800eafe:	4293      	cmp	r3, r2
 800eb00:	d002      	beq.n	800eb08 <_txe_event_flags_set+0x2c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800eb02:	2306      	movs	r3, #6
 800eb04:	617b      	str	r3, [r7, #20]
 800eb06:	e007      	b.n	800eb18 <_txe_event_flags_set+0x3c>
    }
    else
    {

        /* Check for invalid set option.  */
        if (set_option != TX_AND)
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	2b02      	cmp	r3, #2
 800eb0c:	d004      	beq.n	800eb18 <_txe_event_flags_set+0x3c>
        {

            if (set_option != TX_OR)
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d001      	beq.n	800eb18 <_txe_event_flags_set+0x3c>
            {

                /* Invalid set events option, return appropriate error.  */
                status =  TX_OPTION_ERROR;
 800eb14:	2308      	movs	r3, #8
 800eb16:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800eb18:	697b      	ldr	r3, [r7, #20]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d105      	bne.n	800eb2a <_txe_event_flags_set+0x4e>
    {

        /* Call actual event flags set function.  */
        status =  _tx_event_flags_set(group_ptr, flags_to_set, set_option);
 800eb1e:	687a      	ldr	r2, [r7, #4]
 800eb20:	68b9      	ldr	r1, [r7, #8]
 800eb22:	68f8      	ldr	r0, [r7, #12]
 800eb24:	f7fc fc90 	bl	800b448 <_tx_event_flags_set>
 800eb28:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800eb2a:	697b      	ldr	r3, [r7, #20]
}
 800eb2c:	4618      	mov	r0, r3
 800eb2e:	3718      	adds	r7, #24
 800eb30:	46bd      	mov	sp, r7
 800eb32:	bd80      	pop	{r7, pc}
 800eb34:	4456444e 	.word	0x4456444e

0800eb38 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b092      	sub	sp, #72	@ 0x48
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	60f8      	str	r0, [r7, #12]
 800eb40:	60b9      	str	r1, [r7, #8]
 800eb42:	607a      	str	r2, [r7, #4]
 800eb44:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800eb46:	2300      	movs	r3, #0
 800eb48:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d102      	bne.n	800eb56 <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800eb50:	231c      	movs	r3, #28
 800eb52:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb54:	e053      	b.n	800ebfe <_txe_mutex_create+0xc6>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 800eb56:	683b      	ldr	r3, [r7, #0]
 800eb58:	2b34      	cmp	r3, #52	@ 0x34
 800eb5a:	d002      	beq.n	800eb62 <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800eb5c:	231c      	movs	r3, #28
 800eb5e:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb60:	e04d      	b.n	800ebfe <_txe_mutex_create+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800eb62:	f3ef 8310 	mrs	r3, PRIMASK
 800eb66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800eb68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800eb6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800eb6c:	b672      	cpsid	i
    return(int_posture);
 800eb6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800eb70:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800eb72:	4b3a      	ldr	r3, [pc, #232]	@ (800ec5c <_txe_mutex_create+0x124>)
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	3301      	adds	r3, #1
 800eb78:	4a38      	ldr	r2, [pc, #224]	@ (800ec5c <_txe_mutex_create+0x124>)
 800eb7a:	6013      	str	r3, [r2, #0]
 800eb7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb7e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800eb80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb82:	f383 8810 	msr	PRIMASK, r3
}
 800eb86:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 800eb88:	4b35      	ldr	r3, [pc, #212]	@ (800ec60 <_txe_mutex_create+0x128>)
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800eb8e:	2300      	movs	r3, #0
 800eb90:	643b      	str	r3, [r7, #64]	@ 0x40
 800eb92:	e009      	b.n	800eba8 <_txe_mutex_create+0x70>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 800eb94:	68fa      	ldr	r2, [r7, #12]
 800eb96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb98:	429a      	cmp	r2, r3
 800eb9a:	d00b      	beq.n	800ebb4 <_txe_mutex_create+0x7c>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 800eb9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb9e:	6a1b      	ldr	r3, [r3, #32]
 800eba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800eba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800eba4:	3301      	adds	r3, #1
 800eba6:	643b      	str	r3, [r7, #64]	@ 0x40
 800eba8:	4b2e      	ldr	r3, [pc, #184]	@ (800ec64 <_txe_mutex_create+0x12c>)
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ebae:	429a      	cmp	r2, r3
 800ebb0:	d3f0      	bcc.n	800eb94 <_txe_mutex_create+0x5c>
 800ebb2:	e000      	b.n	800ebb6 <_txe_mutex_create+0x7e>
                break;
 800ebb4:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ebb6:	f3ef 8310 	mrs	r3, PRIMASK
 800ebba:	623b      	str	r3, [r7, #32]
    return(posture);
 800ebbc:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ebbe:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ebc0:	b672      	cpsid	i
    return(int_posture);
 800ebc2:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800ebc4:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800ebc6:	4b25      	ldr	r3, [pc, #148]	@ (800ec5c <_txe_mutex_create+0x124>)
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	3b01      	subs	r3, #1
 800ebcc:	4a23      	ldr	r2, [pc, #140]	@ (800ec5c <_txe_mutex_create+0x124>)
 800ebce:	6013      	str	r3, [r2, #0]
 800ebd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebd2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ebd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebd6:	f383 8810 	msr	PRIMASK, r3
}
 800ebda:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800ebdc:	f7fe fe92 	bl	800d904 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 800ebe0:	68fa      	ldr	r2, [r7, #12]
 800ebe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ebe4:	429a      	cmp	r2, r3
 800ebe6:	d102      	bne.n	800ebee <_txe_mutex_create+0xb6>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 800ebe8:	231c      	movs	r3, #28
 800ebea:	647b      	str	r3, [r7, #68]	@ 0x44
 800ebec:	e007      	b.n	800ebfe <_txe_mutex_create+0xc6>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	2b01      	cmp	r3, #1
 800ebf2:	d004      	beq.n	800ebfe <_txe_mutex_create+0xc6>
            {

                if (inherit != TX_NO_INHERIT)
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d001      	beq.n	800ebfe <_txe_mutex_create+0xc6>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 800ebfa:	231f      	movs	r3, #31
 800ebfc:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ebfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d11d      	bne.n	800ec40 <_txe_mutex_create+0x108>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800ec04:	4b18      	ldr	r3, [pc, #96]	@ (800ec68 <_txe_mutex_create+0x130>)
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800ec0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec0c:	4a17      	ldr	r2, [pc, #92]	@ (800ec6c <_txe_mutex_create+0x134>)
 800ec0e:	4293      	cmp	r3, r2
 800ec10:	d101      	bne.n	800ec16 <_txe_mutex_create+0xde>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800ec12:	2313      	movs	r3, #19
 800ec14:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ec16:	f3ef 8305 	mrs	r3, IPSR
 800ec1a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800ec1c:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ec1e:	4b14      	ldr	r3, [pc, #80]	@ (800ec70 <_txe_mutex_create+0x138>)
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	4313      	orrs	r3, r2
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d00b      	beq.n	800ec40 <_txe_mutex_create+0x108>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ec28:	f3ef 8305 	mrs	r3, IPSR
 800ec2c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ec2e:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800ec30:	4b0f      	ldr	r3, [pc, #60]	@ (800ec70 <_txe_mutex_create+0x138>)
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	4313      	orrs	r3, r2
 800ec36:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ec3a:	d201      	bcs.n	800ec40 <_txe_mutex_create+0x108>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ec3c:	2313      	movs	r3, #19
 800ec3e:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ec40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d105      	bne.n	800ec52 <_txe_mutex_create+0x11a>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 800ec46:	687a      	ldr	r2, [r7, #4]
 800ec48:	68b9      	ldr	r1, [r7, #8]
 800ec4a:	68f8      	ldr	r0, [r7, #12]
 800ec4c:	f7fc ff3c 	bl	800bac8 <_tx_mutex_create>
 800ec50:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800ec52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800ec54:	4618      	mov	r0, r3
 800ec56:	3748      	adds	r7, #72	@ 0x48
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}
 800ec5c:	20015a54 	.word	0x20015a54
 800ec60:	2001599c 	.word	0x2001599c
 800ec64:	200159a0 	.word	0x200159a0
 800ec68:	200159bc 	.word	0x200159bc
 800ec6c:	20015b04 	.word	0x20015b04
 800ec70:	2000000c 	.word	0x2000000c

0800ec74 <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b088      	sub	sp, #32
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	6078      	str	r0, [r7, #4]
 800ec7c:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ec7e:	2300      	movs	r3, #0
 800ec80:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d102      	bne.n	800ec8e <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ec88:	231c      	movs	r3, #28
 800ec8a:	61fb      	str	r3, [r7, #28]
 800ec8c:	e01f      	b.n	800ecce <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	4a21      	ldr	r2, [pc, #132]	@ (800ed18 <_txe_mutex_get+0xa4>)
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d002      	beq.n	800ec9e <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ec98:	231c      	movs	r3, #28
 800ec9a:	61fb      	str	r3, [r7, #28]
 800ec9c:	e017      	b.n	800ecce <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800ec9e:	683b      	ldr	r3, [r7, #0]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d014      	beq.n	800ecce <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800eca4:	f3ef 8305 	mrs	r3, IPSR
 800eca8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ecaa:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ecac:	4b1b      	ldr	r3, [pc, #108]	@ (800ed1c <_txe_mutex_get+0xa8>)
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	4313      	orrs	r3, r2
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d002      	beq.n	800ecbc <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800ecb6:	2304      	movs	r3, #4
 800ecb8:	61fb      	str	r3, [r7, #28]
 800ecba:	e008      	b.n	800ecce <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800ecbc:	4b18      	ldr	r3, [pc, #96]	@ (800ed20 <_txe_mutex_get+0xac>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800ecc2:	69bb      	ldr	r3, [r7, #24]
 800ecc4:	4a17      	ldr	r2, [pc, #92]	@ (800ed24 <_txe_mutex_get+0xb0>)
 800ecc6:	4293      	cmp	r3, r2
 800ecc8:	d101      	bne.n	800ecce <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800ecca:	2304      	movs	r3, #4
 800eccc:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ecce:	69fb      	ldr	r3, [r7, #28]
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d114      	bne.n	800ecfe <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ecd4:	f3ef 8305 	mrs	r3, IPSR
 800ecd8:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800ecda:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ecdc:	4b0f      	ldr	r3, [pc, #60]	@ (800ed1c <_txe_mutex_get+0xa8>)
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	4313      	orrs	r3, r2
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d00b      	beq.n	800ecfe <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ece6:	f3ef 8305 	mrs	r3, IPSR
 800ecea:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800ecec:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800ecee:	4b0b      	ldr	r3, [pc, #44]	@ (800ed1c <_txe_mutex_get+0xa8>)
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	4313      	orrs	r3, r2
 800ecf4:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ecf8:	d201      	bcs.n	800ecfe <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ecfa:	2313      	movs	r3, #19
 800ecfc:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ecfe:	69fb      	ldr	r3, [r7, #28]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d104      	bne.n	800ed0e <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 800ed04:	6839      	ldr	r1, [r7, #0]
 800ed06:	6878      	ldr	r0, [r7, #4]
 800ed08:	f7fc ff38 	bl	800bb7c <_tx_mutex_get>
 800ed0c:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800ed0e:	69fb      	ldr	r3, [r7, #28]
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	3720      	adds	r7, #32
 800ed14:	46bd      	mov	sp, r7
 800ed16:	bd80      	pop	{r7, pc}
 800ed18:	4d555445 	.word	0x4d555445
 800ed1c:	2000000c 	.word	0x2000000c
 800ed20:	200159bc 	.word	0x200159bc
 800ed24:	20015b04 	.word	0x20015b04

0800ed28 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b086      	sub	sp, #24
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ed30:	2300      	movs	r3, #0
 800ed32:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d102      	bne.n	800ed40 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ed3a:	231c      	movs	r3, #28
 800ed3c:	617b      	str	r3, [r7, #20]
 800ed3e:	e01c      	b.n	800ed7a <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	4a13      	ldr	r2, [pc, #76]	@ (800ed94 <_txe_mutex_put+0x6c>)
 800ed46:	4293      	cmp	r3, r2
 800ed48:	d002      	beq.n	800ed50 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ed4a:	231c      	movs	r3, #28
 800ed4c:	617b      	str	r3, [r7, #20]
 800ed4e:	e014      	b.n	800ed7a <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ed50:	f3ef 8305 	mrs	r3, IPSR
 800ed54:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800ed56:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ed58:	4b0f      	ldr	r3, [pc, #60]	@ (800ed98 <_txe_mutex_put+0x70>)
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	4313      	orrs	r3, r2
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d00b      	beq.n	800ed7a <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ed62:	f3ef 8305 	mrs	r3, IPSR
 800ed66:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800ed68:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800ed6a:	4b0b      	ldr	r3, [pc, #44]	@ (800ed98 <_txe_mutex_put+0x70>)
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	4313      	orrs	r3, r2
 800ed70:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ed74:	d201      	bcs.n	800ed7a <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ed76:	2313      	movs	r3, #19
 800ed78:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ed7a:	697b      	ldr	r3, [r7, #20]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d103      	bne.n	800ed88 <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 800ed80:	6878      	ldr	r0, [r7, #4]
 800ed82:	f7fd f973 	bl	800c06c <_tx_mutex_put>
 800ed86:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800ed88:	697b      	ldr	r3, [r7, #20]
}
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	3718      	adds	r7, #24
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	bd80      	pop	{r7, pc}
 800ed92:	bf00      	nop
 800ed94:	4d555445 	.word	0x4d555445
 800ed98:	2000000c 	.word	0x2000000c

0800ed9c <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b094      	sub	sp, #80	@ 0x50
 800eda0:	af02      	add	r7, sp, #8
 800eda2:	60f8      	str	r0, [r7, #12]
 800eda4:	60b9      	str	r1, [r7, #8]
 800eda6:	607a      	str	r2, [r7, #4]
 800eda8:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800edaa:	2300      	movs	r3, #0
 800edac:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d102      	bne.n	800edba <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800edb4:	2309      	movs	r3, #9
 800edb6:	647b      	str	r3, [r7, #68]	@ 0x44
 800edb8:	e083      	b.n	800eec2 <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 800edba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800edbc:	2b38      	cmp	r3, #56	@ 0x38
 800edbe:	d002      	beq.n	800edc6 <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800edc0:	2309      	movs	r3, #9
 800edc2:	647b      	str	r3, [r7, #68]	@ 0x44
 800edc4:	e07d      	b.n	800eec2 <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800edc6:	f3ef 8310 	mrs	r3, PRIMASK
 800edca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800edcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800edce:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800edd0:	b672      	cpsid	i
    return(int_posture);
 800edd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800edd4:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800edd6:	4b43      	ldr	r3, [pc, #268]	@ (800eee4 <_txe_queue_create+0x148>)
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	3301      	adds	r3, #1
 800eddc:	4a41      	ldr	r2, [pc, #260]	@ (800eee4 <_txe_queue_create+0x148>)
 800edde:	6013      	str	r3, [r2, #0]
 800ede0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ede2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ede4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ede6:	f383 8810 	msr	PRIMASK, r3
}
 800edea:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 800edec:	4b3e      	ldr	r3, [pc, #248]	@ (800eee8 <_txe_queue_create+0x14c>)
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800edf2:	2300      	movs	r3, #0
 800edf4:	643b      	str	r3, [r7, #64]	@ 0x40
 800edf6:	e009      	b.n	800ee0c <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 800edf8:	68fa      	ldr	r2, [r7, #12]
 800edfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800edfc:	429a      	cmp	r2, r3
 800edfe:	d00b      	beq.n	800ee18 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 800ee00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800ee06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ee08:	3301      	adds	r3, #1
 800ee0a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ee0c:	4b37      	ldr	r3, [pc, #220]	@ (800eeec <_txe_queue_create+0x150>)
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ee12:	429a      	cmp	r2, r3
 800ee14:	d3f0      	bcc.n	800edf8 <_txe_queue_create+0x5c>
 800ee16:	e000      	b.n	800ee1a <_txe_queue_create+0x7e>
                break;
 800ee18:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ee1a:	f3ef 8310 	mrs	r3, PRIMASK
 800ee1e:	623b      	str	r3, [r7, #32]
    return(posture);
 800ee20:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ee22:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ee24:	b672      	cpsid	i
    return(int_posture);
 800ee26:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800ee28:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800ee2a:	4b2e      	ldr	r3, [pc, #184]	@ (800eee4 <_txe_queue_create+0x148>)
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	3b01      	subs	r3, #1
 800ee30:	4a2c      	ldr	r2, [pc, #176]	@ (800eee4 <_txe_queue_create+0x148>)
 800ee32:	6013      	str	r3, [r2, #0]
 800ee34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee36:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ee38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee3a:	f383 8810 	msr	PRIMASK, r3
}
 800ee3e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800ee40:	f7fe fd60 	bl	800d904 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 800ee44:	68fa      	ldr	r2, [r7, #12]
 800ee46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee48:	429a      	cmp	r2, r3
 800ee4a:	d102      	bne.n	800ee52 <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 800ee4c:	2309      	movs	r3, #9
 800ee4e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ee50:	e037      	b.n	800eec2 <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 800ee52:	683b      	ldr	r3, [r7, #0]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d102      	bne.n	800ee5e <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 800ee58:	2303      	movs	r3, #3
 800ee5a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ee5c:	e031      	b.n	800eec2 <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d102      	bne.n	800ee6a <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800ee64:	2305      	movs	r3, #5
 800ee66:	647b      	str	r3, [r7, #68]	@ 0x44
 800ee68:	e02b      	b.n	800eec2 <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	2b10      	cmp	r3, #16
 800ee6e:	d902      	bls.n	800ee76 <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800ee70:	2305      	movs	r3, #5
 800ee72:	647b      	str	r3, [r7, #68]	@ 0x44
 800ee74:	e025      	b.n	800eec2 <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 800ee76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee78:	089b      	lsrs	r3, r3, #2
 800ee7a:	687a      	ldr	r2, [r7, #4]
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	d902      	bls.n	800ee86 <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 800ee80:	2305      	movs	r3, #5
 800ee82:	647b      	str	r3, [r7, #68]	@ 0x44
 800ee84:	e01d      	b.n	800eec2 <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800ee86:	4b1a      	ldr	r3, [pc, #104]	@ (800eef0 <_txe_queue_create+0x154>)
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800ee8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee8e:	4a19      	ldr	r2, [pc, #100]	@ (800eef4 <_txe_queue_create+0x158>)
 800ee90:	4293      	cmp	r3, r2
 800ee92:	d101      	bne.n	800ee98 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ee94:	2313      	movs	r3, #19
 800ee96:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ee98:	f3ef 8305 	mrs	r3, IPSR
 800ee9c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800ee9e:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800eea0:	4b15      	ldr	r3, [pc, #84]	@ (800eef8 <_txe_queue_create+0x15c>)
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	4313      	orrs	r3, r2
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d00b      	beq.n	800eec2 <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800eeaa:	f3ef 8305 	mrs	r3, IPSR
 800eeae:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800eeb0:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800eeb2:	4b11      	ldr	r3, [pc, #68]	@ (800eef8 <_txe_queue_create+0x15c>)
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	4313      	orrs	r3, r2
 800eeb8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800eebc:	d201      	bcs.n	800eec2 <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800eebe:	2313      	movs	r3, #19
 800eec0:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800eec2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d108      	bne.n	800eeda <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 800eec8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eeca:	9300      	str	r3, [sp, #0]
 800eecc:	683b      	ldr	r3, [r7, #0]
 800eece:	687a      	ldr	r2, [r7, #4]
 800eed0:	68b9      	ldr	r1, [r7, #8]
 800eed2:	68f8      	ldr	r0, [r7, #12]
 800eed4:	f7fd fb74 	bl	800c5c0 <_tx_queue_create>
 800eed8:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800eeda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800eedc:	4618      	mov	r0, r3
 800eede:	3748      	adds	r7, #72	@ 0x48
 800eee0:	46bd      	mov	sp, r7
 800eee2:	bd80      	pop	{r7, pc}
 800eee4:	20015a54 	.word	0x20015a54
 800eee8:	2001598c 	.word	0x2001598c
 800eeec:	20015990 	.word	0x20015990
 800eef0:	200159bc 	.word	0x200159bc
 800eef4:	20015b04 	.word	0x20015b04
 800eef8:	2000000c 	.word	0x2000000c

0800eefc <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b088      	sub	sp, #32
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	60f8      	str	r0, [r7, #12]
 800ef04:	60b9      	str	r1, [r7, #8]
 800ef06:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ef08:	2300      	movs	r3, #0
 800ef0a:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d102      	bne.n	800ef18 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800ef12:	2309      	movs	r3, #9
 800ef14:	61fb      	str	r3, [r7, #28]
 800ef16:	e025      	b.n	800ef64 <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	4a18      	ldr	r2, [pc, #96]	@ (800ef80 <_txe_queue_receive+0x84>)
 800ef1e:	4293      	cmp	r3, r2
 800ef20:	d002      	beq.n	800ef28 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800ef22:	2309      	movs	r3, #9
 800ef24:	61fb      	str	r3, [r7, #28]
 800ef26:	e01d      	b.n	800ef64 <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 800ef28:	68bb      	ldr	r3, [r7, #8]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d102      	bne.n	800ef34 <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800ef2e:	2303      	movs	r3, #3
 800ef30:	61fb      	str	r3, [r7, #28]
 800ef32:	e017      	b.n	800ef64 <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d014      	beq.n	800ef64 <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ef3a:	f3ef 8305 	mrs	r3, IPSR
 800ef3e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ef40:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ef42:	4b10      	ldr	r3, [pc, #64]	@ (800ef84 <_txe_queue_receive+0x88>)
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	4313      	orrs	r3, r2
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d002      	beq.n	800ef52 <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800ef4c:	2304      	movs	r3, #4
 800ef4e:	61fb      	str	r3, [r7, #28]
 800ef50:	e008      	b.n	800ef64 <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800ef52:	4b0d      	ldr	r3, [pc, #52]	@ (800ef88 <_txe_queue_receive+0x8c>)
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800ef58:	69bb      	ldr	r3, [r7, #24]
 800ef5a:	4a0c      	ldr	r2, [pc, #48]	@ (800ef8c <_txe_queue_receive+0x90>)
 800ef5c:	4293      	cmp	r3, r2
 800ef5e:	d101      	bne.n	800ef64 <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800ef60:	2304      	movs	r3, #4
 800ef62:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ef64:	69fb      	ldr	r3, [r7, #28]
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d105      	bne.n	800ef76 <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 800ef6a:	687a      	ldr	r2, [r7, #4]
 800ef6c:	68b9      	ldr	r1, [r7, #8]
 800ef6e:	68f8      	ldr	r0, [r7, #12]
 800ef70:	f7fd fb9a 	bl	800c6a8 <_tx_queue_receive>
 800ef74:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800ef76:	69fb      	ldr	r3, [r7, #28]
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3720      	adds	r7, #32
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}
 800ef80:	51554555 	.word	0x51554555
 800ef84:	2000000c 	.word	0x2000000c
 800ef88:	200159bc 	.word	0x200159bc
 800ef8c:	20015b04 	.word	0x20015b04

0800ef90 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b088      	sub	sp, #32
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	60f8      	str	r0, [r7, #12]
 800ef98:	60b9      	str	r1, [r7, #8]
 800ef9a:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d102      	bne.n	800efac <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800efa6:	2309      	movs	r3, #9
 800efa8:	61fb      	str	r3, [r7, #28]
 800efaa:	e025      	b.n	800eff8 <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	4a18      	ldr	r2, [pc, #96]	@ (800f014 <_txe_queue_send+0x84>)
 800efb2:	4293      	cmp	r3, r2
 800efb4:	d002      	beq.n	800efbc <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800efb6:	2309      	movs	r3, #9
 800efb8:	61fb      	str	r3, [r7, #28]
 800efba:	e01d      	b.n	800eff8 <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 800efbc:	68bb      	ldr	r3, [r7, #8]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d102      	bne.n	800efc8 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800efc2:	2303      	movs	r3, #3
 800efc4:	61fb      	str	r3, [r7, #28]
 800efc6:	e017      	b.n	800eff8 <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d014      	beq.n	800eff8 <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800efce:	f3ef 8305 	mrs	r3, IPSR
 800efd2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800efd4:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800efd6:	4b10      	ldr	r3, [pc, #64]	@ (800f018 <_txe_queue_send+0x88>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	4313      	orrs	r3, r2
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d002      	beq.n	800efe6 <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800efe0:	2304      	movs	r3, #4
 800efe2:	61fb      	str	r3, [r7, #28]
 800efe4:	e008      	b.n	800eff8 <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800efe6:	4b0d      	ldr	r3, [pc, #52]	@ (800f01c <_txe_queue_send+0x8c>)
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800efec:	69bb      	ldr	r3, [r7, #24]
 800efee:	4a0c      	ldr	r2, [pc, #48]	@ (800f020 <_txe_queue_send+0x90>)
 800eff0:	4293      	cmp	r3, r2
 800eff2:	d101      	bne.n	800eff8 <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800eff4:	2304      	movs	r3, #4
 800eff6:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800eff8:	69fb      	ldr	r3, [r7, #28]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d105      	bne.n	800f00a <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 800effe:	687a      	ldr	r2, [r7, #4]
 800f000:	68b9      	ldr	r1, [r7, #8]
 800f002:	68f8      	ldr	r0, [r7, #12]
 800f004:	f7fd fd18 	bl	800ca38 <_tx_queue_send>
 800f008:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800f00a:	69fb      	ldr	r3, [r7, #28]
}
 800f00c:	4618      	mov	r0, r3
 800f00e:	3720      	adds	r7, #32
 800f010:	46bd      	mov	sp, r7
 800f012:	bd80      	pop	{r7, pc}
 800f014:	51554555 	.word	0x51554555
 800f018:	2000000c 	.word	0x2000000c
 800f01c:	200159bc 	.word	0x200159bc
 800f020:	20015b04 	.word	0x20015b04

0800f024 <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 800f024:	b580      	push	{r7, lr}
 800f026:	b092      	sub	sp, #72	@ 0x48
 800f028:	af00      	add	r7, sp, #0
 800f02a:	60f8      	str	r0, [r7, #12]
 800f02c:	60b9      	str	r1, [r7, #8]
 800f02e:	607a      	str	r2, [r7, #4]
 800f030:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f032:	2300      	movs	r3, #0
 800f034:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d102      	bne.n	800f042 <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f03c:	230c      	movs	r3, #12
 800f03e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f040:	e054      	b.n	800f0ec <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	2b1c      	cmp	r3, #28
 800f046:	d002      	beq.n	800f04e <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f048:	230c      	movs	r3, #12
 800f04a:	647b      	str	r3, [r7, #68]	@ 0x44
 800f04c:	e04e      	b.n	800f0ec <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f04e:	f3ef 8310 	mrs	r3, PRIMASK
 800f052:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800f054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800f056:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800f058:	b672      	cpsid	i
    return(int_posture);
 800f05a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800f05c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800f05e:	4b36      	ldr	r3, [pc, #216]	@ (800f138 <_txe_semaphore_create+0x114>)
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	3301      	adds	r3, #1
 800f064:	4a34      	ldr	r2, [pc, #208]	@ (800f138 <_txe_semaphore_create+0x114>)
 800f066:	6013      	str	r3, [r2, #0]
 800f068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f06a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f06c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f06e:	f383 8810 	msr	PRIMASK, r3
}
 800f072:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 800f074:	4b31      	ldr	r3, [pc, #196]	@ (800f13c <_txe_semaphore_create+0x118>)
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800f07a:	2300      	movs	r3, #0
 800f07c:	643b      	str	r3, [r7, #64]	@ 0x40
 800f07e:	e009      	b.n	800f094 <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 800f080:	68fa      	ldr	r2, [r7, #12]
 800f082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f084:	429a      	cmp	r2, r3
 800f086:	d00b      	beq.n	800f0a0 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800f088:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f08a:	695b      	ldr	r3, [r3, #20]
 800f08c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800f08e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f090:	3301      	adds	r3, #1
 800f092:	643b      	str	r3, [r7, #64]	@ 0x40
 800f094:	4b2a      	ldr	r3, [pc, #168]	@ (800f140 <_txe_semaphore_create+0x11c>)
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f09a:	429a      	cmp	r2, r3
 800f09c:	d3f0      	bcc.n	800f080 <_txe_semaphore_create+0x5c>
 800f09e:	e000      	b.n	800f0a2 <_txe_semaphore_create+0x7e>
                break;
 800f0a0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f0a2:	f3ef 8310 	mrs	r3, PRIMASK
 800f0a6:	623b      	str	r3, [r7, #32]
    return(posture);
 800f0a8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800f0aa:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f0ac:	b672      	cpsid	i
    return(int_posture);
 800f0ae:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800f0b0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800f0b2:	4b21      	ldr	r3, [pc, #132]	@ (800f138 <_txe_semaphore_create+0x114>)
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	3b01      	subs	r3, #1
 800f0b8:	4a1f      	ldr	r2, [pc, #124]	@ (800f138 <_txe_semaphore_create+0x114>)
 800f0ba:	6013      	str	r3, [r2, #0]
 800f0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0be:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0c2:	f383 8810 	msr	PRIMASK, r3
}
 800f0c6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800f0c8:	f7fe fc1c 	bl	800d904 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 800f0cc:	68fa      	ldr	r2, [r7, #12]
 800f0ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0d0:	429a      	cmp	r2, r3
 800f0d2:	d102      	bne.n	800f0da <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 800f0d4:	230c      	movs	r3, #12
 800f0d6:	647b      	str	r3, [r7, #68]	@ 0x44
 800f0d8:	e008      	b.n	800f0ec <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800f0da:	4b1a      	ldr	r3, [pc, #104]	@ (800f144 <_txe_semaphore_create+0x120>)
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800f0e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0e2:	4a19      	ldr	r2, [pc, #100]	@ (800f148 <_txe_semaphore_create+0x124>)
 800f0e4:	4293      	cmp	r3, r2
 800f0e6:	d101      	bne.n	800f0ec <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f0e8:	2313      	movs	r3, #19
 800f0ea:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f0ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d114      	bne.n	800f11c <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f0f2:	f3ef 8305 	mrs	r3, IPSR
 800f0f6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800f0f8:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f0fa:	4b14      	ldr	r3, [pc, #80]	@ (800f14c <_txe_semaphore_create+0x128>)
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	4313      	orrs	r3, r2
 800f100:	2b00      	cmp	r3, #0
 800f102:	d00b      	beq.n	800f11c <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f104:	f3ef 8305 	mrs	r3, IPSR
 800f108:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f10a:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f10c:	4b0f      	ldr	r3, [pc, #60]	@ (800f14c <_txe_semaphore_create+0x128>)
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	4313      	orrs	r3, r2
 800f112:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f116:	d201      	bcs.n	800f11c <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f118:	2313      	movs	r3, #19
 800f11a:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f11c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d105      	bne.n	800f12e <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800f122:	687a      	ldr	r2, [r7, #4]
 800f124:	68b9      	ldr	r1, [r7, #8]
 800f126:	68f8      	ldr	r0, [r7, #12]
 800f128:	f7fd fe2e 	bl	800cd88 <_tx_semaphore_create>
 800f12c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800f12e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800f130:	4618      	mov	r0, r3
 800f132:	3748      	adds	r7, #72	@ 0x48
 800f134:	46bd      	mov	sp, r7
 800f136:	bd80      	pop	{r7, pc}
 800f138:	20015a54 	.word	0x20015a54
 800f13c:	20015984 	.word	0x20015984
 800f140:	20015988 	.word	0x20015988
 800f144:	200159bc 	.word	0x200159bc
 800f148:	20015b04 	.word	0x20015b04
 800f14c:	2000000c 	.word	0x2000000c

0800f150 <_txe_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800f150:	b580      	push	{r7, lr}
 800f152:	b086      	sub	sp, #24
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f158:	2300      	movs	r3, #0
 800f15a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d102      	bne.n	800f168 <_txe_semaphore_delete+0x18>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f162:	230c      	movs	r3, #12
 800f164:	617b      	str	r3, [r7, #20]
 800f166:	e01c      	b.n	800f1a2 <_txe_semaphore_delete+0x52>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	4a13      	ldr	r2, [pc, #76]	@ (800f1bc <_txe_semaphore_delete+0x6c>)
 800f16e:	4293      	cmp	r3, r2
 800f170:	d002      	beq.n	800f178 <_txe_semaphore_delete+0x28>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f172:	230c      	movs	r3, #12
 800f174:	617b      	str	r3, [r7, #20]
 800f176:	e014      	b.n	800f1a2 <_txe_semaphore_delete+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f178:	f3ef 8305 	mrs	r3, IPSR
 800f17c:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800f17e:	68fa      	ldr	r2, [r7, #12]
    {

        /* Check for invalid caller of this function.  */

        /* Is the caller an ISR or Initialization?  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f180:	4b0f      	ldr	r3, [pc, #60]	@ (800f1c0 <_txe_semaphore_delete+0x70>)
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	4313      	orrs	r3, r2
 800f186:	2b00      	cmp	r3, #0
 800f188:	d002      	beq.n	800f190 <_txe_semaphore_delete+0x40>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800f18a:	2313      	movs	r3, #19
 800f18c:	617b      	str	r3, [r7, #20]
 800f18e:	e008      	b.n	800f1a2 <_txe_semaphore_delete+0x52>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800f190:	4b0c      	ldr	r3, [pc, #48]	@ (800f1c4 <_txe_semaphore_delete+0x74>)
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	613b      	str	r3, [r7, #16]

            /* Is the caller the system timer thread?  */
            if (thread_ptr == &_tx_timer_thread)
 800f196:	693b      	ldr	r3, [r7, #16]
 800f198:	4a0b      	ldr	r2, [pc, #44]	@ (800f1c8 <_txe_semaphore_delete+0x78>)
 800f19a:	4293      	cmp	r3, r2
 800f19c:	d101      	bne.n	800f1a2 <_txe_semaphore_delete+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f19e:	2313      	movs	r3, #19
 800f1a0:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f1a2:	697b      	ldr	r3, [r7, #20]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d103      	bne.n	800f1b0 <_txe_semaphore_delete+0x60>
    {

        /* Call actual semaphore delete function.  */
        status =  _tx_semaphore_delete(semaphore_ptr);
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f7fd fe3f 	bl	800ce2c <_tx_semaphore_delete>
 800f1ae:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800f1b0:	697b      	ldr	r3, [r7, #20]
}
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	3718      	adds	r7, #24
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	bd80      	pop	{r7, pc}
 800f1ba:	bf00      	nop
 800f1bc:	53454d41 	.word	0x53454d41
 800f1c0:	2000000c 	.word	0x2000000c
 800f1c4:	200159bc 	.word	0x200159bc
 800f1c8:	20015b04 	.word	0x20015b04

0800f1cc <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800f1cc:	b580      	push	{r7, lr}
 800f1ce:	b086      	sub	sp, #24
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	6078      	str	r0, [r7, #4]
 800f1d4:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d102      	bne.n	800f1e6 <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f1e0:	230c      	movs	r3, #12
 800f1e2:	617b      	str	r3, [r7, #20]
 800f1e4:	e01f      	b.n	800f226 <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	4a15      	ldr	r2, [pc, #84]	@ (800f240 <_txe_semaphore_get+0x74>)
 800f1ec:	4293      	cmp	r3, r2
 800f1ee:	d002      	beq.n	800f1f6 <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f1f0:	230c      	movs	r3, #12
 800f1f2:	617b      	str	r3, [r7, #20]
 800f1f4:	e017      	b.n	800f226 <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800f1f6:	683b      	ldr	r3, [r7, #0]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d014      	beq.n	800f226 <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f1fc:	f3ef 8305 	mrs	r3, IPSR
 800f200:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800f202:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f204:	4b0f      	ldr	r3, [pc, #60]	@ (800f244 <_txe_semaphore_get+0x78>)
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	4313      	orrs	r3, r2
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d002      	beq.n	800f214 <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800f20e:	2304      	movs	r3, #4
 800f210:	617b      	str	r3, [r7, #20]
 800f212:	e008      	b.n	800f226 <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800f214:	4b0c      	ldr	r3, [pc, #48]	@ (800f248 <_txe_semaphore_get+0x7c>)
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800f21a:	693b      	ldr	r3, [r7, #16]
 800f21c:	4a0b      	ldr	r2, [pc, #44]	@ (800f24c <_txe_semaphore_get+0x80>)
 800f21e:	4293      	cmp	r3, r2
 800f220:	d101      	bne.n	800f226 <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800f222:	2304      	movs	r3, #4
 800f224:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f226:	697b      	ldr	r3, [r7, #20]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d104      	bne.n	800f236 <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 800f22c:	6839      	ldr	r1, [r7, #0]
 800f22e:	6878      	ldr	r0, [r7, #4]
 800f230:	f7fd fe8c 	bl	800cf4c <_tx_semaphore_get>
 800f234:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800f236:	697b      	ldr	r3, [r7, #20]
}
 800f238:	4618      	mov	r0, r3
 800f23a:	3718      	adds	r7, #24
 800f23c:	46bd      	mov	sp, r7
 800f23e:	bd80      	pop	{r7, pc}
 800f240:	53454d41 	.word	0x53454d41
 800f244:	2000000c 	.word	0x2000000c
 800f248:	200159bc 	.word	0x200159bc
 800f24c:	20015b04 	.word	0x20015b04

0800f250 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800f250:	b580      	push	{r7, lr}
 800f252:	b084      	sub	sp, #16
 800f254:	af00      	add	r7, sp, #0
 800f256:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d102      	bne.n	800f264 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f25e:	230c      	movs	r3, #12
 800f260:	60fb      	str	r3, [r7, #12]
 800f262:	e00b      	b.n	800f27c <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	4a07      	ldr	r2, [pc, #28]	@ (800f288 <_txe_semaphore_put+0x38>)
 800f26a:	4293      	cmp	r3, r2
 800f26c:	d002      	beq.n	800f274 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f26e:	230c      	movs	r3, #12
 800f270:	60fb      	str	r3, [r7, #12]
 800f272:	e003      	b.n	800f27c <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800f274:	6878      	ldr	r0, [r7, #4]
 800f276:	f7fd fefb 	bl	800d070 <_tx_semaphore_put>
 800f27a:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800f27c:	68fb      	ldr	r3, [r7, #12]
}
 800f27e:	4618      	mov	r0, r3
 800f280:	3710      	adds	r7, #16
 800f282:	46bd      	mov	sp, r7
 800f284:	bd80      	pop	{r7, pc}
 800f286:	bf00      	nop
 800f288:	53454d41 	.word	0x53454d41

0800f28c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800f28c:	b580      	push	{r7, lr}
 800f28e:	b09a      	sub	sp, #104	@ 0x68
 800f290:	af06      	add	r7, sp, #24
 800f292:	60f8      	str	r0, [r7, #12]
 800f294:	60b9      	str	r1, [r7, #8]
 800f296:	607a      	str	r2, [r7, #4]
 800f298:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f29a:	2300      	movs	r3, #0
 800f29c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d102      	bne.n	800f2aa <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f2a4:	230e      	movs	r3, #14
 800f2a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f2a8:	e0bb      	b.n	800f422 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800f2aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f2ac:	2bb0      	cmp	r3, #176	@ 0xb0
 800f2ae:	d002      	beq.n	800f2b6 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f2b0:	230e      	movs	r3, #14
 800f2b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f2b4:	e0b5      	b.n	800f422 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f2b6:	f3ef 8310 	mrs	r3, PRIMASK
 800f2ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800f2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800f2be:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800f2c0:	b672      	cpsid	i
    return(int_posture);
 800f2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800f2c4:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800f2c6:	4b64      	ldr	r3, [pc, #400]	@ (800f458 <_txe_thread_create+0x1cc>)
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	3301      	adds	r3, #1
 800f2cc:	4a62      	ldr	r2, [pc, #392]	@ (800f458 <_txe_thread_create+0x1cc>)
 800f2ce:	6013      	str	r3, [r2, #0]
 800f2d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f2d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f2d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2d6:	f383 8810 	msr	PRIMASK, r3
}
 800f2da:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800f2dc:	2300      	movs	r3, #0
 800f2de:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800f2e0:	4b5e      	ldr	r3, [pc, #376]	@ (800f45c <_txe_thread_create+0x1d0>)
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800f2e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f2e8:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800f2ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f2ec:	3b01      	subs	r3, #1
 800f2ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f2f0:	4413      	add	r3, r2
 800f2f2:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800f2f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2f6:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800f2fc:	e02b      	b.n	800f356 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800f2fe:	68fa      	ldr	r2, [r7, #12]
 800f300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f302:	429a      	cmp	r2, r3
 800f304:	d101      	bne.n	800f30a <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800f306:	2301      	movs	r3, #1
 800f308:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800f30a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f30c:	2b01      	cmp	r3, #1
 800f30e:	d028      	beq.n	800f362 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800f310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f312:	68db      	ldr	r3, [r3, #12]
 800f314:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f316:	429a      	cmp	r2, r3
 800f318:	d308      	bcc.n	800f32c <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800f31a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f31c:	691b      	ldr	r3, [r3, #16]
 800f31e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f320:	429a      	cmp	r2, r3
 800f322:	d203      	bcs.n	800f32c <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800f324:	2300      	movs	r3, #0
 800f326:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800f328:	2301      	movs	r3, #1
 800f32a:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800f32c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f32e:	68db      	ldr	r3, [r3, #12]
 800f330:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f332:	429a      	cmp	r2, r3
 800f334:	d308      	bcc.n	800f348 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800f336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f338:	691b      	ldr	r3, [r3, #16]
 800f33a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f33c:	429a      	cmp	r2, r3
 800f33e:	d203      	bcs.n	800f348 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800f340:	2300      	movs	r3, #0
 800f342:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800f344:	2301      	movs	r3, #1
 800f346:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800f348:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f34a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f34e:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800f350:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f352:	3301      	adds	r3, #1
 800f354:	647b      	str	r3, [r7, #68]	@ 0x44
 800f356:	4b42      	ldr	r3, [pc, #264]	@ (800f460 <_txe_thread_create+0x1d4>)
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f35c:	429a      	cmp	r2, r3
 800f35e:	d3ce      	bcc.n	800f2fe <_txe_thread_create+0x72>
 800f360:	e000      	b.n	800f364 <_txe_thread_create+0xd8>
                break;
 800f362:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f364:	f3ef 8310 	mrs	r3, PRIMASK
 800f368:	61fb      	str	r3, [r7, #28]
    return(posture);
 800f36a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800f36c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f36e:	b672      	cpsid	i
    return(int_posture);
 800f370:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800f372:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800f374:	4b38      	ldr	r3, [pc, #224]	@ (800f458 <_txe_thread_create+0x1cc>)
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	3b01      	subs	r3, #1
 800f37a:	4a37      	ldr	r2, [pc, #220]	@ (800f458 <_txe_thread_create+0x1cc>)
 800f37c:	6013      	str	r3, [r2, #0]
 800f37e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f380:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f382:	6a3b      	ldr	r3, [r7, #32]
 800f384:	f383 8810 	msr	PRIMASK, r3
}
 800f388:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800f38a:	f7fe fabb 	bl	800d904 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800f38e:	68fa      	ldr	r2, [r7, #12]
 800f390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f392:	429a      	cmp	r2, r3
 800f394:	d102      	bne.n	800f39c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800f396:	230e      	movs	r3, #14
 800f398:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f39a:	e042      	b.n	800f422 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800f39c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d102      	bne.n	800f3a8 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800f3a2:	2303      	movs	r3, #3
 800f3a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f3a6:	e03c      	b.n	800f422 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d102      	bne.n	800f3b4 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800f3ae:	2303      	movs	r3, #3
 800f3b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f3b2:	e036      	b.n	800f422 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800f3b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f3b6:	2bc7      	cmp	r3, #199	@ 0xc7
 800f3b8:	d802      	bhi.n	800f3c0 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800f3ba:	2305      	movs	r3, #5
 800f3bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f3be:	e030      	b.n	800f422 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800f3c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f3c2:	2b1f      	cmp	r3, #31
 800f3c4:	d902      	bls.n	800f3cc <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800f3c6:	230f      	movs	r3, #15
 800f3c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f3ca:	e02a      	b.n	800f422 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800f3cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f3ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f3d0:	429a      	cmp	r2, r3
 800f3d2:	d902      	bls.n	800f3da <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800f3d4:	2318      	movs	r3, #24
 800f3d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f3d8:	e023      	b.n	800f422 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800f3da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f3dc:	2b01      	cmp	r3, #1
 800f3de:	d902      	bls.n	800f3e6 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800f3e0:	2310      	movs	r3, #16
 800f3e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f3e4:	e01d      	b.n	800f422 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800f3e6:	4b1f      	ldr	r3, [pc, #124]	@ (800f464 <_txe_thread_create+0x1d8>)
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800f3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3ee:	4a1e      	ldr	r2, [pc, #120]	@ (800f468 <_txe_thread_create+0x1dc>)
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	d101      	bne.n	800f3f8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f3f4:	2313      	movs	r3, #19
 800f3f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f3f8:	f3ef 8305 	mrs	r3, IPSR
 800f3fc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f3fe:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f400:	4b1a      	ldr	r3, [pc, #104]	@ (800f46c <_txe_thread_create+0x1e0>)
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	4313      	orrs	r3, r2
 800f406:	2b00      	cmp	r3, #0
 800f408:	d00b      	beq.n	800f422 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f40a:	f3ef 8305 	mrs	r3, IPSR
 800f40e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800f410:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f412:	4b16      	ldr	r3, [pc, #88]	@ (800f46c <_txe_thread_create+0x1e0>)
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	4313      	orrs	r3, r2
 800f418:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f41c:	d201      	bcs.n	800f422 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800f41e:	2313      	movs	r3, #19
 800f420:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f422:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f424:	2b00      	cmp	r3, #0
 800f426:	d112      	bne.n	800f44e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800f428:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f42a:	9305      	str	r3, [sp, #20]
 800f42c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f42e:	9304      	str	r3, [sp, #16]
 800f430:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f432:	9303      	str	r3, [sp, #12]
 800f434:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f436:	9302      	str	r3, [sp, #8]
 800f438:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f43a:	9301      	str	r3, [sp, #4]
 800f43c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f43e:	9300      	str	r3, [sp, #0]
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	687a      	ldr	r2, [r7, #4]
 800f444:	68b9      	ldr	r1, [r7, #8]
 800f446:	68f8      	ldr	r0, [r7, #12]
 800f448:	f7fd fe6a 	bl	800d120 <_tx_thread_create>
 800f44c:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800f44e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800f450:	4618      	mov	r0, r3
 800f452:	3750      	adds	r7, #80	@ 0x50
 800f454:	46bd      	mov	sp, r7
 800f456:	bd80      	pop	{r7, pc}
 800f458:	20015a54 	.word	0x20015a54
 800f45c:	200159c4 	.word	0x200159c4
 800f460:	200159c8 	.word	0x200159c8
 800f464:	200159bc 	.word	0x200159bc
 800f468:	20015b04 	.word	0x20015b04
 800f46c:	2000000c 	.word	0x2000000c

0800f470 <_txe_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_delete(TX_THREAD *thread_ptr)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b084      	sub	sp, #16
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f478:	f3ef 8305 	mrs	r3, IPSR
 800f47c:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800f47e:	68ba      	ldr	r2, [r7, #8]

UINT        status;


    /* Check for invalid caller of this function.  */
    if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f480:	4b0f      	ldr	r3, [pc, #60]	@ (800f4c0 <_txe_thread_delete+0x50>)
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	4313      	orrs	r3, r2
 800f486:	2b00      	cmp	r3, #0
 800f488:	d002      	beq.n	800f490 <_txe_thread_delete+0x20>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800f48a:	2313      	movs	r3, #19
 800f48c:	60fb      	str	r3, [r7, #12]
 800f48e:	e011      	b.n	800f4b4 <_txe_thread_delete+0x44>
    }

    /* Check for an invalid thread pointer.  */
    else if (thread_ptr == TX_NULL)
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	2b00      	cmp	r3, #0
 800f494:	d102      	bne.n	800f49c <_txe_thread_delete+0x2c>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f496:	230e      	movs	r3, #14
 800f498:	60fb      	str	r3, [r7, #12]
 800f49a:	e00b      	b.n	800f4b4 <_txe_thread_delete+0x44>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	4a08      	ldr	r2, [pc, #32]	@ (800f4c4 <_txe_thread_delete+0x54>)
 800f4a2:	4293      	cmp	r3, r2
 800f4a4:	d002      	beq.n	800f4ac <_txe_thread_delete+0x3c>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f4a6:	230e      	movs	r3, #14
 800f4a8:	60fb      	str	r3, [r7, #12]
 800f4aa:	e003      	b.n	800f4b4 <_txe_thread_delete+0x44>
    }
    else
    {

        /* Call actual thread delete function.  */
        status =  _tx_thread_delete(thread_ptr);
 800f4ac:	6878      	ldr	r0, [r7, #4]
 800f4ae:	f7fd ff2d 	bl	800d30c <_tx_thread_delete>
 800f4b2:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800f4b4:	68fb      	ldr	r3, [r7, #12]
}
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	3710      	adds	r7, #16
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	bd80      	pop	{r7, pc}
 800f4be:	bf00      	nop
 800f4c0:	2000000c 	.word	0x2000000c
 800f4c4:	54485244 	.word	0x54485244

0800f4c8 <_txe_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b08c      	sub	sp, #48	@ 0x30
 800f4cc:	af06      	add	r7, sp, #24
 800f4ce:	60f8      	str	r0, [r7, #12]
 800f4d0:	60b9      	str	r1, [r7, #8]
 800f4d2:	607a      	str	r2, [r7, #4]
 800f4d4:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d102      	bne.n	800f4e2 <_txe_thread_info_get+0x1a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f4dc:	230e      	movs	r3, #14
 800f4de:	617b      	str	r3, [r7, #20]
 800f4e0:	e018      	b.n	800f514 <_txe_thread_info_get+0x4c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	4a0e      	ldr	r2, [pc, #56]	@ (800f520 <_txe_thread_info_get+0x58>)
 800f4e8:	4293      	cmp	r3, r2
 800f4ea:	d002      	beq.n	800f4f2 <_txe_thread_info_get+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f4ec:	230e      	movs	r3, #14
 800f4ee:	617b      	str	r3, [r7, #20]
 800f4f0:	e010      	b.n	800f514 <_txe_thread_info_get+0x4c>
    }
    else
    {

        /* Call the actual thread information get service.  */
        status =  _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold,
 800f4f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4f4:	9304      	str	r3, [sp, #16]
 800f4f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4f8:	9303      	str	r3, [sp, #12]
 800f4fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4fc:	9302      	str	r3, [sp, #8]
 800f4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f500:	9301      	str	r3, [sp, #4]
 800f502:	6a3b      	ldr	r3, [r7, #32]
 800f504:	9300      	str	r3, [sp, #0]
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	687a      	ldr	r2, [r7, #4]
 800f50a:	68b9      	ldr	r1, [r7, #8]
 800f50c:	68f8      	ldr	r0, [r7, #12]
 800f50e:	f7fd ff75 	bl	800d3fc <_tx_thread_info_get>
 800f512:	6178      	str	r0, [r7, #20]
                            time_slice, next_thread, next_suspended_thread);
    }

    /* Return completion status.  */
    return(status);
 800f514:	697b      	ldr	r3, [r7, #20]
}
 800f516:	4618      	mov	r0, r3
 800f518:	3718      	adds	r7, #24
 800f51a:	46bd      	mov	sp, r7
 800f51c:	bd80      	pop	{r7, pc}
 800f51e:	bf00      	nop
 800f520:	54485244 	.word	0x54485244

0800f524 <_txe_thread_priority_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority)
{
 800f524:	b580      	push	{r7, lr}
 800f526:	b086      	sub	sp, #24
 800f528:	af00      	add	r7, sp, #0
 800f52a:	60f8      	str	r0, [r7, #12]
 800f52c:	60b9      	str	r1, [r7, #8]
 800f52e:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	2b00      	cmp	r3, #0
 800f534:	d102      	bne.n	800f53c <_txe_thread_priority_change+0x18>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f536:	230e      	movs	r3, #14
 800f538:	617b      	str	r3, [r7, #20]
 800f53a:	e025      	b.n	800f588 <_txe_thread_priority_change+0x64>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	4a14      	ldr	r2, [pc, #80]	@ (800f594 <_txe_thread_priority_change+0x70>)
 800f542:	4293      	cmp	r3, r2
 800f544:	d002      	beq.n	800f54c <_txe_thread_priority_change+0x28>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f546:	230e      	movs	r3, #14
 800f548:	617b      	str	r3, [r7, #20]
 800f54a:	e01d      	b.n	800f588 <_txe_thread_priority_change+0x64>
    }

    /* Check for a valid old priority pointer.  */
    else if (old_priority == TX_NULL)
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d102      	bne.n	800f558 <_txe_thread_priority_change+0x34>
    {

        /* Invalid destination pointer, return appropriate error code.  */
        status =  TX_PTR_ERROR;
 800f552:	2303      	movs	r3, #3
 800f554:	617b      	str	r3, [r7, #20]
 800f556:	e017      	b.n	800f588 <_txe_thread_priority_change+0x64>
    }

    /* Determine if the priority is legal.  */
    else if (new_priority >= ((UINT) TX_MAX_PRIORITIES))
 800f558:	68bb      	ldr	r3, [r7, #8]
 800f55a:	2b1f      	cmp	r3, #31
 800f55c:	d902      	bls.n	800f564 <_txe_thread_priority_change+0x40>
    {

        /* Return an error status.  */
        status =  TX_PRIORITY_ERROR;
 800f55e:	230f      	movs	r3, #15
 800f560:	617b      	str	r3, [r7, #20]
 800f562:	e011      	b.n	800f588 <_txe_thread_priority_change+0x64>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f564:	f3ef 8305 	mrs	r3, IPSR
 800f568:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800f56a:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f56c:	4b0a      	ldr	r3, [pc, #40]	@ (800f598 <_txe_thread_priority_change+0x74>)
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	4313      	orrs	r3, r2
 800f572:	2b00      	cmp	r3, #0
 800f574:	d002      	beq.n	800f57c <_txe_thread_priority_change+0x58>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800f576:	2313      	movs	r3, #19
 800f578:	617b      	str	r3, [r7, #20]
 800f57a:	e005      	b.n	800f588 <_txe_thread_priority_change+0x64>
    }
    else
    {

        /* Call actual change thread priority function.  */
        status =  _tx_thread_priority_change(thread_ptr, new_priority, old_priority);
 800f57c:	687a      	ldr	r2, [r7, #4]
 800f57e:	68b9      	ldr	r1, [r7, #8]
 800f580:	68f8      	ldr	r0, [r7, #12]
 800f582:	f7fd ffcf 	bl	800d524 <_tx_thread_priority_change>
 800f586:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800f588:	697b      	ldr	r3, [r7, #20]
}
 800f58a:	4618      	mov	r0, r3
 800f58c:	3718      	adds	r7, #24
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}
 800f592:	bf00      	nop
 800f594:	54485244 	.word	0x54485244
 800f598:	2000000c 	.word	0x2000000c

0800f59c <_txe_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _txe_thread_relinquish(VOID)
{
 800f59c:	b580      	push	{r7, lr}
 800f59e:	b082      	sub	sp, #8
 800f5a0:	af00      	add	r7, sp, #0

TX_THREAD   *current_thread;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800f5a2:	4b0a      	ldr	r3, [pc, #40]	@ (800f5cc <_txe_thread_relinquish+0x30>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	607b      	str	r3, [r7, #4]

    /* Make sure a thread is executing.  */
    if (current_thread != TX_NULL)
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d00a      	beq.n	800f5c4 <_txe_thread_relinquish+0x28>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f5ae:	f3ef 8305 	mrs	r3, IPSR
 800f5b2:	603b      	str	r3, [r7, #0]
    return(ipsr_value);
 800f5b4:	683a      	ldr	r2, [r7, #0]
    {

        /* Now make sure the call is not from an ISR or Initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 800f5b6:	4b06      	ldr	r3, [pc, #24]	@ (800f5d0 <_txe_thread_relinquish+0x34>)
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	4313      	orrs	r3, r2
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d101      	bne.n	800f5c4 <_txe_thread_relinquish+0x28>
        {

            /* Okay to call the real relinquish function.  */
            _tx_thread_relinquish();
 800f5c0:	f7fe f86e 	bl	800d6a0 <_tx_thread_relinquish>
        }
    }
}
 800f5c4:	bf00      	nop
 800f5c6:	3708      	adds	r7, #8
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}
 800f5cc:	200159bc 	.word	0x200159bc
 800f5d0:	2000000c 	.word	0x2000000c

0800f5d4 <_txe_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_terminate(TX_THREAD *thread_ptr)
{
 800f5d4:	b580      	push	{r7, lr}
 800f5d6:	b084      	sub	sp, #16
 800f5d8:	af00      	add	r7, sp, #0
 800f5da:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d102      	bne.n	800f5e8 <_txe_thread_terminate+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f5e2:	230e      	movs	r3, #14
 800f5e4:	60fb      	str	r3, [r7, #12]
 800f5e6:	e017      	b.n	800f618 <_txe_thread_terminate+0x44>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	4a0d      	ldr	r2, [pc, #52]	@ (800f624 <_txe_thread_terminate+0x50>)
 800f5ee:	4293      	cmp	r3, r2
 800f5f0:	d002      	beq.n	800f5f8 <_txe_thread_terminate+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f5f2:	230e      	movs	r3, #14
 800f5f4:	60fb      	str	r3, [r7, #12]
 800f5f6:	e00f      	b.n	800f618 <_txe_thread_terminate+0x44>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f5f8:	f3ef 8305 	mrs	r3, IPSR
 800f5fc:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800f5fe:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f600:	4b09      	ldr	r3, [pc, #36]	@ (800f628 <_txe_thread_terminate+0x54>)
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	4313      	orrs	r3, r2
 800f606:	2b00      	cmp	r3, #0
 800f608:	d002      	beq.n	800f610 <_txe_thread_terminate+0x3c>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800f60a:	2313      	movs	r3, #19
 800f60c:	60fb      	str	r3, [r7, #12]
 800f60e:	e003      	b.n	800f618 <_txe_thread_terminate+0x44>
    }
    else
    {

        /* Call actual thread terminate function.  */
        status =  _tx_thread_terminate(thread_ptr);
 800f610:	6878      	ldr	r0, [r7, #4]
 800f612:	f7fe fbc9 	bl	800dda8 <_tx_thread_terminate>
 800f616:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800f618:	68fb      	ldr	r3, [r7, #12]
}
 800f61a:	4618      	mov	r0, r3
 800f61c:	3710      	adds	r7, #16
 800f61e:	46bd      	mov	sp, r7
 800f620:	bd80      	pop	{r7, pc}
 800f622:	bf00      	nop
 800f624:	54485244 	.word	0x54485244
 800f628:	2000000c 	.word	0x2000000c

0800f62c <_ux_host_stack_bandwidth_check>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_bandwidth_check(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b08e      	sub	sp, #56	@ 0x38
 800f630:	af00      	add	r7, sp, #0
 800f632:	6078      	str	r0, [r7, #4]
 800f634:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800f636:	2300      	movs	r3, #0
 800f638:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800f63a:	4a6a      	ldr	r2, [pc, #424]	@ (800f7e4 <_ux_host_stack_bandwidth_check+0x1b8>)
 800f63c:	f107 030c 	add.w	r3, r7, #12
 800f640:	ca07      	ldmia	r2, {r0, r1, r2}
 800f642:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800f646:	683b      	ldr	r3, [r7, #0]
 800f648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f64a:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800f64c:	683b      	ldr	r3, [r7, #0]
 800f64e:	69db      	ldr	r3, [r3, #28]
 800f650:	b29b      	uxth	r3, r3
 800f652:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f656:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800f658:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800f65a:	4613      	mov	r3, r2
 800f65c:	00db      	lsls	r3, r3, #3
 800f65e:	1a9b      	subs	r3, r3, r2
 800f660:	3305      	adds	r3, #5
 800f662:	4a61      	ldr	r2, [pc, #388]	@ (800f7e8 <_ux_host_stack_bandwidth_check+0x1bc>)
 800f664:	fb82 1203 	smull	r1, r2, r2, r3
 800f668:	17db      	asrs	r3, r3, #31
 800f66a:	1ad3      	subs	r3, r2, r3
 800f66c:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800f66e:	683b      	ldr	r3, [r7, #0]
 800f670:	699b      	ldr	r3, [r3, #24]
 800f672:	f003 0203 	and.w	r2, r3, #3
 800f676:	6a3b      	ldr	r3, [r7, #32]
 800f678:	6919      	ldr	r1, [r3, #16]
 800f67a:	4613      	mov	r3, r2
 800f67c:	005b      	lsls	r3, r3, #1
 800f67e:	4413      	add	r3, r2
 800f680:	3338      	adds	r3, #56	@ 0x38
 800f682:	443b      	add	r3, r7
 800f684:	440b      	add	r3, r1
 800f686:	3b2c      	subs	r3, #44	@ 0x2c
 800f688:	781b      	ldrb	r3, [r3, #0]
 800f68a:	461a      	mov	r2, r3
 800f68c:	69fb      	ldr	r3, [r7, #28]
 800f68e:	4413      	add	r3, r2
 800f690:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800f692:	69fb      	ldr	r3, [r7, #28]
 800f694:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800f696:	6a3b      	ldr	r3, [r7, #32]
 800f698:	691b      	ldr	r3, [r3, #16]
 800f69a:	2b02      	cmp	r3, #2
 800f69c:	d10a      	bne.n	800f6b4 <_ux_host_stack_bandwidth_check+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800f69e:	683b      	ldr	r3, [r7, #0]
 800f6a0:	69db      	ldr	r3, [r3, #28]
 800f6a2:	0adb      	lsrs	r3, r3, #11
 800f6a4:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800f6a8:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800f6aa:	b29b      	uxth	r3, r3
 800f6ac:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800f6ae:	fb12 f303 	smulbb	r3, r2, r3
 800f6b2:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f6be:	d017      	beq.n	800f6f0 <_ux_host_stack_bandwidth_check+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800f6c0:	6a3b      	ldr	r3, [r7, #32]
 800f6c2:	691b      	ldr	r3, [r3, #16]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d106      	bne.n	800f6d6 <_ux_host_stack_bandwidth_check+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 800f6c8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f6ca:	461a      	mov	r2, r3
 800f6cc:	0092      	lsls	r2, r2, #2
 800f6ce:	4413      	add	r3, r2
 800f6d0:	00db      	lsls	r3, r3, #3
 800f6d2:	867b      	strh	r3, [r7, #50]	@ 0x32
 800f6d4:	e018      	b.n	800f708 <_ux_host_stack_bandwidth_check+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 800f6d6:	6a3b      	ldr	r3, [r7, #32]
 800f6d8:	691b      	ldr	r3, [r3, #16]
 800f6da:	2b01      	cmp	r3, #1
 800f6dc:	d105      	bne.n	800f6ea <_ux_host_stack_bandwidth_check+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 800f6de:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f6e0:	461a      	mov	r2, r3
 800f6e2:	0092      	lsls	r2, r2, #2
 800f6e4:	4413      	add	r3, r2
 800f6e6:	867b      	strh	r3, [r7, #50]	@ 0x32
 800f6e8:	e00e      	b.n	800f708 <_ux_host_stack_bandwidth_check+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800f6ea:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f6ec:	867b      	strh	r3, [r7, #50]	@ 0x32
 800f6ee:	e00b      	b.n	800f708 <_ux_host_stack_bandwidth_check+0xdc>
        }
    }
    else        
    {

        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800f6f0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f6f2:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800f6f4:	6a3b      	ldr	r3, [r7, #32]
 800f6f6:	691b      	ldr	r3, [r3, #16]
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d103      	bne.n	800f704 <_ux_host_stack_bandwidth_check+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 800f6fc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f6fe:	00db      	lsls	r3, r3, #3
 800f700:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800f702:	e001      	b.n	800f708 <_ux_host_stack_bandwidth_check+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 800f704:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f706:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Do we have enough on the bus for this new endpoint?  */
    if (hcd -> ux_hcd_available_bandwidth < hcd_bandwidth_claimed)
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800f70e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800f710:	429a      	cmp	r2, r3
 800f712:	d206      	bcs.n	800f722 <_ux_host_stack_bandwidth_check+0xf6>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800f714:	2241      	movs	r2, #65	@ 0x41
 800f716:	2104      	movs	r1, #4
 800f718:	2002      	movs	r0, #2
 800f71a:	f001 ffed 	bl	80116f8 <_ux_system_error_handler>

        return(UX_NO_BANDWIDTH_AVAILABLE);
 800f71e:	2341      	movs	r3, #65	@ 0x41
 800f720:	e05c      	b.n	800f7dc <_ux_host_stack_bandwidth_check+0x1b0>
    }
    
    /* We need to take care of the case where the endpoint belongs to a USB 1.1 
       device that sits behind a 2.0 hub. We ignore cases where the device 
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 800f722:	6a3b      	ldr	r3, [r7, #32]
 800f724:	691b      	ldr	r3, [r3, #16]
 800f726:	2b02      	cmp	r3, #2
 800f728:	d005      	beq.n	800f736 <_ux_host_stack_bandwidth_check+0x10a>
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f734:	d001      	beq.n	800f73a <_ux_host_stack_bandwidth_check+0x10e>
    {

        /* The device is high speed, therefore no need for TT.  */
        return(UX_SUCCESS);
 800f736:	2300      	movs	r3, #0
 800f738:	e050      	b.n	800f7dc <_ux_host_stack_bandwidth_check+0x1b0>
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 800f73a:	6a3b      	ldr	r3, [r7, #32]
 800f73c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800f740:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 800f742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f744:	2b00      	cmp	r3, #0
 800f746:	d101      	bne.n	800f74c <_ux_host_stack_bandwidth_check+0x120>
    {

        /* We are at the root, this controller must support 1.1 then! */
        return(UX_SUCCESS);    
 800f748:	2300      	movs	r3, #0
 800f74a:	e047      	b.n	800f7dc <_ux_host_stack_bandwidth_check+0x1b0>

    /* We get here when the parent is a hub. The problem occurs when the hub is itself 
       connected to a chain of hubs. We need to find the first 2.0 hub parent to this 
       chain to check the TT. We need to remember the port on which the first 1.1 
       device is hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 800f74c:	6a3b      	ldr	r3, [r7, #32]
 800f74e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800f752:	3b01      	subs	r3, #1
 800f754:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 800f756:	e03d      	b.n	800f7d4 <_ux_host_stack_bandwidth_check+0x1a8>
    {

        /* Determine if the device is high speed.  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800f758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f75a:	691b      	ldr	r3, [r3, #16]
 800f75c:	2b02      	cmp	r3, #2
 800f75e:	d130      	bne.n	800f7c2 <_ux_host_stack_bandwidth_check+0x196>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port 
               mapping bit.  */
            port_map = (ULONG)(1 << port_index);
 800f760:	2201      	movs	r2, #1
 800f762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f764:	fa02 f303 	lsl.w	r3, r2, r3
 800f768:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.  */
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800f76a:	2300      	movs	r3, #0
 800f76c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f76e:	e01e      	b.n	800f7ae <_ux_host_stack_bandwidth_check+0x182>
            {

                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800f770:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f774:	3323      	adds	r3, #35	@ 0x23
 800f776:	00db      	lsls	r3, r3, #3
 800f778:	4413      	add	r3, r2
 800f77a:	685a      	ldr	r2, [r3, #4]
 800f77c:	69bb      	ldr	r3, [r7, #24]
 800f77e:	4013      	ands	r3, r2
 800f780:	2b00      	cmp	r3, #0
 800f782:	d011      	beq.n	800f7a8 <_ux_host_stack_bandwidth_check+0x17c>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    if (parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth < tt_bandwidth_claimed)
 800f784:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f788:	3323      	adds	r3, #35	@ 0x23
 800f78a:	00db      	lsls	r3, r3, #3
 800f78c:	4413      	add	r3, r2
 800f78e:	689a      	ldr	r2, [r3, #8]
 800f790:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f792:	429a      	cmp	r2, r3
 800f794:	d206      	bcs.n	800f7a4 <_ux_host_stack_bandwidth_check+0x178>

                        /* If trace is enabled, insert this event into the trace buffer.  */
                        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

                        /* Error trap. */
                        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800f796:	2241      	movs	r2, #65	@ 0x41
 800f798:	2104      	movs	r1, #4
 800f79a:	2002      	movs	r0, #2
 800f79c:	f001 ffac 	bl	80116f8 <_ux_system_error_handler>

                        return(UX_NO_BANDWIDTH_AVAILABLE);
 800f7a0:	2341      	movs	r3, #65	@ 0x41
 800f7a2:	e01b      	b.n	800f7dc <_ux_host_stack_bandwidth_check+0x1b0>
                    }
                                            
                    else
                        return(UX_SUCCESS);
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	e019      	b.n	800f7dc <_ux_host_stack_bandwidth_check+0x1b0>
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800f7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7aa:	3301      	adds	r3, #1
 800f7ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800f7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7b0:	2b07      	cmp	r3, #7
 800f7b2:	d9dd      	bls.n	800f770 <_ux_host_stack_bandwidth_check+0x144>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800f7b4:	2241      	movs	r2, #65	@ 0x41
 800f7b6:	2104      	movs	r1, #4
 800f7b8:	2002      	movs	r0, #2
 800f7ba:	f001 ff9d 	bl	80116f8 <_ux_system_error_handler>

            /* We should never get here !!!!! */
            return(UX_NO_BANDWIDTH_AVAILABLE);
 800f7be:	2341      	movs	r3, #65	@ 0x41
 800f7c0:	e00c      	b.n	800f7dc <_ux_host_stack_bandwidth_check+0x1b0>
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 800f7c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7c4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800f7c8:	3b01      	subs	r3, #1
 800f7ca:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 800f7cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7ce:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800f7d2:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 800f7d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d1be      	bne.n	800f758 <_ux_host_stack_bandwidth_check+0x12c>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got to the root port.  */
    return(UX_SUCCESS);
 800f7da:	2300      	movs	r3, #0
}
 800f7dc:	4618      	mov	r0, r3
 800f7de:	3738      	adds	r7, #56	@ 0x38
 800f7e0:	46bd      	mov	sp, r7
 800f7e2:	bd80      	pop	{r7, pc}
 800f7e4:	08018b44 	.word	0x08018b44
 800f7e8:	2aaaaaab 	.word	0x2aaaaaab

0800f7ec <_ux_host_stack_bandwidth_claim>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_bandwidth_claim(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800f7ec:	b480      	push	{r7}
 800f7ee:	b08f      	sub	sp, #60	@ 0x3c
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	6078      	str	r0, [r7, #4]
 800f7f4:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800f7fa:	4a61      	ldr	r2, [pc, #388]	@ (800f980 <_ux_host_stack_bandwidth_claim+0x194>)
 800f7fc:	f107 030c 	add.w	r3, r7, #12
 800f800:	ca07      	ldmia	r2, {r0, r1, r2}
 800f802:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f80a:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800f80c:	683b      	ldr	r3, [r7, #0]
 800f80e:	69db      	ldr	r3, [r3, #28]
 800f810:	b29b      	uxth	r3, r3
 800f812:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f816:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800f818:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800f81a:	4613      	mov	r3, r2
 800f81c:	00db      	lsls	r3, r3, #3
 800f81e:	1a9b      	subs	r3, r3, r2
 800f820:	3305      	adds	r3, #5
 800f822:	4a58      	ldr	r2, [pc, #352]	@ (800f984 <_ux_host_stack_bandwidth_claim+0x198>)
 800f824:	fb82 1203 	smull	r1, r2, r2, r3
 800f828:	17db      	asrs	r3, r3, #31
 800f82a:	1ad3      	subs	r3, r2, r3
 800f82c:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	699b      	ldr	r3, [r3, #24]
 800f832:	f003 0203 	and.w	r2, r3, #3
 800f836:	6a3b      	ldr	r3, [r7, #32]
 800f838:	6919      	ldr	r1, [r3, #16]
 800f83a:	4613      	mov	r3, r2
 800f83c:	005b      	lsls	r3, r3, #1
 800f83e:	4413      	add	r3, r2
 800f840:	3338      	adds	r3, #56	@ 0x38
 800f842:	443b      	add	r3, r7
 800f844:	440b      	add	r3, r1
 800f846:	3b2c      	subs	r3, #44	@ 0x2c
 800f848:	781b      	ldrb	r3, [r3, #0]
 800f84a:	461a      	mov	r2, r3
 800f84c:	69fb      	ldr	r3, [r7, #28]
 800f84e:	4413      	add	r3, r2
 800f850:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800f852:	69fb      	ldr	r3, [r7, #28]
 800f854:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800f856:	6a3b      	ldr	r3, [r7, #32]
 800f858:	691b      	ldr	r3, [r3, #16]
 800f85a:	2b02      	cmp	r3, #2
 800f85c:	d10a      	bne.n	800f874 <_ux_host_stack_bandwidth_claim+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	69db      	ldr	r3, [r3, #28]
 800f862:	0adb      	lsrs	r3, r3, #11
 800f864:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800f868:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800f86a:	b29b      	uxth	r3, r3
 800f86c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800f86e:	fb12 f303 	smulbb	r3, r2, r3
 800f872:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f87a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f87e:	d017      	beq.n	800f8b0 <_ux_host_stack_bandwidth_claim+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800f880:	6a3b      	ldr	r3, [r7, #32]
 800f882:	691b      	ldr	r3, [r3, #16]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d106      	bne.n	800f896 <_ux_host_stack_bandwidth_claim+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 800f888:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f88a:	461a      	mov	r2, r3
 800f88c:	0092      	lsls	r2, r2, #2
 800f88e:	4413      	add	r3, r2
 800f890:	00db      	lsls	r3, r3, #3
 800f892:	867b      	strh	r3, [r7, #50]	@ 0x32
 800f894:	e018      	b.n	800f8c8 <_ux_host_stack_bandwidth_claim+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 800f896:	6a3b      	ldr	r3, [r7, #32]
 800f898:	691b      	ldr	r3, [r3, #16]
 800f89a:	2b01      	cmp	r3, #1
 800f89c:	d105      	bne.n	800f8aa <_ux_host_stack_bandwidth_claim+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 800f89e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f8a0:	461a      	mov	r2, r3
 800f8a2:	0092      	lsls	r2, r2, #2
 800f8a4:	4413      	add	r3, r2
 800f8a6:	867b      	strh	r3, [r7, #50]	@ 0x32
 800f8a8:	e00e      	b.n	800f8c8 <_ux_host_stack_bandwidth_claim+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800f8aa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f8ac:	867b      	strh	r3, [r7, #50]	@ 0x32
 800f8ae:	e00b      	b.n	800f8c8 <_ux_host_stack_bandwidth_claim+0xdc>
        }
    }
    else        
    {

        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800f8b0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f8b2:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800f8b4:	6a3b      	ldr	r3, [r7, #32]
 800f8b6:	691b      	ldr	r3, [r3, #16]
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d103      	bne.n	800f8c4 <_ux_host_stack_bandwidth_claim+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 800f8bc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f8be:	00db      	lsls	r3, r3, #3
 800f8c0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800f8c2:	e001      	b.n	800f8c8 <_ux_host_stack_bandwidth_claim+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 800f8c4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f8c6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Allocate the HCD bandwidth, since it's already checked by _bandwidth_check.  */
    hcd -> ux_hcd_available_bandwidth -=  hcd_bandwidth_claimed;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800f8ce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800f8d0:	1ad2      	subs	r2, r2, r3
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* We need to take care of the case where the endpoint belongs to a USB 1.1
       device that sits behind a 2.0 hub. We ignore cases where the device
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 800f8d8:	6a3b      	ldr	r3, [r7, #32]
 800f8da:	691b      	ldr	r3, [r3, #16]
 800f8dc:	2b02      	cmp	r3, #2
 800f8de:	d047      	beq.n	800f970 <_ux_host_stack_bandwidth_claim+0x184>
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f8e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f8ea:	d141      	bne.n	800f970 <_ux_host_stack_bandwidth_claim+0x184>
        /* The device is high speed, therefore no need for TT.  */
        return;
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 800f8ec:	6a3b      	ldr	r3, [r7, #32]
 800f8ee:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800f8f2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 800f8f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d03c      	beq.n	800f974 <_ux_host_stack_bandwidth_claim+0x188>

    /* We get here when the parent is a hub. The problem occurs when the hub is 
       itself connected to a chain of hubs. We need to find the first 2.0 hub 
       parent to this chain to check the TT. We need to remember the port on 
       which the first 1.1 device is hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 800f8fa:	6a3b      	ldr	r3, [r7, #32]
 800f8fc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800f900:	3b01      	subs	r3, #1
 800f902:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 800f904:	e030      	b.n	800f968 <_ux_host_stack_bandwidth_claim+0x17c>
    {

        /* Is the device high speed?  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800f906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f908:	691b      	ldr	r3, [r3, #16]
 800f90a:	2b02      	cmp	r3, #2
 800f90c:	d123      	bne.n	800f956 <_ux_host_stack_bandwidth_claim+0x16a>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port 
               mapping bit.  */
            port_map =  (ULONG)(1 << port_index);
 800f90e:	2201      	movs	r2, #1
 800f910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f912:	fa02 f303 	lsl.w	r3, r2, r3
 800f916:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.
               Since we confirmed exist of TT in previous _check,
               just do while loop here.
             */
            tt_index = 0;
 800f918:	2300      	movs	r3, #0
 800f91a:	627b      	str	r3, [r7, #36]	@ 0x24
            while(1)
            {
                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800f91c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f920:	3323      	adds	r3, #35	@ 0x23
 800f922:	00db      	lsls	r3, r3, #3
 800f924:	4413      	add	r3, r2
 800f926:	685a      	ldr	r2, [r3, #4]
 800f928:	69bb      	ldr	r3, [r7, #24]
 800f92a:	4013      	ands	r3, r2
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d00e      	beq.n	800f94e <_ux_host_stack_bandwidth_claim+0x162>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth -=  tt_bandwidth_claimed;
 800f930:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f934:	3323      	adds	r3, #35	@ 0x23
 800f936:	00db      	lsls	r3, r3, #3
 800f938:	4413      	add	r3, r2
 800f93a:	689a      	ldr	r2, [r3, #8]
 800f93c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f93e:	1ad2      	subs	r2, r2, r3
 800f940:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f944:	3323      	adds	r3, #35	@ 0x23
 800f946:	00db      	lsls	r3, r3, #3
 800f948:	440b      	add	r3, r1
 800f94a:	609a      	str	r2, [r3, #8]
                    return;
 800f94c:	e013      	b.n	800f976 <_ux_host_stack_bandwidth_claim+0x18a>
                }

                /* Try next index.  */
                tt_index ++;
 800f94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f950:	3301      	adds	r3, #1
 800f952:	627b      	str	r3, [r7, #36]	@ 0x24
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800f954:	e7e2      	b.n	800f91c <_ux_host_stack_bandwidth_claim+0x130>
            }
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 800f956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f958:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800f95c:	3b01      	subs	r3, #1
 800f95e:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 800f960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f962:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800f966:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 800f968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d1cb      	bne.n	800f906 <_ux_host_stack_bandwidth_claim+0x11a>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got
       to the root port.  */
    return;
 800f96e:	e002      	b.n	800f976 <_ux_host_stack_bandwidth_claim+0x18a>
        return;
 800f970:	bf00      	nop
 800f972:	e000      	b.n	800f976 <_ux_host_stack_bandwidth_claim+0x18a>
        return;
 800f974:	bf00      	nop
}
 800f976:	373c      	adds	r7, #60	@ 0x3c
 800f978:	46bd      	mov	sp, r7
 800f97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f97e:	4770      	bx	lr
 800f980:	08018b50 	.word	0x08018b50
 800f984:	2aaaaaab 	.word	0x2aaaaaab

0800f988 <_ux_host_stack_bandwidth_release>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_bandwidth_release(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800f988:	b480      	push	{r7}
 800f98a:	b08f      	sub	sp, #60	@ 0x3c
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
 800f990:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800f992:	2300      	movs	r3, #0
 800f994:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800f996:	4a63      	ldr	r2, [pc, #396]	@ (800fb24 <_ux_host_stack_bandwidth_release+0x19c>)
 800f998:	f107 030c 	add.w	r3, r7, #12
 800f99c:	ca07      	ldmia	r2, {r0, r1, r2}
 800f99e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800f9a2:	683b      	ldr	r3, [r7, #0]
 800f9a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f9a6:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	69db      	ldr	r3, [r3, #28]
 800f9ac:	b29b      	uxth	r3, r3
 800f9ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f9b2:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800f9b4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800f9b6:	4613      	mov	r3, r2
 800f9b8:	00db      	lsls	r3, r3, #3
 800f9ba:	1a9b      	subs	r3, r3, r2
 800f9bc:	3305      	adds	r3, #5
 800f9be:	4a5a      	ldr	r2, [pc, #360]	@ (800fb28 <_ux_host_stack_bandwidth_release+0x1a0>)
 800f9c0:	fb82 1203 	smull	r1, r2, r2, r3
 800f9c4:	17db      	asrs	r3, r3, #31
 800f9c6:	1ad3      	subs	r3, r2, r3
 800f9c8:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	699b      	ldr	r3, [r3, #24]
 800f9ce:	f003 0203 	and.w	r2, r3, #3
 800f9d2:	6a3b      	ldr	r3, [r7, #32]
 800f9d4:	6919      	ldr	r1, [r3, #16]
 800f9d6:	4613      	mov	r3, r2
 800f9d8:	005b      	lsls	r3, r3, #1
 800f9da:	4413      	add	r3, r2
 800f9dc:	3338      	adds	r3, #56	@ 0x38
 800f9de:	443b      	add	r3, r7
 800f9e0:	440b      	add	r3, r1
 800f9e2:	3b2c      	subs	r3, #44	@ 0x2c
 800f9e4:	781b      	ldrb	r3, [r3, #0]
 800f9e6:	461a      	mov	r2, r3
 800f9e8:	69fb      	ldr	r3, [r7, #28]
 800f9ea:	4413      	add	r3, r2
 800f9ec:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800f9ee:	69fb      	ldr	r3, [r7, #28]
 800f9f0:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800f9f2:	6a3b      	ldr	r3, [r7, #32]
 800f9f4:	691b      	ldr	r3, [r3, #16]
 800f9f6:	2b02      	cmp	r3, #2
 800f9f8:	d10a      	bne.n	800fa10 <_ux_host_stack_bandwidth_release+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	69db      	ldr	r3, [r3, #28]
 800f9fe:	0adb      	lsrs	r3, r3, #11
 800fa00:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800fa04:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800fa06:	b29b      	uxth	r3, r3
 800fa08:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800fa0a:	fb12 f303 	smulbb	r3, r2, r3
 800fa0e:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa1a:	d017      	beq.n	800fa4c <_ux_host_stack_bandwidth_release+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800fa1c:	6a3b      	ldr	r3, [r7, #32]
 800fa1e:	691b      	ldr	r3, [r3, #16]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d106      	bne.n	800fa32 <_ux_host_stack_bandwidth_release+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 800fa24:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fa26:	461a      	mov	r2, r3
 800fa28:	0092      	lsls	r2, r2, #2
 800fa2a:	4413      	add	r3, r2
 800fa2c:	00db      	lsls	r3, r3, #3
 800fa2e:	867b      	strh	r3, [r7, #50]	@ 0x32
 800fa30:	e018      	b.n	800fa64 <_ux_host_stack_bandwidth_release+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 800fa32:	6a3b      	ldr	r3, [r7, #32]
 800fa34:	691b      	ldr	r3, [r3, #16]
 800fa36:	2b01      	cmp	r3, #1
 800fa38:	d105      	bne.n	800fa46 <_ux_host_stack_bandwidth_release+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 800fa3a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fa3c:	461a      	mov	r2, r3
 800fa3e:	0092      	lsls	r2, r2, #2
 800fa40:	4413      	add	r3, r2
 800fa42:	867b      	strh	r3, [r7, #50]	@ 0x32
 800fa44:	e00e      	b.n	800fa64 <_ux_host_stack_bandwidth_release+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800fa46:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fa48:	867b      	strh	r3, [r7, #50]	@ 0x32
 800fa4a:	e00b      	b.n	800fa64 <_ux_host_stack_bandwidth_release+0xdc>
        }
    }
    else        
    {
 
        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800fa4c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fa4e:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800fa50:	6a3b      	ldr	r3, [r7, #32]
 800fa52:	691b      	ldr	r3, [r3, #16]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d103      	bne.n	800fa60 <_ux_host_stack_bandwidth_release+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 800fa58:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fa5a:	00db      	lsls	r3, r3, #3
 800fa5c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800fa5e:	e001      	b.n	800fa64 <_ux_host_stack_bandwidth_release+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 800fa60:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fa62:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Free the HCD bandwidth.  */
    hcd -> ux_hcd_available_bandwidth +=  hcd_bandwidth_claimed;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800fa6a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800fa6c:	441a      	add	r2, r3
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* We need to take care of the case where the endpoint belongs to a USB 1.1
       device that sits behind a 2.0 hub. We ignore cases where the device
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 800fa74:	6a3b      	ldr	r3, [r7, #32]
 800fa76:	691b      	ldr	r3, [r3, #16]
 800fa78:	2b02      	cmp	r3, #2
 800fa7a:	d04b      	beq.n	800fb14 <_ux_host_stack_bandwidth_release+0x18c>
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa86:	d145      	bne.n	800fb14 <_ux_host_stack_bandwidth_release+0x18c>
        /* The device is high speed, therefore no need for TT.  */
        return;
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 800fa88:	6a3b      	ldr	r3, [r7, #32]
 800fa8a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800fa8e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 800fa90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d040      	beq.n	800fb18 <_ux_host_stack_bandwidth_release+0x190>

    /* We get here when the parent is a hub. The problem occurs when the hub is itself 
       connected to a chain of hubs. We need to find the first 2.0 hub parent to this chain 
       to check the TT. We need to remember the port on which the first 1.1 device is 
       hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 800fa96:	6a3b      	ldr	r3, [r7, #32]
 800fa98:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800fa9c:	3b01      	subs	r3, #1
 800fa9e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 800faa0:	e034      	b.n	800fb0c <_ux_host_stack_bandwidth_release+0x184>
    {

        /* Check for a high speed device.  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800faa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800faa4:	691b      	ldr	r3, [r3, #16]
 800faa6:	2b02      	cmp	r3, #2
 800faa8:	d127      	bne.n	800fafa <_ux_host_stack_bandwidth_release+0x172>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port mapping bit.  */
            port_map =  (ULONG)(1 << port_index);
 800faaa:	2201      	movs	r2, #1
 800faac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800faae:	fa02 f303 	lsl.w	r3, r2, r3
 800fab2:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.  */
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800fab4:	2300      	movs	r3, #0
 800fab6:	627b      	str	r3, [r7, #36]	@ 0x24
 800fab8:	e01b      	b.n	800faf2 <_ux_host_stack_bandwidth_release+0x16a>
            {

                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800faba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fabc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fabe:	3323      	adds	r3, #35	@ 0x23
 800fac0:	00db      	lsls	r3, r3, #3
 800fac2:	4413      	add	r3, r2
 800fac4:	685a      	ldr	r2, [r3, #4]
 800fac6:	69bb      	ldr	r3, [r7, #24]
 800fac8:	4013      	ands	r3, r2
 800faca:	2b00      	cmp	r3, #0
 800facc:	d00e      	beq.n	800faec <_ux_host_stack_bandwidth_release+0x164>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth +=  tt_bandwidth_claimed;
 800face:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fad2:	3323      	adds	r3, #35	@ 0x23
 800fad4:	00db      	lsls	r3, r3, #3
 800fad6:	4413      	add	r3, r2
 800fad8:	689a      	ldr	r2, [r3, #8]
 800fada:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fadc:	441a      	add	r2, r3
 800fade:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800fae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fae2:	3323      	adds	r3, #35	@ 0x23
 800fae4:	00db      	lsls	r3, r3, #3
 800fae6:	440b      	add	r3, r1
 800fae8:	609a      	str	r2, [r3, #8]
                    return;
 800faea:	e016      	b.n	800fb1a <_ux_host_stack_bandwidth_release+0x192>
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800faec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faee:	3301      	adds	r3, #1
 800faf0:	627b      	str	r3, [r7, #36]	@ 0x24
 800faf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faf4:	2b07      	cmp	r3, #7
 800faf6:	d9e0      	bls.n	800faba <_ux_host_stack_bandwidth_release+0x132>
                }
            }

            /* We should never get here!!!!! */
            return;
 800faf8:	e00f      	b.n	800fb1a <_ux_host_stack_bandwidth_release+0x192>
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 800fafa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fafc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800fb00:	3b01      	subs	r3, #1
 800fb02:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 800fb04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb06:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800fb0a:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 800fb0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d1c7      	bne.n	800faa2 <_ux_host_stack_bandwidth_release+0x11a>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got
       to the root port.  */
    return;
 800fb12:	e002      	b.n	800fb1a <_ux_host_stack_bandwidth_release+0x192>
        return;
 800fb14:	bf00      	nop
 800fb16:	e000      	b.n	800fb1a <_ux_host_stack_bandwidth_release+0x192>
        return;
 800fb18:	bf00      	nop
}
 800fb1a:	373c      	adds	r7, #60	@ 0x3c
 800fb1c:	46bd      	mov	sp, r7
 800fb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb22:	4770      	bx	lr
 800fb24:	08018b5c 	.word	0x08018b5c
 800fb28:	2aaaaaab 	.word	0x2aaaaaab

0800fb2c <_ux_host_stack_class_call>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_HOST_CLASS  *_ux_host_stack_class_call(UX_HOST_CLASS_COMMAND *class_command)
{
 800fb2c:	b580      	push	{r7, lr}
 800fb2e:	b086      	sub	sp, #24
 800fb30:	af00      	add	r7, sp, #0
 800fb32:	6078      	str	r0, [r7, #4]

UINT            status = UX_NO_CLASS_MATCH;
 800fb34:	2357      	movs	r3, #87	@ 0x57
 800fb36:	60fb      	str	r3, [r7, #12]
#if UX_MAX_CLASS_DRIVER > 1
ULONG           class_index;
#endif

    /* Start from the 1st registered classes with USBX.  */
    class_inst =  _ux_system_host -> ux_system_host_class_array;
 800fb38:	4b12      	ldr	r3, [pc, #72]	@ (800fb84 <_ux_host_stack_class_call+0x58>)
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	685b      	ldr	r3, [r3, #4]
 800fb3e:	617b      	str	r3, [r7, #20]

    /* Parse all the class drivers.  */
#if UX_MAX_CLASS_DRIVER > 1
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800fb40:	2300      	movs	r3, #0
 800fb42:	613b      	str	r3, [r7, #16]
 800fb44:	e013      	b.n	800fb6e <_ux_host_stack_class_call+0x42>
    {
#endif

        /* Check if this class driver is used.  */
        if (class_inst -> ux_host_class_status == UX_USED)
 800fb46:	697b      	ldr	r3, [r7, #20]
 800fb48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb4a:	2b01      	cmp	r3, #1
 800fb4c:	d109      	bne.n	800fb62 <_ux_host_stack_class_call+0x36>
        {

            /* We have found a potential candidate. Call this registered class entry function.  */
            status = class_inst -> ux_host_class_entry_function(class_command);
 800fb4e:	697b      	ldr	r3, [r7, #20]
 800fb50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fb52:	6878      	ldr	r0, [r7, #4]
 800fb54:	4798      	blx	r3
 800fb56:	60f8      	str	r0, [r7, #12]

            /* The status tells us if the registered class wants to own this class.  */
            if (status == UX_SUCCESS)
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d101      	bne.n	800fb62 <_ux_host_stack_class_call+0x36>
            {

                /* Yes, return this class pointer.  */
                return(class_inst); 
 800fb5e:	697b      	ldr	r3, [r7, #20]
 800fb60:	e00c      	b.n	800fb7c <_ux_host_stack_class_call+0x50>
            }
        }    
#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next registered class. */
        class_inst ++;
 800fb62:	697b      	ldr	r3, [r7, #20]
 800fb64:	3358      	adds	r3, #88	@ 0x58
 800fb66:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800fb68:	693b      	ldr	r3, [r7, #16]
 800fb6a:	3301      	adds	r3, #1
 800fb6c:	613b      	str	r3, [r7, #16]
 800fb6e:	4b05      	ldr	r3, [pc, #20]	@ (800fb84 <_ux_host_stack_class_call+0x58>)
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	693a      	ldr	r2, [r7, #16]
 800fb76:	429a      	cmp	r2, r3
 800fb78:	d3e5      	bcc.n	800fb46 <_ux_host_stack_class_call+0x1a>
    }
#endif

    /* There is no driver who want to own this class!  */
    return(UX_NULL);
 800fb7a:	2300      	movs	r3, #0
}
 800fb7c:	4618      	mov	r0, r3
 800fb7e:	3718      	adds	r7, #24
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}
 800fb84:	20015fc4 	.word	0x20015fc4

0800fb88 <_ux_host_stack_class_device_scan>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_device_scan(UX_DEVICE *device)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b092      	sub	sp, #72	@ 0x48
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]
#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_DISABLE)

UINT                        status;
UX_HOST_CLASS               *class_inst = UX_NULL;
 800fb90:	2300      	movs	r3, #0
 800fb92:	647b      	str	r3, [r7, #68]	@ 0x44
UX_HOST_CLASS_COMMAND       class_command;

    /* Perform the command initialization.  */
    class_command.ux_host_class_command_request      =   UX_HOST_CLASS_COMMAND_QUERY;
 800fb94:	2301      	movs	r3, #1
 800fb96:	60fb      	str	r3, [r7, #12]
    class_command.ux_host_class_command_container    =   (VOID *) device;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	613b      	str	r3, [r7, #16]
    class_command.ux_host_class_command_vid          =   device -> ux_device_descriptor.idVendor;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fba0:	623b      	str	r3, [r7, #32]
    class_command.ux_host_class_command_pid          =   device -> ux_device_descriptor.idProduct;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fba6:	61fb      	str	r3, [r7, #28]
    class_command.ux_host_class_command_class        =   device -> ux_device_descriptor.bDeviceClass;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fbac:	627b      	str	r3, [r7, #36]	@ 0x24
    class_command.ux_host_class_command_subclass     =   device -> ux_device_descriptor.bDeviceSubClass;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fbb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    class_command.ux_host_class_command_protocol     =   device -> ux_device_descriptor.bDeviceProtocol;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fbb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    class_command.ux_host_class_command_iad_class    =   0;
 800fbba:	2300      	movs	r3, #0
 800fbbc:	633b      	str	r3, [r7, #48]	@ 0x30
    class_command.ux_host_class_command_iad_subclass =   0;
 800fbbe:	2300      	movs	r3, #0
 800fbc0:	637b      	str	r3, [r7, #52]	@ 0x34
    class_command.ux_host_class_command_iad_protocol =   0;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	63bb      	str	r3, [r7, #56]	@ 0x38

#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_VIDPID_DISABLE)
    /* We start with the PID/VID for this device.  */
    class_command.ux_host_class_command_usage =  UX_HOST_CLASS_COMMAND_USAGE_PIDVID;
 800fbc6:	2301      	movs	r3, #1
 800fbc8:	61bb      	str	r3, [r7, #24]
    class_inst =  _ux_host_stack_class_call(&class_command);
 800fbca:	f107 030c 	add.w	r3, r7, #12
 800fbce:	4618      	mov	r0, r3
 800fbd0:	f7ff ffac 	bl	800fb2c <_ux_host_stack_class_call>
 800fbd4:	6478      	str	r0, [r7, #68]	@ 0x44
#endif

#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_DCSP_DISABLE)
    /* On return, either we have found a class or the device is still an orphan.  */
    if (class_inst == UX_NULL)
 800fbd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d107      	bne.n	800fbec <_ux_host_stack_class_device_scan+0x64>
    {

        /* It the PID/VID did not work, we continue looking for the Class\Subclass\Protocol match. */  
        class_command.ux_host_class_command_usage        =   UX_HOST_CLASS_COMMAND_USAGE_DCSP;
 800fbdc:	2303      	movs	r3, #3
 800fbde:	61bb      	str	r3, [r7, #24]
        class_inst =  _ux_host_stack_class_call(&class_command);
 800fbe0:	f107 030c 	add.w	r3, r7, #12
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	f7ff ffa1 	bl	800fb2c <_ux_host_stack_class_call>
 800fbea:	6478      	str	r0, [r7, #68]	@ 0x44

    }
#endif

    /* On return, either we have found a class or the device is still an orphan.  */
    if (class_inst != UX_NULL)
 800fbec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d010      	beq.n	800fc14 <_ux_host_stack_class_device_scan+0x8c>
    {

        device -> ux_device_class =  class_inst;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fbf6:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Activation may take time, run as state machine.  */
        status = UX_SUCCESS;
        return(status);
#else
        class_command.ux_host_class_command_class_ptr =  class_inst;
 800fbf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        class_command.ux_host_class_command_request =  UX_HOST_CLASS_COMMAND_ACTIVATE;
 800fbfc:	2302      	movs	r3, #2
 800fbfe:	60fb      	str	r3, [r7, #12]
        status =  device -> ux_device_class ->  ux_host_class_entry_function(&class_command);
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc06:	f107 020c 	add.w	r2, r7, #12
 800fc0a:	4610      	mov	r0, r2
 800fc0c:	4798      	blx	r3
 800fc0e:	6438      	str	r0, [r7, #64]	@ 0x40

        /* Return result of activation.  */
        return(status);
 800fc10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc12:	e000      	b.n	800fc16 <_ux_host_stack_class_device_scan+0x8e>
    }

#endif

    /* Return an error.  */
    return(UX_NO_CLASS_MATCH);
 800fc14:	2357      	movs	r3, #87	@ 0x57
}
 800fc16:	4618      	mov	r0, r3
 800fc18:	3748      	adds	r7, #72	@ 0x48
 800fc1a:	46bd      	mov	sp, r7
 800fc1c:	bd80      	pop	{r7, pc}
	...

0800fc20 <_ux_host_stack_class_get>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_get(UCHAR *class_name, UX_HOST_CLASS **host_class)
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b086      	sub	sp, #24
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	6078      	str	r0, [r7, #4]
 800fc28:	6039      	str	r1, [r7, #0]

UX_HOST_CLASS       *class_ptr;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT                status;
UINT                class_name_length =  0;
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	60bb      	str	r3, [r7, #8]
ULONG               class_index;
#endif

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 800fc2e:	f107 0308 	add.w	r3, r7, #8
 800fc32:	223f      	movs	r2, #63	@ 0x3f
 800fc34:	4619      	mov	r1, r3
 800fc36:	6878      	ldr	r0, [r7, #4]
 800fc38:	f002 f9e5 	bl	8012006 <_ux_utility_string_length_check>
 800fc3c:	60f8      	str	r0, [r7, #12]
    if (status)
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d001      	beq.n	800fc48 <_ux_host_stack_class_get+0x28>
        return(status);
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	e026      	b.n	800fc96 <_ux_host_stack_class_get+0x76>
#endif

    /* Get first class.  */
    class_ptr =  _ux_system_host -> ux_system_host_class_array;
 800fc48:	4b15      	ldr	r3, [pc, #84]	@ (800fca0 <_ux_host_stack_class_get+0x80>)
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	685b      	ldr	r3, [r3, #4]
 800fc4e:	617b      	str	r3, [r7, #20]

#if UX_MAX_CLASS_DRIVER > 1
    /* We need to parse the class driver table.  */
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800fc50:	2300      	movs	r3, #0
 800fc52:	613b      	str	r3, [r7, #16]
 800fc54:	e018      	b.n	800fc88 <_ux_host_stack_class_get+0x68>
    {
#endif

        /* Check if this class is already being used. */
        if (class_ptr -> ux_host_class_status == UX_USED)
 800fc56:	697b      	ldr	r3, [r7, #20]
 800fc58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc5a:	2b01      	cmp	r3, #1
 800fc5c:	d10e      	bne.n	800fc7c <_ux_host_stack_class_get+0x5c>
        {

            /* We have found a container. Check if this is the one we need (compare including null-terminator).  */
            if (ux_utility_name_match(class_ptr -> ux_host_class_name, class_name, class_name_length + 1))
 800fc5e:	6978      	ldr	r0, [r7, #20]
 800fc60:	68bb      	ldr	r3, [r7, #8]
 800fc62:	3301      	adds	r3, #1
 800fc64:	461a      	mov	r2, r3
 800fc66:	6879      	ldr	r1, [r7, #4]
 800fc68:	f001 ffa6 	bl	8011bb8 <_ux_utility_memory_compare>
 800fc6c:	4603      	mov	r3, r0
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d104      	bne.n	800fc7c <_ux_host_stack_class_get+0x5c>
            {           

                /* The class container was found. Update the pointer to the class container for the caller.  */
                *host_class =  class_ptr;
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	697a      	ldr	r2, [r7, #20]
 800fc76:	601a      	str	r2, [r3, #0]

                /* Return success.  */
                return(UX_SUCCESS);
 800fc78:	2300      	movs	r3, #0
 800fc7a:	e00c      	b.n	800fc96 <_ux_host_stack_class_get+0x76>
            }
        }

#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_ptr++;
 800fc7c:	697b      	ldr	r3, [r7, #20]
 800fc7e:	3358      	adds	r3, #88	@ 0x58
 800fc80:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800fc82:	693b      	ldr	r3, [r7, #16]
 800fc84:	3301      	adds	r3, #1
 800fc86:	613b      	str	r3, [r7, #16]
 800fc88:	4b05      	ldr	r3, [pc, #20]	@ (800fca0 <_ux_host_stack_class_get+0x80>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	693a      	ldr	r2, [r7, #16]
 800fc90:	429a      	cmp	r2, r3
 800fc92:	d3e0      	bcc.n	800fc56 <_ux_host_stack_class_get+0x36>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_UNKNOWN, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* This class does not exist, return an error.  */    
    return(UX_HOST_CLASS_UNKNOWN);
 800fc94:	2359      	movs	r3, #89	@ 0x59
}
 800fc96:	4618      	mov	r0, r3
 800fc98:	3718      	adds	r7, #24
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	bd80      	pop	{r7, pc}
 800fc9e:	bf00      	nop
 800fca0:	20015fc4 	.word	0x20015fc4

0800fca4 <_ux_host_stack_class_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_instance_create(UX_HOST_CLASS *host_class, VOID *class_instance)
{
 800fca4:	b480      	push	{r7}
 800fca6:	b085      	sub	sp, #20
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
 800fcac:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_CLASS_INSTANCE, class_instance, 0, 0, 0)

    /* Start with the first class instance attached to the class container.  */
    current_class_instance =  host_class -> ux_host_class_first_instance;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fcb2:	60fb      	str	r3, [r7, #12]
    
    /* Check if there are any instances attached.  */
    if (current_class_instance == UX_NULL)
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d107      	bne.n	800fcca <_ux_host_stack_class_instance_create+0x26>
    {

        /* Since it is the first class, attach it to the class container.  */
        host_class -> ux_host_class_first_instance =  class_instance;
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	683a      	ldr	r2, [r7, #0]
 800fcbe:	649a      	str	r2, [r3, #72]	@ 0x48

        /* Return successful completion.  */
        return(UX_SUCCESS);
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	e00a      	b.n	800fcda <_ux_host_stack_class_instance_create+0x36>
    /* Traverse the list of the class instances until we find the last class.  */        
    while (*current_class_instance != UX_NULL)
    {

        /* Point to the next class instance.  */
        current_class_instance =  *current_class_instance;
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	60fb      	str	r3, [r7, #12]
    while (*current_class_instance != UX_NULL)
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d1f8      	bne.n	800fcc4 <_ux_host_stack_class_instance_create+0x20>
    }

    /* We have reached the last class, hook the new class to the end. This way, we preserve
       the chronological order of the class instances.  */
    *current_class_instance =  class_instance;
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	683a      	ldr	r2, [r7, #0]
 800fcd6:	601a      	str	r2, [r3, #0]
    
    /* Return successful completion to caller.  */
    return(UX_SUCCESS);
 800fcd8:	2300      	movs	r3, #0
}
 800fcda:	4618      	mov	r0, r3
 800fcdc:	3714      	adds	r7, #20
 800fcde:	46bd      	mov	sp, r7
 800fce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce4:	4770      	bx	lr

0800fce6 <_ux_host_stack_class_instance_destroy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_instance_destroy(UX_HOST_CLASS *host_class, VOID *class_instance)
{
 800fce6:	b580      	push	{r7, lr}
 800fce8:	b084      	sub	sp, #16
 800fcea:	af00      	add	r7, sp, #0
 800fcec:	6078      	str	r0, [r7, #4]
 800fcee:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(class_instance);

    /* Get the pointer to the instance pointed by the instance to destroy.  */
    next_class_instance =  class_instance;
 800fcf0:	683b      	ldr	r3, [r7, #0]
 800fcf2:	60bb      	str	r3, [r7, #8]
    next_class_instance =  *next_class_instance;
 800fcf4:	68bb      	ldr	r3, [r7, #8]
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	60bb      	str	r3, [r7, #8]
    
    /* Start with the first class instance attached to the class container.  */
    current_class_instance =  host_class -> ux_host_class_first_instance;
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fcfe:	60fb      	str	r3, [r7, #12]
    
    /* Check if there are any instances attached.  */
    if (current_class_instance == UX_NULL)
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d106      	bne.n	800fd14 <_ux_host_stack_class_instance_destroy+0x2e>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800fd06:	225b      	movs	r2, #91	@ 0x5b
 800fd08:	2104      	movs	r1, #4
 800fd0a:	2002      	movs	r0, #2
 800fd0c:	f001 fcf4 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, class_instance, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800fd10:	235b      	movs	r3, #91	@ 0x5b
 800fd12:	e01f      	b.n	800fd54 <_ux_host_stack_class_instance_destroy+0x6e>
    }

    /* The first instance is a special case because it is attached to the class
       container.  */
    if (current_class_instance == class_instance)
 800fd14:	68fa      	ldr	r2, [r7, #12]
 800fd16:	683b      	ldr	r3, [r7, #0]
 800fd18:	429a      	cmp	r2, r3
 800fd1a:	d111      	bne.n	800fd40 <_ux_host_stack_class_instance_destroy+0x5a>
    {

        /* Point to next class instance.  */
        host_class -> ux_host_class_first_instance = next_class_instance;
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	68ba      	ldr	r2, [r7, #8]
 800fd20:	649a      	str	r2, [r3, #72]	@ 0x48
    
        /* Return success.  */
        return(UX_SUCCESS);
 800fd22:	2300      	movs	r3, #0
 800fd24:	e016      	b.n	800fd54 <_ux_host_stack_class_instance_destroy+0x6e>
    /* Traverse the list of the class instances until we found the right one.  */        
    while (*current_class_instance != UX_NULL)
    {

        /* Check to see if this class is the one we need to destroy.  */
        if(*current_class_instance == class_instance)
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	683a      	ldr	r2, [r7, #0]
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	d104      	bne.n	800fd3a <_ux_host_stack_class_instance_destroy+0x54>
        {

            /* Point to next class instance.  */
            *current_class_instance =  next_class_instance;
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	68ba      	ldr	r2, [r7, #8]
 800fd34:	601a      	str	r2, [r3, #0]

            /* Return success.  */
            return(UX_SUCCESS);
 800fd36:	2300      	movs	r3, #0
 800fd38:	e00c      	b.n	800fd54 <_ux_host_stack_class_instance_destroy+0x6e>
        }

        /* Points to the next class instance.  */
        current_class_instance =  *current_class_instance;
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	60fb      	str	r3, [r7, #12]
    while (*current_class_instance != UX_NULL)
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d1ee      	bne.n	800fd26 <_ux_host_stack_class_instance_destroy+0x40>
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800fd48:	225b      	movs	r2, #91	@ 0x5b
 800fd4a:	2104      	movs	r1, #4
 800fd4c:	2002      	movs	r0, #2
 800fd4e:	f001 fcd3 	bl	80116f8 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, class_instance, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return error to caller.  */
    return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800fd52:	235b      	movs	r3, #91	@ 0x5b
}
 800fd54:	4618      	mov	r0, r3
 800fd56:	3710      	adds	r7, #16
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	bd80      	pop	{r7, pc}

0800fd5c <_ux_host_stack_class_interface_scan>:
/*                                            to scan interfaces,         */
/*                                            resulting in version 6.1.4  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_interface_scan(UX_DEVICE *device)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b084      	sub	sp, #16
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
UINT                    status;


    /* Get the 1st and only configuration.  If the device has multiple
       configurations, we simply use the first one as default. */
    configuration =  device -> ux_device_first_configuration;
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd68:	60fb      	str	r3, [r7, #12]
    if (configuration == UX_NULL)
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d101      	bne.n	800fd74 <_ux_host_stack_class_interface_scan+0x18>
        return(UX_ERROR);
 800fd70:	23ff      	movs	r3, #255	@ 0xff
 800fd72:	e004      	b.n	800fd7e <_ux_host_stack_class_interface_scan+0x22>

    /* Scan interfaces for this configuration.  */
    status = _ux_host_stack_configuration_interface_scan(configuration);
 800fd74:	68f8      	ldr	r0, [r7, #12]
 800fd76:	f000 f9b7 	bl	80100e8 <_ux_host_stack_configuration_interface_scan>
 800fd7a:	60b8      	str	r0, [r7, #8]

    /* Return operation result.  */
    return(status);
 800fd7c:	68bb      	ldr	r3, [r7, #8]
}
 800fd7e:	4618      	mov	r0, r3
 800fd80:	3710      	adds	r7, #16
 800fd82:	46bd      	mov	sp, r7
 800fd84:	bd80      	pop	{r7, pc}
	...

0800fd88 <_ux_host_stack_class_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_HOST_CLASS_COMMAND_STRUCT *))
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b086      	sub	sp, #24
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
 800fd90:	6039      	str	r1, [r7, #0]

UX_HOST_CLASS       *class_inst;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT                status;
UINT                class_name_length =  0;
 800fd92:	2300      	movs	r3, #0
 800fd94:	60bb      	str	r3, [r7, #8]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CLASS_REGISTER, class_name, class_entry_function, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 800fd96:	f107 0308 	add.w	r3, r7, #8
 800fd9a:	223f      	movs	r2, #63	@ 0x3f
 800fd9c:	4619      	mov	r1, r3
 800fd9e:	6878      	ldr	r0, [r7, #4]
 800fda0:	f002 f931 	bl	8012006 <_ux_utility_string_length_check>
 800fda4:	60f8      	str	r0, [r7, #12]
    if (status)
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d001      	beq.n	800fdb0 <_ux_host_stack_class_register+0x28>
        return(status);
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	e037      	b.n	800fe20 <_ux_host_stack_class_register+0x98>
#endif

    /* Get first class.  */
    class_inst =  _ux_system_host -> ux_system_host_class_array;
 800fdb0:	4b1d      	ldr	r3, [pc, #116]	@ (800fe28 <_ux_host_stack_class_register+0xa0>)
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	685b      	ldr	r3, [r3, #4]
 800fdb6:	617b      	str	r3, [r7, #20]

#if UX_MAX_CLASS_DRIVER > 1
    /* We need to parse the class table to find an empty spot.  */
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800fdb8:	2300      	movs	r3, #0
 800fdba:	613b      	str	r3, [r7, #16]
 800fdbc:	e024      	b.n	800fe08 <_ux_host_stack_class_register+0x80>
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_host_class_status == UX_UNUSED)
 800fdbe:	697b      	ldr	r3, [r7, #20]
 800fdc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d10e      	bne.n	800fde4 <_ux_host_stack_class_register+0x5c>
#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_host_class_name = (const UCHAR *) class_name;
#else

            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_host_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 800fdc6:	6978      	ldr	r0, [r7, #20]
 800fdc8:	68bb      	ldr	r3, [r7, #8]
 800fdca:	3301      	adds	r3, #1
 800fdcc:	461a      	mov	r2, r3
 800fdce:	6879      	ldr	r1, [r7, #4]
 800fdd0:	f001 ff15 	bl	8011bfe <_ux_utility_memory_copy>
#endif

            /* Memorize the entry function of this class.  */
            class_inst -> ux_host_class_entry_function =  class_entry_function;
 800fdd4:	697b      	ldr	r3, [r7, #20]
 800fdd6:	683a      	ldr	r2, [r7, #0]
 800fdd8:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Mark it as used.  */
            class_inst -> ux_host_class_status =  UX_USED;
 800fdda:	697b      	ldr	r3, [r7, #20]
 800fddc:	2201      	movs	r2, #1
 800fdde:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 800fde0:	2300      	movs	r3, #0
 800fde2:	e01d      	b.n	800fe20 <_ux_host_stack_class_register+0x98>
           mistake. To verify this, we simple check for the class entry point.  */
        else
        {

            /* Check for an already installed class entry function.  */
            if(class_inst -> ux_host_class_entry_function == class_entry_function)
 800fde4:	697b      	ldr	r3, [r7, #20]
 800fde6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fde8:	683a      	ldr	r2, [r7, #0]
 800fdea:	429a      	cmp	r2, r3
 800fdec:	d106      	bne.n	800fdfc <_ux_host_stack_class_register+0x74>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_HOST_CLASS_ALREADY_INSTALLED);
 800fdee:	2258      	movs	r2, #88	@ 0x58
 800fdf0:	2103      	movs	r1, #3
 800fdf2:	2002      	movs	r0, #2
 800fdf4:	f001 fc80 	bl	80116f8 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_ALREADY_INSTALLED, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Yes, return an error.  */
                return(UX_HOST_CLASS_ALREADY_INSTALLED);
 800fdf8:	2358      	movs	r3, #88	@ 0x58
 800fdfa:	e011      	b.n	800fe20 <_ux_host_stack_class_register+0x98>
            }
        }
#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_inst ++;
 800fdfc:	697b      	ldr	r3, [r7, #20]
 800fdfe:	3358      	adds	r3, #88	@ 0x58
 800fe00:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800fe02:	693b      	ldr	r3, [r7, #16]
 800fe04:	3301      	adds	r3, #1
 800fe06:	613b      	str	r3, [r7, #16]
 800fe08:	4b07      	ldr	r3, [pc, #28]	@ (800fe28 <_ux_host_stack_class_register+0xa0>)
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	693a      	ldr	r2, [r7, #16]
 800fe10:	429a      	cmp	r2, r3
 800fe12:	d3d4      	bcc.n	800fdbe <_ux_host_stack_class_register+0x36>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_ARRAY_FULL, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_ARRAY_FULL);
 800fe14:	221a      	movs	r2, #26
 800fe16:	2103      	movs	r1, #3
 800fe18:	2002      	movs	r0, #2
 800fe1a:	f001 fc6d 	bl	80116f8 <_ux_system_error_handler>

    /* No more entries in the class table.  */
    return(UX_MEMORY_ARRAY_FULL);
 800fe1e:	231a      	movs	r3, #26
}
 800fe20:	4618      	mov	r0, r3
 800fe22:	3718      	adds	r7, #24
 800fe24:	46bd      	mov	sp, r7
 800fe26:	bd80      	pop	{r7, pc}
 800fe28:	20015fc4 	.word	0x20015fc4

0800fe2c <_ux_host_stack_configuration_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_descriptor_parse(UX_DEVICE *device, UX_CONFIGURATION *configuration,
                                                                        UINT configuration_index)
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b08a      	sub	sp, #40	@ 0x28
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	60f8      	str	r0, [r7, #12]
 800fe34:	60b9      	str	r1, [r7, #8]
 800fe36:	607a      	str	r2, [r7, #4]
UX_ENDPOINT     *control_endpoint;
ULONG           total_configuration_length;


    /* Retrieve the pointer to the control endpoint and its transfer_request.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	337c      	adds	r3, #124	@ 0x7c
 800fe3c:	623b      	str	r3, [r7, #32]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800fe3e:	6a3b      	ldr	r3, [r7, #32]
 800fe40:	3330      	adds	r3, #48	@ 0x30
 800fe42:	61fb      	str	r3, [r7, #28]

    /* Retrieve the size of all the configuration descriptor.  */
    total_configuration_length =  configuration -> ux_configuration_descriptor.wTotalLength;
 800fe44:	68bb      	ldr	r3, [r7, #8]
 800fe46:	695b      	ldr	r3, [r3, #20]
 800fe48:	61bb      	str	r3, [r7, #24]

    /* Allocate enough memory to read all descriptors attached to this configuration.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, total_configuration_length);
 800fe4a:	69ba      	ldr	r2, [r7, #24]
 800fe4c:	2101      	movs	r1, #1
 800fe4e:	f04f 30ff 	mov.w	r0, #4294967295
 800fe52:	f001 fdad 	bl	80119b0 <_ux_utility_memory_allocate>
 800fe56:	6178      	str	r0, [r7, #20]

    /* Determine if the memory was allocated.  */
    if (descriptor == UX_NULL)
 800fe58:	697b      	ldr	r3, [r7, #20]
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d101      	bne.n	800fe62 <_ux_host_stack_configuration_descriptor_parse+0x36>
    {

        /* No, return an error.  */
        return(UX_MEMORY_INSUFFICIENT);
 800fe5e:	2312      	movs	r3, #18
 800fe60:	e028      	b.n	800feb4 <_ux_host_stack_configuration_descriptor_parse+0x88>
    }
    else
    {

        /* Create a transfer_request for the GET_DESCRIPTOR request.  */
        transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800fe62:	69fb      	ldr	r3, [r7, #28]
 800fe64:	697a      	ldr	r2, [r7, #20]
 800fe66:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  total_configuration_length;
 800fe68:	69fb      	ldr	r3, [r7, #28]
 800fe6a:	69ba      	ldr	r2, [r7, #24]
 800fe6c:	60da      	str	r2, [r3, #12]
        transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800fe6e:	69fb      	ldr	r3, [r7, #28]
 800fe70:	2206      	movs	r2, #6
 800fe72:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800fe74:	69fb      	ldr	r3, [r7, #28]
 800fe76:	2280      	movs	r2, #128	@ 0x80
 800fe78:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_transfer_request_value =             configuration_index | (UINT)(UX_CONFIGURATION_DESCRIPTOR_ITEM << 8);
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800fe80:	69fb      	ldr	r3, [r7, #28]
 800fe82:	61da      	str	r2, [r3, #28]
        transfer_request -> ux_transfer_request_index =             0;
 800fe84:	69fb      	ldr	r3, [r7, #28]
 800fe86:	2200      	movs	r2, #0
 800fe88:	621a      	str	r2, [r3, #32]

        /* Send request to HCD layer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 800fe8a:	69f8      	ldr	r0, [r7, #28]
 800fe8c:	f001 fb82 	bl	8011594 <_ux_host_stack_transfer_request>
 800fe90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Check for correct transfer and entire descriptor returned.  */
        if((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == total_configuration_length))
 800fe92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d109      	bne.n	800feac <_ux_host_stack_configuration_descriptor_parse+0x80>
 800fe98:	69fb      	ldr	r3, [r7, #28]
 800fe9a:	691b      	ldr	r3, [r3, #16]
 800fe9c:	69ba      	ldr	r2, [r7, #24]
 800fe9e:	429a      	cmp	r2, r3
 800fea0:	d104      	bne.n	800feac <_ux_host_stack_configuration_descriptor_parse+0x80>
        {

            /* The entire descriptor now contains the configuration descriptor,
               the interface(s) descriptors, all alternate settings, endpoints
               and descriptor specific to the class. The descriptor is parsed for all interfaces.  */
            status =  _ux_host_stack_interfaces_scan(configuration, descriptor);
 800fea2:	6979      	ldr	r1, [r7, #20]
 800fea4:	68b8      	ldr	r0, [r7, #8]
 800fea6:	f000 ff55 	bl	8010d54 <_ux_host_stack_interfaces_scan>
 800feaa:	6278      	str	r0, [r7, #36]	@ 0x24
        }
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 800feac:	6978      	ldr	r0, [r7, #20]
 800feae:	f001 fec5 	bl	8011c3c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 800feb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800feb4:	4618      	mov	r0, r3
 800feb6:	3728      	adds	r7, #40	@ 0x28
 800feb8:	46bd      	mov	sp, r7
 800feba:	bd80      	pop	{r7, pc}

0800febc <_ux_host_stack_configuration_enumerate>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_enumerate(UX_DEVICE *device)
{
 800febc:	b580      	push	{r7, lr}
 800febe:	b08a      	sub	sp, #40	@ 0x28
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	6078      	str	r0, [r7, #4]

UX_TRANSFER         *transfer_request;
UINT                status =  UX_ERROR;
 800fec4:	23ff      	movs	r3, #255	@ 0xff
 800fec6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_ENUMERATE, device, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Retrieve the pointer to the control endpoint and its transfer_request.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	337c      	adds	r3, #124	@ 0x7c
 800fecc:	61fb      	str	r3, [r7, #28]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800fece:	69fb      	ldr	r3, [r7, #28]
 800fed0:	3330      	adds	r3, #48	@ 0x30
 800fed2:	61bb      	str	r3, [r7, #24]

    /* Need to allocate memory for the configuration descriptor the first time we read 
       only the configuration descriptor when we have the configuration descriptor, we have 
       the length of the entire configuration\interface\endpoint descriptors.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_CONFIGURATION_DESCRIPTOR_LENGTH);
 800fed4:	2209      	movs	r2, #9
 800fed6:	2101      	movs	r1, #1
 800fed8:	f04f 30ff 	mov.w	r0, #4294967295
 800fedc:	f001 fd68 	bl	80119b0 <_ux_utility_memory_allocate>
 800fee0:	6178      	str	r0, [r7, #20]
    if (descriptor == UX_NULL)
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d101      	bne.n	800feec <_ux_host_stack_configuration_enumerate+0x30>
        return(UX_MEMORY_INSUFFICIENT);
 800fee8:	2312      	movs	r3, #18
 800feea:	e05c      	b.n	800ffa6 <_ux_host_stack_configuration_enumerate+0xea>

    /* There maybe multiple configurations for this device.  */
    nb_configurations =  device -> ux_device_descriptor.bNumConfigurations;
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fef0:	613b      	str	r3, [r7, #16]

    /* Parse all the configurations attached to the device. We start with the first index. 
       The index and the actual configuration value may be different according to the USB specification!  */
    for (configuration_index = 0; configuration_index < nb_configurations; configuration_index++)
 800fef2:	2300      	movs	r3, #0
 800fef4:	623b      	str	r3, [r7, #32]
 800fef6:	e04e      	b.n	800ff96 <_ux_host_stack_configuration_enumerate+0xda>
    {

        /* Create a transfer_request for the GET_DESCRIPTOR request.  */
        transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800fef8:	69bb      	ldr	r3, [r7, #24]
 800fefa:	697a      	ldr	r2, [r7, #20]
 800fefc:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  UX_CONFIGURATION_DESCRIPTOR_LENGTH;
 800fefe:	69bb      	ldr	r3, [r7, #24]
 800ff00:	2209      	movs	r2, #9
 800ff02:	60da      	str	r2, [r3, #12]
        transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800ff04:	69bb      	ldr	r3, [r7, #24]
 800ff06:	2206      	movs	r2, #6
 800ff08:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800ff0a:	69bb      	ldr	r3, [r7, #24]
 800ff0c:	2280      	movs	r2, #128	@ 0x80
 800ff0e:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_transfer_request_value =             configuration_index | (UINT)(UX_CONFIGURATION_DESCRIPTOR_ITEM << 8);
 800ff10:	6a3b      	ldr	r3, [r7, #32]
 800ff12:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800ff16:	69bb      	ldr	r3, [r7, #24]
 800ff18:	61da      	str	r2, [r3, #28]
        transfer_request -> ux_transfer_request_index =             0;
 800ff1a:	69bb      	ldr	r3, [r7, #24]
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	621a      	str	r2, [r3, #32]

        /* Send request to HCD layer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 800ff20:	69b8      	ldr	r0, [r7, #24]
 800ff22:	f001 fb37 	bl	8011594 <_ux_host_stack_transfer_request>
 800ff26:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Check for correct transfer and entire descriptor returned.  */
        if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == UX_CONFIGURATION_DESCRIPTOR_LENGTH))
 800ff28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d127      	bne.n	800ff7e <_ux_host_stack_configuration_enumerate+0xc2>
 800ff2e:	69bb      	ldr	r3, [r7, #24]
 800ff30:	691b      	ldr	r3, [r3, #16]
 800ff32:	2b09      	cmp	r3, #9
 800ff34:	d123      	bne.n	800ff7e <_ux_host_stack_configuration_enumerate+0xc2>
        {

            /* Allocate some memory for the container of this descriptor.  */
            configuration =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_CONFIGURATION));
 800ff36:	2244      	movs	r2, #68	@ 0x44
 800ff38:	2100      	movs	r1, #0
 800ff3a:	2000      	movs	r0, #0
 800ff3c:	f001 fd38 	bl	80119b0 <_ux_utility_memory_allocate>
 800ff40:	60f8      	str	r0, [r7, #12]

            /* Check to see if the block was allocated.  */
            if (configuration != UX_NULL)
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d017      	beq.n	800ff78 <_ux_host_stack_configuration_enumerate+0xbc>
            {

                /* This configuration must be linked to the device.  */
                _ux_host_stack_new_configuration_create(device, configuration);
 800ff48:	68f9      	ldr	r1, [r7, #12]
 800ff4a:	6878      	ldr	r0, [r7, #4]
 800ff4c:	f000 ff80 	bl	8010e50 <_ux_host_stack_new_configuration_create>
                
                /* The descriptor is in a packed format, parse it locally.  */      
                _ux_utility_descriptor_parse(descriptor, _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES, (UCHAR *) &configuration -> ux_configuration_descriptor);
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	330c      	adds	r3, #12
                _ux_utility_descriptor_parse(descriptor, _ux_system_configuration_descriptor_structure,
 800ff54:	2208      	movs	r2, #8
 800ff56:	4916      	ldr	r1, [pc, #88]	@ (800ffb0 <_ux_host_stack_configuration_enumerate+0xf4>)
 800ff58:	6978      	ldr	r0, [r7, #20]
 800ff5a:	f001 fcbb 	bl	80118d4 <_ux_utility_descriptor_parse>

                /* Parse the device descriptor so that we can retrieve the length 
                    of the entire configuration.  */
                status =  _ux_host_stack_configuration_descriptor_parse(device, configuration, configuration_index);
 800ff5e:	6a3a      	ldr	r2, [r7, #32]
 800ff60:	68f9      	ldr	r1, [r7, #12]
 800ff62:	6878      	ldr	r0, [r7, #4]
 800ff64:	f7ff ff62 	bl	800fe2c <_ux_host_stack_configuration_descriptor_parse>
 800ff68:	6278      	str	r0, [r7, #36]	@ 0x24

                /* Check the completion status.  */
                if (status != UX_SUCCESS)
 800ff6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d00e      	beq.n	800ff8e <_ux_host_stack_configuration_enumerate+0xd2>
                {
                    /* Error, delete the configuration instance.  */
                    _ux_host_stack_configuration_instance_delete(configuration);
 800ff70:	68f8      	ldr	r0, [r7, #12]
 800ff72:	f000 f83f 	bl	800fff4 <_ux_host_stack_configuration_instance_delete>
            if (configuration != UX_NULL)
 800ff76:	e00a      	b.n	800ff8e <_ux_host_stack_configuration_enumerate+0xd2>
            }
            else
            {

                /* Cannot allocate configuration memory. Abort enumeration */
                status =  UX_MEMORY_INSUFFICIENT;
 800ff78:	2312      	movs	r3, #18
 800ff7a:	627b      	str	r3, [r7, #36]	@ 0x24

                break;
 800ff7c:	e00f      	b.n	800ff9e <_ux_host_stack_configuration_enumerate+0xe2>
        }
        else
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800ff7e:	2242      	movs	r2, #66	@ 0x42
 800ff80:	2104      	movs	r1, #4
 800ff82:	2002      	movs	r0, #2
 800ff84:	f001 fbb8 	bl	80116f8 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* The device descriptor does not contain the right amount of data. Maybe corruption.  */
            status =  UX_DESCRIPTOR_CORRUPTED;
 800ff88:	2342      	movs	r3, #66	@ 0x42
 800ff8a:	627b      	str	r3, [r7, #36]	@ 0x24

            break;
 800ff8c:	e007      	b.n	800ff9e <_ux_host_stack_configuration_enumerate+0xe2>
            if (configuration != UX_NULL)
 800ff8e:	bf00      	nop
    for (configuration_index = 0; configuration_index < nb_configurations; configuration_index++)
 800ff90:	6a3b      	ldr	r3, [r7, #32]
 800ff92:	3301      	adds	r3, #1
 800ff94:	623b      	str	r3, [r7, #32]
 800ff96:	6a3a      	ldr	r2, [r7, #32]
 800ff98:	693b      	ldr	r3, [r7, #16]
 800ff9a:	429a      	cmp	r2, r3
 800ff9c:	d3ac      	bcc.n	800fef8 <_ux_host_stack_configuration_enumerate+0x3c>
        }            
        
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 800ff9e:	6978      	ldr	r0, [r7, #20]
 800ffa0:	f001 fe4c 	bl	8011c3c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);             
 800ffa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	3728      	adds	r7, #40	@ 0x28
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	bd80      	pop	{r7, pc}
 800ffae:	bf00      	nop
 800ffb0:	20000050 	.word	0x20000050

0800ffb4 <_ux_host_stack_configuration_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_instance_create(UX_CONFIGURATION *configuration)
{
 800ffb4:	b580      	push	{r7, lr}
 800ffb6:	b084      	sub	sp, #16
 800ffb8:	af00      	add	r7, sp, #0
 800ffba:	6078      	str	r0, [r7, #4]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_INSTANCE_CREATE, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first interface for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ffc0:	60fb      	str	r3, [r7, #12]

    /* Each selected alternate setting 0 for each interface must be created.  */
    while (interface != UX_NULL)
 800ffc2:	e00f      	b.n	800ffe4 <_ux_host_stack_configuration_instance_create+0x30>
    {

        /* Check if we are dealing with the first alternate setting.  */
        if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	699b      	ldr	r3, [r3, #24]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d108      	bne.n	800ffde <_ux_host_stack_configuration_instance_create+0x2a>
        {
            /* Create the interface. */
            status = _ux_host_stack_interface_instance_create(interface);
 800ffcc:	68f8      	ldr	r0, [r7, #12]
 800ffce:	f000 fe8f 	bl	8010cf0 <_ux_host_stack_interface_instance_create>
 800ffd2:	60b8      	str	r0, [r7, #8]

            /* Check status, the controller may have refused the endpoint creation.  */
            if (status != UX_SUCCESS)
 800ffd4:	68bb      	ldr	r3, [r7, #8]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d001      	beq.n	800ffde <_ux_host_stack_configuration_instance_create+0x2a>
            
                /* An error occurred.  The interface cannot be mounted.  */
                return(status);
 800ffda:	68bb      	ldr	r3, [r7, #8]
 800ffdc:	e006      	b.n	800ffec <_ux_host_stack_configuration_instance_create+0x38>
            
        }

        /* Next interface.  */
        interface =  interface -> ux_interface_next_interface;
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ffe2:	60fb      	str	r3, [r7, #12]
    while (interface != UX_NULL)
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d1ec      	bne.n	800ffc4 <_ux_host_stack_configuration_instance_create+0x10>
    }

    /* Return successful completion.  */
    return(UX_SUCCESS); 
 800ffea:	2300      	movs	r3, #0
}
 800ffec:	4618      	mov	r0, r3
 800ffee:	3710      	adds	r7, #16
 800fff0:	46bd      	mov	sp, r7
 800fff2:	bd80      	pop	{r7, pc}

0800fff4 <_ux_host_stack_configuration_instance_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_configuration_instance_delete(UX_CONFIGURATION *configuration)
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b084      	sub	sp, #16
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_INSTANCE_DELETE, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first interface for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010000:	60fb      	str	r3, [r7, #12]
    
    /* In order to keep the compiler happy, we reset the alternate setting.  */
    current_alternate_setting =  0;
 8010002:	2300      	movs	r3, #0
 8010004:	60bb      	str	r3, [r7, #8]

    /* Each selected alternate setting for each interface must be deleted.  */
    while (interface != UX_NULL)
 8010006:	e011      	b.n	801002c <_ux_host_stack_configuration_instance_delete+0x38>
    {

        /* If this is the first alternate setting, the current alternate setting is maintained here.  */
        if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	699b      	ldr	r3, [r3, #24]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d102      	bne.n	8010016 <_ux_host_stack_configuration_instance_delete+0x22>
        {

            current_alternate_setting =  interface -> ux_interface_current_alternate_setting;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	689b      	ldr	r3, [r3, #8]
 8010014:	60bb      	str	r3, [r7, #8]
        }
        
        if (interface -> ux_interface_descriptor.bAlternateSetting == current_alternate_setting)
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	699b      	ldr	r3, [r3, #24]
 801001a:	68ba      	ldr	r2, [r7, #8]
 801001c:	429a      	cmp	r2, r3
 801001e:	d102      	bne.n	8010026 <_ux_host_stack_configuration_instance_delete+0x32>
        {
            _ux_host_stack_interface_instance_delete(interface);
 8010020:	68f8      	ldr	r0, [r7, #12]
 8010022:	f000 fe81 	bl	8010d28 <_ux_host_stack_interface_instance_delete>
        }

        interface =  interface -> ux_interface_next_interface;
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801002a:	60fb      	str	r3, [r7, #12]
    while (interface != UX_NULL)
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d1ea      	bne.n	8010008 <_ux_host_stack_configuration_instance_delete+0x14>
    }

    return; 
 8010032:	bf00      	nop
}
 8010034:	3710      	adds	r7, #16
 8010036:	46bd      	mov	sp, r7
 8010038:	bd80      	pop	{r7, pc}

0801003a <_ux_host_stack_configuration_interface_get>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_interface_get(UX_CONFIGURATION *configuration, 
                                                UINT interface_index, UINT alternate_setting_index,
                                                UX_INTERFACE **interface)
{
 801003a:	b580      	push	{r7, lr}
 801003c:	b088      	sub	sp, #32
 801003e:	af00      	add	r7, sp, #0
 8010040:	60f8      	str	r0, [r7, #12]
 8010042:	60b9      	str	r1, [r7, #8]
 8010044:	607a      	str	r2, [r7, #4]
 8010046:	603b      	str	r3, [r7, #0]
UINT                container_index;
UX_INTERFACE        *current_interface;


    /* Do a sanity check on the configuration handle.  */
    if (configuration -> ux_configuration_handle != (ULONG) (ALIGN_TYPE) configuration)
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	681a      	ldr	r2, [r3, #0]
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	429a      	cmp	r2, r3
 8010050:	d001      	beq.n	8010056 <_ux_host_stack_configuration_interface_get+0x1c>
    {

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 8010052:	2351      	movs	r3, #81	@ 0x51
 8010054:	e044      	b.n	80100e0 <_ux_host_stack_configuration_interface_get+0xa6>
    }
            
    /* Start with the interface attached to the configuration.  */
    current_interface =  configuration -> ux_configuration_first_interface;
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801005a:	61bb      	str	r3, [r7, #24]

    /* The first interface has the index 0 */    
    container_index =  0;
 801005c:	2300      	movs	r3, #0
 801005e:	61fb      	str	r3, [r7, #28]
    
    /* Reset the interface number */
    current_interface_number =  0;
 8010060:	2300      	movs	r3, #0
 8010062:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the interfaces until we found the right one */        
    while (current_interface != UX_NULL)
 8010064:	e033      	b.n	80100ce <_ux_host_stack_configuration_interface_get+0x94>
    {

        /* Check if the interface index matches the current one.  */
        if (interface_index == container_index)
 8010066:	68ba      	ldr	r2, [r7, #8]
 8010068:	69fb      	ldr	r3, [r7, #28]
 801006a:	429a      	cmp	r2, r3
 801006c:	d126      	bne.n	80100bc <_ux_host_stack_configuration_interface_get+0x82>
        {

            /* We have found the correct interface, now search for the alternate setting.  */
            current_interface_number =  current_interface -> ux_interface_descriptor.bInterfaceNumber;
 801006e:	69bb      	ldr	r3, [r7, #24]
 8010070:	695b      	ldr	r3, [r3, #20]
 8010072:	617b      	str	r3, [r7, #20]

            /* The first alternate setting has the index 0.  */    
            container_index =  0;
 8010074:	2300      	movs	r3, #0
 8010076:	61fb      	str	r3, [r7, #28]

            /* Loop on all the alternate settings for this interface.  */
            while (current_interface != UX_NULL)
 8010078:	e01d      	b.n	80100b6 <_ux_host_stack_configuration_interface_get+0x7c>
            {

                /* Check if the index is matched */
                if (alternate_setting_index == container_index)
 801007a:	687a      	ldr	r2, [r7, #4]
 801007c:	69fb      	ldr	r3, [r7, #28]
 801007e:	429a      	cmp	r2, r3
 8010080:	d104      	bne.n	801008c <_ux_host_stack_configuration_interface_get+0x52>
                {

                    /* We have found the right interface/alternate setting combination. Set the
                       interface return pointer.  */
                    *interface =  current_interface;
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	69ba      	ldr	r2, [r7, #24]
 8010086:	601a      	str	r2, [r3, #0]

                    /* Return success to caller.  */
                    return(UX_SUCCESS);
 8010088:	2300      	movs	r3, #0
 801008a:	e029      	b.n	80100e0 <_ux_host_stack_configuration_interface_get+0xa6>
                }

                /* Move to next alternate setting index.  */
                container_index++;
 801008c:	69fb      	ldr	r3, [r7, #28]
 801008e:	3301      	adds	r3, #1
 8010090:	61fb      	str	r3, [r7, #28]

                /* Move to the next alternate setting.   */
                current_interface =  current_interface -> ux_interface_next_interface;
 8010092:	69bb      	ldr	r3, [r7, #24]
 8010094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010096:	61bb      	str	r3, [r7, #24]

    
                /* Check new interface pointer, might be the end.  */
                if (current_interface != UX_NULL)
 8010098:	69bb      	ldr	r3, [r7, #24]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d00b      	beq.n	80100b6 <_ux_host_stack_configuration_interface_get+0x7c>
                {
    
                    /* And verify that we are still in the same interface.  */
                    if (current_interface -> ux_interface_descriptor.bInterfaceNumber != current_interface_number)
 801009e:	69bb      	ldr	r3, [r7, #24]
 80100a0:	695b      	ldr	r3, [r3, #20]
 80100a2:	697a      	ldr	r2, [r7, #20]
 80100a4:	429a      	cmp	r2, r3
 80100a6:	d006      	beq.n	80100b6 <_ux_host_stack_configuration_interface_get+0x7c>
                    {

                        /* Error trap. */
                        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 80100a8:	2252      	movs	r2, #82	@ 0x52
 80100aa:	2104      	movs	r1, #4
 80100ac:	2002      	movs	r0, #2
 80100ae:	f001 fb23 	bl	80116f8 <_ux_system_error_handler>

                        /* If trace is enabled, insert this event into the trace buffer.  */
                        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

                        return(UX_INTERFACE_HANDLE_UNKNOWN);
 80100b2:	2352      	movs	r3, #82	@ 0x52
 80100b4:	e014      	b.n	80100e0 <_ux_host_stack_configuration_interface_get+0xa6>
            while (current_interface != UX_NULL)
 80100b6:	69bb      	ldr	r3, [r7, #24]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d1de      	bne.n	801007a <_ux_host_stack_configuration_interface_get+0x40>
                }
            }       
        }
        
        /* Check the current interface, we may already be at the end ... */
        if (current_interface != UX_NULL)
 80100bc:	69bb      	ldr	r3, [r7, #24]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d005      	beq.n	80100ce <_ux_host_stack_configuration_interface_get+0x94>
        {
        
            /* Move to the next interface.  */
            current_interface =  current_interface -> ux_interface_next_interface;
 80100c2:	69bb      	ldr	r3, [r7, #24]
 80100c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100c6:	61bb      	str	r3, [r7, #24]
        
            /* Move to the next interface index. */
            container_index++;
 80100c8:	69fb      	ldr	r3, [r7, #28]
 80100ca:	3301      	adds	r3, #1
 80100cc:	61fb      	str	r3, [r7, #28]
    while (current_interface != UX_NULL)
 80100ce:	69bb      	ldr	r3, [r7, #24]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d1c8      	bne.n	8010066 <_ux_host_stack_configuration_interface_get+0x2c>
        }            
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 80100d4:	2252      	movs	r2, #82	@ 0x52
 80100d6:	2104      	movs	r1, #4
 80100d8:	2002      	movs	r0, #2
 80100da:	f001 fb0d 	bl	80116f8 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Didn't find the right interface/alternate setting, return an error!  */
    return(UX_INTERFACE_HANDLE_UNKNOWN);
 80100de:	2352      	movs	r3, #82	@ 0x52
}
 80100e0:	4618      	mov	r0, r3
 80100e2:	3720      	adds	r7, #32
 80100e4:	46bd      	mov	sp, r7
 80100e6:	bd80      	pop	{r7, pc}

080100e8 <_ux_host_stack_configuration_interface_scan>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_interface_scan(UX_CONFIGURATION *configuration)
{
 80100e8:	b580      	push	{r7, lr}
 80100ea:	b094      	sub	sp, #80	@ 0x50
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	6078      	str	r0, [r7, #4]
UX_HOST_CLASS_COMMAND   class_command;
UINT                    status;


    /* Initialize class owners to 0.  */
    nb_class_owners =  0;
 80100f0:	2300      	movs	r3, #0
 80100f2:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Get the first interface container for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100f8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* We now scan all the alternate settings 0 for each of the interfaces.  */
    while (interface !=  UX_NULL)
 80100fa:	e02d      	b.n	8010158 <_ux_host_stack_configuration_interface_scan+0x70>
    {

        /* Is there a default interface?  */
        if(interface -> ux_interface_descriptor.bAlternateSetting == 0)
 80100fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100fe:	699b      	ldr	r3, [r3, #24]
 8010100:	2b00      	cmp	r3, #0
 8010102:	d126      	bne.n	8010152 <_ux_host_stack_configuration_interface_scan+0x6a>
        {

            /* We have a default interface for this configuration. Call each class
               with the class\subclass\protocol.  We include the IAD for the cdc classes.  */
            class_command.ux_host_class_command_request      =   UX_HOST_CLASS_COMMAND_QUERY;
 8010104:	2301      	movs	r3, #1
 8010106:	60fb      	str	r3, [r7, #12]
            class_command.ux_host_class_command_container    =   (VOID *)interface;
 8010108:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801010a:	613b      	str	r3, [r7, #16]
            class_command.ux_host_class_command_usage        =   UX_HOST_CLASS_COMMAND_USAGE_CSP;
 801010c:	2302      	movs	r3, #2
 801010e:	61bb      	str	r3, [r7, #24]
            class_command.ux_host_class_command_class        =   interface -> ux_interface_descriptor.bInterfaceClass;
 8010110:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010112:	6a1b      	ldr	r3, [r3, #32]
 8010114:	627b      	str	r3, [r7, #36]	@ 0x24
            class_command.ux_host_class_command_subclass     =   interface -> ux_interface_descriptor.bInterfaceSubClass;
 8010116:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801011a:	62bb      	str	r3, [r7, #40]	@ 0x28
            class_command.ux_host_class_command_protocol     =   interface -> ux_interface_descriptor.bInterfaceProtocol;
 801011c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801011e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010120:	62fb      	str	r3, [r7, #44]	@ 0x2c
            class_command.ux_host_class_command_iad_class    =   interface -> ux_interface_iad_class   ;
 8010122:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010126:	633b      	str	r3, [r7, #48]	@ 0x30
            class_command.ux_host_class_command_iad_subclass =   interface -> ux_interface_iad_subclass;
 8010128:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801012a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801012c:	637b      	str	r3, [r7, #52]	@ 0x34
            class_command.ux_host_class_command_iad_protocol =   interface -> ux_interface_iad_protocol;
 801012e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010132:	63bb      	str	r3, [r7, #56]	@ 0x38

            class =  _ux_host_stack_class_call(&class_command);
 8010134:	f107 030c 	add.w	r3, r7, #12
 8010138:	4618      	mov	r0, r3
 801013a:	f7ff fcf7 	bl	800fb2c <_ux_host_stack_class_call>
 801013e:	6438      	str	r0, [r7, #64]	@ 0x40

            /* On return, either we have found a class or the interface is still an orphan.  */
            if (class != UX_NULL)
 8010140:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010142:	2b00      	cmp	r3, #0
 8010144:	d005      	beq.n	8010152 <_ux_host_stack_configuration_interface_scan+0x6a>
            {

                /* There is a class.  */
                nb_class_owners++;
 8010146:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010148:	3301      	adds	r3, #1
 801014a:	64bb      	str	r3, [r7, #72]	@ 0x48
                interface -> ux_interface_class =  class;
 801014c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801014e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010150:	631a      	str	r2, [r3, #48]	@ 0x30
            }
        }

        /* point to the next interface until end of the list.  */
        interface =  interface -> ux_interface_next_interface;
 8010152:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010156:	64fb      	str	r3, [r7, #76]	@ 0x4c
    while (interface !=  UX_NULL)
 8010158:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801015a:	2b00      	cmp	r3, #0
 801015c:	d1ce      	bne.n	80100fc <_ux_host_stack_configuration_interface_scan+0x14>
    status = (nb_class_owners > 0) ? UX_SUCCESS : UX_NO_CLASS_MATCH;
    return(status);
#else

    /* Assume no classes.  */
    status = UX_NO_CLASS_MATCH;
 801015e:	2357      	movs	r3, #87	@ 0x57
 8010160:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check the number of class owner found.  */
    if (nb_class_owners != 0)
 8010162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010164:	2b00      	cmp	r3, #0
 8010166:	d027      	beq.n	80101b8 <_ux_host_stack_configuration_interface_scan+0xd0>
    {

        /* If we have found one or more classes for any of the interfaces,
           we can safely do a SET_CONFIGURATION of the device.  */
        status =  _ux_host_stack_device_configuration_select(configuration);
 8010168:	6878      	ldr	r0, [r7, #4]
 801016a:	f000 f917 	bl	801039c <_ux_host_stack_device_configuration_select>
 801016e:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check the completion status.  */
        if (status == UX_SUCCESS)
 8010170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010172:	2b00      	cmp	r3, #0
 8010174:	d120      	bne.n	80101b8 <_ux_host_stack_configuration_interface_scan+0xd0>
        {

            /* The device is in the CONFIGURED state, we have to call each of the classes
               again with an ACTIVATE signal.  */
            interface =  configuration -> ux_configuration_first_interface;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801017a:	64fb      	str	r3, [r7, #76]	@ 0x4c

            while (interface != UX_NULL)
 801017c:	e019      	b.n	80101b2 <_ux_host_stack_configuration_interface_scan+0xca>
            {

                /* Is there a default interface?  */
                if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 801017e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010180:	699b      	ldr	r3, [r3, #24]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d112      	bne.n	80101ac <_ux_host_stack_configuration_interface_scan+0xc4>
                {

                    /* We have found the default interface. If this interface is owned,
                       activate its class.  */
                    class_command.ux_host_class_command_request =    UX_HOST_CLASS_COMMAND_ACTIVATE;
 8010186:	2302      	movs	r3, #2
 8010188:	60fb      	str	r3, [r7, #12]
                    class_command.ux_host_class_command_container =  (VOID *) interface;
 801018a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801018c:	613b      	str	r3, [r7, #16]

                    if (interface -> ux_interface_class != UX_NULL)
 801018e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010192:	2b00      	cmp	r3, #0
 8010194:	d00a      	beq.n	80101ac <_ux_host_stack_configuration_interface_scan+0xc4>
                    {

                        /* Save the class in the command container */
                        class_command.ux_host_class_command_class_ptr =  interface -> ux_interface_class;
 8010196:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801019a:	63fb      	str	r3, [r7, #60]	@ 0x3c

                        /* Send the ACTIVATE command to the class */
                        status =  interface -> ux_interface_class -> ux_host_class_entry_function(&class_command);
 801019c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801019e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80101a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101a2:	f107 020c 	add.w	r2, r7, #12
 80101a6:	4610      	mov	r0, r2
 80101a8:	4798      	blx	r3
 80101aa:	6478      	str	r0, [r7, #68]	@ 0x44

                    }
                }

                /* Point to the next interface until end of the list.  */
                interface =  interface -> ux_interface_next_interface;
 80101ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80101ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80101b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (interface != UX_NULL)
 80101b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d1e2      	bne.n	801017e <_ux_host_stack_configuration_interface_scan+0x96>
            }
        }
    }

    /* Return operation result.  */
    return(status);
 80101b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
#endif
}
 80101ba:	4618      	mov	r0, r3
 80101bc:	3750      	adds	r7, #80	@ 0x50
 80101be:	46bd      	mov	sp, r7
 80101c0:	bd80      	pop	{r7, pc}

080101c2 <_ux_host_stack_configuration_set>:
/*                                            set device power source,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_set(UX_CONFIGURATION *configuration)
{
 80101c2:	b580      	push	{r7, lr}
 80101c4:	b086      	sub	sp, #24
 80101c6:	af00      	add	r7, sp, #0
 80101c8:	6078      	str	r0, [r7, #4]
#endif


    /* A configuration is selected. Retrieve the pointer to the control endpoint 
       and its transfer request.  */
    device =            configuration -> ux_configuration_device;
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80101ce:	617b      	str	r3, [r7, #20]
    control_endpoint =  &device -> ux_device_control_endpoint;
 80101d0:	697b      	ldr	r3, [r7, #20]
 80101d2:	337c      	adds	r3, #124	@ 0x7c
 80101d4:	613b      	str	r3, [r7, #16]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 80101d6:	693b      	ldr	r3, [r7, #16]
 80101d8:	3330      	adds	r3, #48	@ 0x30
 80101da:	60fb      	str	r3, [r7, #12]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_SET, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Create a transfer_request for the SET_CONFIGURATION request. No data for this request.  */
    transfer_request -> ux_transfer_request_requested_length =  0;
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	2200      	movs	r2, #0
 80101e0:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_SET_CONFIGURATION;
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	2209      	movs	r2, #9
 80101e6:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_OUT | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	2200      	movs	r2, #0
 80101ec:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             (USHORT) configuration -> ux_configuration_descriptor.bConfigurationValue;
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	69db      	ldr	r3, [r3, #28]
 80101f2:	b29b      	uxth	r3, r3
 80101f4:	461a      	mov	r2, r3
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	2200      	movs	r2, #0
 80101fe:	621a      	str	r2, [r3, #32]

    /* Tend to be blocking after enumeration done.  */
#endif

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010200:	68f8      	ldr	r0, [r7, #12]
 8010202:	f001 f9c7 	bl	8011594 <_ux_host_stack_transfer_request>
 8010206:	60b8      	str	r0, [r7, #8]

    /* Check completion status.  */
    if(status == UX_SUCCESS)
 8010208:	68bb      	ldr	r3, [r7, #8]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d110      	bne.n	8010230 <_ux_host_stack_configuration_set+0x6e>
    {

        /* Change the device state to configured.  */
        device -> ux_device_state =  UX_DEVICE_CONFIGURED;
 801020e:	697b      	ldr	r3, [r7, #20]
 8010210:	2203      	movs	r2, #3
 8010212:	609a      	str	r2, [r3, #8]
    
        /* Store the new configuration value in the device container.  */
        device -> ux_device_current_configuration =  configuration;
 8010214:	697b      	ldr	r3, [r7, #20]
 8010216:	687a      	ldr	r2, [r7, #4]
 8010218:	619a      	str	r2, [r3, #24]

        /* Save current device power source.  */
        device -> ux_device_power_source = (configuration ->
                                            ux_configuration_descriptor.bmAttributes &
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801021e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
                                            UX_CONFIGURATION_DEVICE_SELF_POWERED) ?
                                UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 8010222:	2b00      	cmp	r3, #0
 8010224:	d001      	beq.n	801022a <_ux_host_stack_configuration_set+0x68>
 8010226:	2202      	movs	r2, #2
 8010228:	e000      	b.n	801022c <_ux_host_stack_configuration_set+0x6a>
 801022a:	2201      	movs	r2, #1
        device -> ux_device_power_source = (configuration ->
 801022c:	697b      	ldr	r3, [r7, #20]
 801022e:	615a      	str	r2, [r3, #20]
    }

    /* Return status to caller.  */
    return(status);
 8010230:	68bb      	ldr	r3, [r7, #8]
}
 8010232:	4618      	mov	r0, r3
 8010234:	3718      	adds	r7, #24
 8010236:	46bd      	mov	sp, r7
 8010238:	bd80      	pop	{r7, pc}
	...

0801023c <_ux_host_stack_device_address_set>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_address_set(UX_DEVICE *device)
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b08a      	sub	sp, #40	@ 0x28
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]


UINT            status = UX_ERROR;
 8010244:	23ff      	movs	r3, #255	@ 0xff
 8010246:	627b      	str	r3, [r7, #36]	@ 0x24
UINT            address_bit_index;
UCHAR           device_address_byte;
#endif

    /* Retrieve the pointer to the control endpoint.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	337c      	adds	r3, #124	@ 0x7c
 801024c:	617b      	str	r3, [r7, #20]

    /* Retrieve the transfer request pointer.  */
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 801024e:	697b      	ldr	r3, [r7, #20]
 8010250:	3330      	adds	r3, #48	@ 0x30
 8010252:	613b      	str	r3, [r7, #16]

    /* Initialize device address to 1.  */
    device_address =  1;
 8010254:	2301      	movs	r3, #1
 8010256:	847b      	strh	r3, [r7, #34]	@ 0x22

#if UX_MAX_DEVICES > 1

    /* We need the HCD pointer as well.  */
    hcd = UX_DEVICE_HCD_GET(device);
 8010258:	4b35      	ldr	r3, [pc, #212]	@ (8010330 <_ux_host_stack_device_address_set+0xf4>)
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	68db      	ldr	r3, [r3, #12]
 801025e:	60fb      	str	r3, [r7, #12]

    /* Calculate the new address of this device. We start with address 1.  */
    for (address_byte_index = 0; address_byte_index < 16; address_byte_index++)
 8010260:	2300      	movs	r3, #0
 8010262:	61fb      	str	r3, [r7, #28]
 8010264:	e030      	b.n	80102c8 <_ux_host_stack_device_address_set+0x8c>
    {

        /* Get the address mask byte.  */
        device_address_byte =  hcd -> ux_hcd_address[address_byte_index];
 8010266:	68fa      	ldr	r2, [r7, #12]
 8010268:	69fb      	ldr	r3, [r7, #28]
 801026a:	4413      	add	r3, r2
 801026c:	3378      	adds	r3, #120	@ 0x78
 801026e:	781b      	ldrb	r3, [r3, #0]
 8010270:	72fb      	strb	r3, [r7, #11]

        /* Scan each bit for an empty spot.  */
        for (address_bit_index = 0; address_bit_index < 8; address_bit_index++)
 8010272:	2300      	movs	r3, #0
 8010274:	61bb      	str	r3, [r7, #24]
 8010276:	e01e      	b.n	80102b6 <_ux_host_stack_device_address_set+0x7a>
        {

            if ((device_address_byte & (1 << address_bit_index)) == 0)
 8010278:	7afa      	ldrb	r2, [r7, #11]
 801027a:	69bb      	ldr	r3, [r7, #24]
 801027c:	fa42 f303 	asr.w	r3, r2, r3
 8010280:	f003 0301 	and.w	r3, r3, #1
 8010284:	2b00      	cmp	r3, #0
 8010286:	d110      	bne.n	80102aa <_ux_host_stack_device_address_set+0x6e>
            {

                /* We have found an empty spot. Reserve this address.  */
                device_address_byte = (UCHAR)((UCHAR)device_address_byte | (UCHAR)(1 << address_bit_index));
 8010288:	2201      	movs	r2, #1
 801028a:	69bb      	ldr	r3, [r7, #24]
 801028c:	fa02 f303 	lsl.w	r3, r2, r3
 8010290:	b2da      	uxtb	r2, r3
 8010292:	7afb      	ldrb	r3, [r7, #11]
 8010294:	4313      	orrs	r3, r2
 8010296:	72fb      	strb	r3, [r7, #11]

                /* Store the address mask byte.  */
                hcd -> ux_hcd_address[address_byte_index] =  device_address_byte;
 8010298:	68fa      	ldr	r2, [r7, #12]
 801029a:	69fb      	ldr	r3, [r7, #28]
 801029c:	4413      	add	r3, r2
 801029e:	3378      	adds	r3, #120	@ 0x78
 80102a0:	7afa      	ldrb	r2, [r7, #11]
 80102a2:	701a      	strb	r2, [r3, #0]

                /* OK, apply address.  */
                status = UX_SUCCESS;
 80102a4:	2300      	movs	r3, #0
 80102a6:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 80102a8:	e008      	b.n	80102bc <_ux_host_stack_device_address_set+0x80>
            }

            /* This address was already taken, increment to the next address.  */
            device_address++;
 80102aa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80102ac:	3301      	adds	r3, #1
 80102ae:	847b      	strh	r3, [r7, #34]	@ 0x22
        for (address_bit_index = 0; address_bit_index < 8; address_bit_index++)
 80102b0:	69bb      	ldr	r3, [r7, #24]
 80102b2:	3301      	adds	r3, #1
 80102b4:	61bb      	str	r3, [r7, #24]
 80102b6:	69bb      	ldr	r3, [r7, #24]
 80102b8:	2b07      	cmp	r3, #7
 80102ba:	d9dd      	bls.n	8010278 <_ux_host_stack_device_address_set+0x3c>
        }

        /* If address found, break the loop.  */
        if (status == UX_SUCCESS)
 80102bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d006      	beq.n	80102d0 <_ux_host_stack_device_address_set+0x94>
    for (address_byte_index = 0; address_byte_index < 16; address_byte_index++)
 80102c2:	69fb      	ldr	r3, [r7, #28]
 80102c4:	3301      	adds	r3, #1
 80102c6:	61fb      	str	r3, [r7, #28]
 80102c8:	69fb      	ldr	r3, [r7, #28]
 80102ca:	2b0f      	cmp	r3, #15
 80102cc:	d9cb      	bls.n	8010266 <_ux_host_stack_device_address_set+0x2a>
 80102ce:	e000      	b.n	80102d2 <_ux_host_stack_device_address_set+0x96>
        {
            break;
 80102d0:	bf00      	nop
        }
    }
    if (status == UX_ERROR)
 80102d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102d4:	2bff      	cmp	r3, #255	@ 0xff
 80102d6:	d101      	bne.n	80102dc <_ux_host_stack_device_address_set+0xa0>

        /* We should never get here!  */
        return(UX_ERROR);
 80102d8:	23ff      	movs	r3, #255	@ 0xff
 80102da:	e024      	b.n	8010326 <_ux_host_stack_device_address_set+0xea>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_ADDRESS_SET, device, device_address, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Create a transfer request for the SET_ADDRESS request.  */
    transfer_request -> ux_transfer_request_data_pointer =      UX_NULL;
 80102dc:	693b      	ldr	r3, [r7, #16]
 80102de:	2200      	movs	r2, #0
 80102e0:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  0;
 80102e2:	693b      	ldr	r3, [r7, #16]
 80102e4:	2200      	movs	r2, #0
 80102e6:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_SET_ADDRESS;
 80102e8:	693b      	ldr	r3, [r7, #16]
 80102ea:	2205      	movs	r2, #5
 80102ec:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_OUT | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 80102ee:	693b      	ldr	r3, [r7, #16]
 80102f0:	2200      	movs	r2, #0
 80102f2:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             device_address;
 80102f4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80102f6:	693b      	ldr	r3, [r7, #16]
 80102f8:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 80102fa:	693b      	ldr	r3, [r7, #16]
 80102fc:	2200      	movs	r2, #0
 80102fe:	621a      	str	r2, [r3, #32]
    status = UX_SUCCESS;
    return(status);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010300:	6938      	ldr	r0, [r7, #16]
 8010302:	f001 f947 	bl	8011594 <_ux_host_stack_transfer_request>
 8010306:	6278      	str	r0, [r7, #36]	@ 0x24

    /* Now, this address will be the one used in future transfers.  The transfer may have failed and therefore
        all the device resources including the new address will be free.*/
    device -> ux_device_address =  (ULONG) device_address;
 8010308:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	60da      	str	r2, [r3, #12]

    /* Check completion status.  */
    if (status == UX_SUCCESS)
 801030e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010310:	2b00      	cmp	r3, #0
 8010312:	d107      	bne.n	8010324 <_ux_host_stack_device_address_set+0xe8>
    {

        /* Mark the device as ADDRESSED now.  */
        device -> ux_device_state = UX_DEVICE_ADDRESSED;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	2202      	movs	r2, #2
 8010318:	609a      	str	r2, [r3, #8]

        /* Some devices need some time to accept this address.  */
        _ux_utility_delay_ms(UX_DEVICE_ADDRESS_SET_WAIT);
 801031a:	2032      	movs	r0, #50	@ 0x32
 801031c:	f001 fac0 	bl	80118a0 <_ux_utility_delay_ms>

        /* Return successful status.  */
        return(status);
 8010320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010322:	e000      	b.n	8010326 <_ux_host_stack_device_address_set+0xea>
    {

        /* We have an error at the first device transaction. This is mostly
            due to the device having failed on the reset after power up.
            we will try again either at the root hub or regular hub. */   
        return(status);
 8010324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
#endif
}
 8010326:	4618      	mov	r0, r3
 8010328:	3728      	adds	r7, #40	@ 0x28
 801032a:	46bd      	mov	sp, r7
 801032c:	bd80      	pop	{r7, pc}
 801032e:	bf00      	nop
 8010330:	20015fc4 	.word	0x20015fc4

08010334 <_ux_host_stack_device_configuration_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_configuration_get(UX_DEVICE *device, UINT configuration_index,
                                                        UX_CONFIGURATION **configuration)
{
 8010334:	b580      	push	{r7, lr}
 8010336:	b086      	sub	sp, #24
 8010338:	af00      	add	r7, sp, #0
 801033a:	60f8      	str	r0, [r7, #12]
 801033c:	60b9      	str	r1, [r7, #8]
 801033e:	607a      	str	r2, [r7, #4]

UINT                    current_configuration_index;
UX_CONFIGURATION        *current_configuration;

    /* Do a sanity check on the device handle.  */
    if (device -> ux_device_handle != (ULONG) (ALIGN_TYPE) device)
 8010340:	68fb      	ldr	r3, [r7, #12]
 8010342:	681a      	ldr	r2, [r3, #0]
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	429a      	cmp	r2, r3
 8010348:	d006      	beq.n	8010358 <_ux_host_stack_device_configuration_get+0x24>
    {
        
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DEVICE_HANDLE_UNKNOWN);
 801034a:	2250      	movs	r2, #80	@ 0x50
 801034c:	2104      	movs	r1, #4
 801034e:	2002      	movs	r0, #2
 8010350:	f001 f9d2 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_DEVICE_HANDLE_UNKNOWN);
 8010354:	2350      	movs	r3, #80	@ 0x50
 8010356:	e01d      	b.n	8010394 <_ux_host_stack_device_configuration_get+0x60>
    }
        
    /* Start with the configuration attached to the device.  */
    current_configuration =  device -> ux_device_first_configuration;
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801035c:	613b      	str	r3, [r7, #16]

    /* The first configuration has the index 0.  */    
    current_configuration_index =  0;
 801035e:	2300      	movs	r3, #0
 8010360:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the configurations until we found the right one.  */        
    while (current_configuration != UX_NULL)
 8010362:	e00e      	b.n	8010382 <_ux_host_stack_device_configuration_get+0x4e>
    {

        /* Check if the configuration index matches the current one.  */
        if (configuration_index == current_configuration_index)
 8010364:	68ba      	ldr	r2, [r7, #8]
 8010366:	697b      	ldr	r3, [r7, #20]
 8010368:	429a      	cmp	r2, r3
 801036a:	d104      	bne.n	8010376 <_ux_host_stack_device_configuration_get+0x42>
        {

            /* Return the configuration pointer.  */
            *configuration =  current_configuration;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	693a      	ldr	r2, [r7, #16]
 8010370:	601a      	str	r2, [r3, #0]

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_CONFIGURATION_GET, device, current_configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

            /* Return successful completion.  */
            return(UX_SUCCESS);
 8010372:	2300      	movs	r3, #0
 8010374:	e00e      	b.n	8010394 <_ux_host_stack_device_configuration_get+0x60>
        }
        
        /* Move to the next configuration.  */
        current_configuration =  current_configuration -> ux_configuration_next_configuration;
 8010376:	693b      	ldr	r3, [r7, #16]
 8010378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801037a:	613b      	str	r3, [r7, #16]
        
        /* Move to the next index.  */
        current_configuration_index++;
 801037c:	697b      	ldr	r3, [r7, #20]
 801037e:	3301      	adds	r3, #1
 8010380:	617b      	str	r3, [r7, #20]
    while (current_configuration != UX_NULL)
 8010382:	693b      	ldr	r3, [r7, #16]
 8010384:	2b00      	cmp	r3, #0
 8010386:	d1ed      	bne.n	8010364 <_ux_host_stack_device_configuration_get+0x30>
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_CONFIGURATION_HANDLE_UNKNOWN);
 8010388:	2251      	movs	r2, #81	@ 0x51
 801038a:	2104      	movs	r1, #4
 801038c:	2002      	movs	r0, #2
 801038e:	f001 f9b3 	bl	80116f8 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
    /* Return an error.  */
    return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 8010392:	2351      	movs	r3, #81	@ 0x51
}
 8010394:	4618      	mov	r0, r3
 8010396:	3718      	adds	r7, #24
 8010398:	46bd      	mov	sp, r7
 801039a:	bd80      	pop	{r7, pc}

0801039c <_ux_host_stack_device_configuration_select>:
/*                                            refine power usage check,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_configuration_select(UX_CONFIGURATION *configuration)
{
 801039c:	b580      	push	{r7, lr}
 801039e:	b086      	sub	sp, #24
 80103a0:	af00      	add	r7, sp, #0
 80103a2:	6078      	str	r0, [r7, #4]
UX_DEVICE               *device;
UX_CONFIGURATION        *current_configuration;
UINT                    status;
    
    /* Check for validity of the configuration handle.  */
    if (configuration -> ux_configuration_handle != (ULONG) (ALIGN_TYPE) configuration)
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	681a      	ldr	r2, [r3, #0]
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	429a      	cmp	r2, r3
 80103ac:	d006      	beq.n	80103bc <_ux_host_stack_device_configuration_select+0x20>
    {
    
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_CONFIGURATION_HANDLE_UNKNOWN);
 80103ae:	2251      	movs	r2, #81	@ 0x51
 80103b0:	2104      	movs	r1, #4
 80103b2:	2002      	movs	r0, #2
 80103b4:	f001 f9a0 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 80103b8:	2351      	movs	r3, #81	@ 0x51
 80103ba:	e02e      	b.n	801041a <_ux_host_stack_device_configuration_select+0x7e>
    }

    /* Get the device container for this configuration.  */       
    device =  configuration -> ux_configuration_device;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80103c0:	617b      	str	r3, [r7, #20]
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_CONFIGURATION_SELECT, device, configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* We need to check the amount of power the bus powered device is consuming
       before switch configuration. Otherwise we may run the risk of
       an over current fault. */
    if (((configuration -> ux_configuration_descriptor.bmAttributes & UX_CONFIGURATION_DEVICE_SELF_POWERED) == 0) &&
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d10d      	bne.n	80103ea <_ux_host_stack_device_configuration_select+0x4e>
         (configuration -> ux_configuration_descriptor.MaxPower > UX_DEVICE_MAX_POWER_GET(device)))
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80103d2:	697b      	ldr	r3, [r7, #20]
 80103d4:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
    if (((configuration -> ux_configuration_descriptor.bmAttributes & UX_CONFIGURATION_DEVICE_SELF_POWERED) == 0) &&
 80103d8:	429a      	cmp	r2, r3
 80103da:	d906      	bls.n	80103ea <_ux_host_stack_device_configuration_select+0x4e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_OVER_CURRENT_CONDITION);
 80103dc:	2243      	movs	r2, #67	@ 0x43
 80103de:	2104      	movs	r1, #4
 80103e0:	2002      	movs	r0, #2
 80103e2:	f001 f989 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_OVER_CURRENT_CONDITION, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_OVER_CURRENT_CONDITION);
 80103e6:	2343      	movs	r3, #67	@ 0x43
 80103e8:	e017      	b.n	801041a <_ux_host_stack_device_configuration_select+0x7e>
    }

    /* Check for the state of the device . If the device is already configured, 
       we need to cancel the existing configuration before enabling this one.   */
    if (device -> ux_device_state == UX_DEVICE_CONFIGURED)
 80103ea:	697b      	ldr	r3, [r7, #20]
 80103ec:	689b      	ldr	r3, [r3, #8]
 80103ee:	2b03      	cmp	r3, #3
 80103f0:	d105      	bne.n	80103fe <_ux_host_stack_device_configuration_select+0x62>
    {

        /* The device is configured. Get the first configuration pointer.  */
        current_configuration =  device -> ux_device_current_configuration;
 80103f2:	697b      	ldr	r3, [r7, #20]
 80103f4:	699b      	ldr	r3, [r3, #24]
 80103f6:	613b      	str	r3, [r7, #16]

        /* Deselect this instance */
        _ux_host_stack_configuration_instance_delete(current_configuration);
 80103f8:	6938      	ldr	r0, [r7, #16]
 80103fa:	f7ff fdfb 	bl	800fff4 <_ux_host_stack_configuration_instance_delete>
    }

    /* The device can now be configured.  */
    status =  _ux_host_stack_configuration_set(configuration);
 80103fe:	6878      	ldr	r0, [r7, #4]
 8010400:	f7ff fedf 	bl	80101c2 <_ux_host_stack_configuration_set>
 8010404:	60f8      	str	r0, [r7, #12]
    if (status != UX_SUCCESS)
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	2b00      	cmp	r3, #0
 801040a:	d001      	beq.n	8010410 <_ux_host_stack_device_configuration_select+0x74>
        return(status);
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	e004      	b.n	801041a <_ux_host_stack_device_configuration_select+0x7e>

    /* Create the configuration instance.  */
    status =  _ux_host_stack_configuration_instance_create(configuration);
 8010410:	6878      	ldr	r0, [r7, #4]
 8010412:	f7ff fdcf 	bl	800ffb4 <_ux_host_stack_configuration_instance_create>
 8010416:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8010418:	68fb      	ldr	r3, [r7, #12]
}
 801041a:	4618      	mov	r0, r3
 801041c:	3718      	adds	r7, #24
 801041e:	46bd      	mov	sp, r7
 8010420:	bd80      	pop	{r7, pc}
	...

08010424 <_ux_host_stack_device_descriptor_read>:
/*                                            added class code checking,  */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_descriptor_read(UX_DEVICE *device)
{
 8010424:	b580      	push	{r7, lr}
 8010426:	b086      	sub	sp, #24
 8010428:	af00      	add	r7, sp, #0
 801042a:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_DESCRIPTOR_READ, device, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Retrieve the pointer to the control endpoint.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	337c      	adds	r3, #124	@ 0x7c
 8010430:	613b      	str	r3, [r7, #16]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8010432:	693b      	ldr	r3, [r7, #16]
 8010434:	3330      	adds	r3, #48	@ 0x30
 8010436:	60fb      	str	r3, [r7, #12]

    /* Need to allocate memory for the descriptor.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_DEVICE_DESCRIPTOR_LENGTH);
 8010438:	2212      	movs	r2, #18
 801043a:	2101      	movs	r1, #1
 801043c:	f04f 30ff 	mov.w	r0, #4294967295
 8010440:	f001 fab6 	bl	80119b0 <_ux_utility_memory_allocate>
 8010444:	60b8      	str	r0, [r7, #8]
    if (descriptor == UX_NULL)
 8010446:	68bb      	ldr	r3, [r7, #8]
 8010448:	2b00      	cmp	r3, #0
 801044a:	d101      	bne.n	8010450 <_ux_host_stack_device_descriptor_read+0x2c>
        return(UX_MEMORY_INSUFFICIENT);
 801044c:	2312      	movs	r3, #18
 801044e:	e078      	b.n	8010542 <_ux_host_stack_device_descriptor_read+0x11e>

    /* Create a transfer_request for the GET_DESCRIPTOR request. The first transfer_request asks 
       for the first 8 bytes only. This way we will know the real MaxPacketSize
       value for the control endpoint.  */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	68ba      	ldr	r2, [r7, #8]
 8010454:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  8;
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	2208      	movs	r2, #8
 801045a:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	2206      	movs	r2, #6
 8010460:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	2280      	movs	r2, #128	@ 0x80
 8010466:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             UX_DEVICE_DESCRIPTOR_ITEM << 8;
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801046e:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	2200      	movs	r2, #0
 8010474:	621a      	str	r2, [r3, #32]
    status = UX_SUCCESS;
    return(status);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010476:	68f8      	ldr	r0, [r7, #12]
 8010478:	f001 f88c 	bl	8011594 <_ux_host_stack_transfer_request>
 801047c:	6178      	str	r0, [r7, #20]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == 8))
 801047e:	697b      	ldr	r3, [r7, #20]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d10f      	bne.n	80104a4 <_ux_host_stack_device_descriptor_read+0x80>
 8010484:	68fb      	ldr	r3, [r7, #12]
 8010486:	691b      	ldr	r3, [r3, #16]
 8010488:	2b08      	cmp	r3, #8
 801048a:	d10b      	bne.n	80104a4 <_ux_host_stack_device_descriptor_read+0x80>
    {

        /* Parse the device descriptor and create the local descriptor.  */
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
                                                                                (UCHAR *) &device -> ux_device_descriptor);
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	3344      	adds	r3, #68	@ 0x44
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
 8010490:	220e      	movs	r2, #14
 8010492:	492e      	ldr	r1, [pc, #184]	@ (801054c <_ux_host_stack_device_descriptor_read+0x128>)
 8010494:	68b8      	ldr	r0, [r7, #8]
 8010496:	f001 fa1d 	bl	80118d4 <_ux_utility_descriptor_parse>
        /* Return completion status.  */
        return(status);             
    }

    /* Validate the bMaxPacketSize0.  */
    if (device -> ux_device_descriptor.bMaxPacketSize0 != 8 &&
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801049e:	2b08      	cmp	r3, #8
 80104a0:	d105      	bne.n	80104ae <_ux_host_stack_device_descriptor_read+0x8a>
 80104a2:	e015      	b.n	80104d0 <_ux_host_stack_device_descriptor_read+0xac>
        _ux_utility_memory_free(descriptor);
 80104a4:	68b8      	ldr	r0, [r7, #8]
 80104a6:	f001 fbc9 	bl	8011c3c <_ux_utility_memory_free>
        return(status);             
 80104aa:	697b      	ldr	r3, [r7, #20]
 80104ac:	e049      	b.n	8010542 <_ux_host_stack_device_descriptor_read+0x11e>
        device -> ux_device_descriptor.bMaxPacketSize0 != 16 &&
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
    if (device -> ux_device_descriptor.bMaxPacketSize0 != 8 &&
 80104b2:	2b10      	cmp	r3, #16
 80104b4:	d00c      	beq.n	80104d0 <_ux_host_stack_device_descriptor_read+0xac>
        device -> ux_device_descriptor.bMaxPacketSize0 != 32 &&
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        device -> ux_device_descriptor.bMaxPacketSize0 != 16 &&
 80104ba:	2b20      	cmp	r3, #32
 80104bc:	d008      	beq.n	80104d0 <_ux_host_stack_device_descriptor_read+0xac>
        device -> ux_device_descriptor.bMaxPacketSize0 != 64)
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        device -> ux_device_descriptor.bMaxPacketSize0 != 32 &&
 80104c2:	2b40      	cmp	r3, #64	@ 0x40
 80104c4:	d004      	beq.n	80104d0 <_ux_host_stack_device_descriptor_read+0xac>
    {
        _ux_utility_memory_free(descriptor);
 80104c6:	68b8      	ldr	r0, [r7, #8]
 80104c8:	f001 fbb8 	bl	8011c3c <_ux_utility_memory_free>
        return(UX_DESCRIPTOR_CORRUPTED);
 80104cc:	2342      	movs	r3, #66	@ 0x42
 80104ce:	e038      	b.n	8010542 <_ux_host_stack_device_descriptor_read+0x11e>
        return(UX_DESCRIPTOR_CORRUPTED);
    }
#endif

    /* Update the max packet size value for the endpoint.  */
    control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize = device -> ux_device_descriptor.bMaxPacketSize0;
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80104d4:	693b      	ldr	r3, [r7, #16]
 80104d6:	61da      	str	r2, [r3, #28]

    /* Create a transfer_request for the GET_DESCRIPTOR request. This time, we have the complete length */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	68ba      	ldr	r2, [r7, #8]
 80104dc:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	2212      	movs	r2, #18
 80104e2:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	2206      	movs	r2, #6
 80104e8:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	2280      	movs	r2, #128	@ 0x80
 80104ee:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             UX_DEVICE_DESCRIPTOR_ITEM << 8;
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80104f6:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	2200      	movs	r2, #0
 80104fc:	621a      	str	r2, [r3, #32]
    transfer_request -> ux_transfer_request_packet_length =     device -> ux_device_descriptor.bMaxPacketSize0;
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010506:	68f8      	ldr	r0, [r7, #12]
 8010508:	f001 f844 	bl	8011594 <_ux_host_stack_transfer_request>
 801050c:	6178      	str	r0, [r7, #20]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == UX_DEVICE_DESCRIPTOR_LENGTH))
 801050e:	697b      	ldr	r3, [r7, #20]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d10b      	bne.n	801052c <_ux_host_stack_device_descriptor_read+0x108>
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	691b      	ldr	r3, [r3, #16]
 8010518:	2b12      	cmp	r3, #18
 801051a:	d107      	bne.n	801052c <_ux_host_stack_device_descriptor_read+0x108>
    {

        /* Parse the device descriptor and create the local descriptor.  */
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
                                                                    (UCHAR *) &device -> ux_device_descriptor);
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	3344      	adds	r3, #68	@ 0x44
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
 8010520:	220e      	movs	r2, #14
 8010522:	490a      	ldr	r1, [pc, #40]	@ (801054c <_ux_host_stack_device_descriptor_read+0x128>)
 8010524:	68b8      	ldr	r0, [r7, #8]
 8010526:	f001 f9d5 	bl	80118d4 <_ux_utility_descriptor_parse>
 801052a:	e006      	b.n	801053a <_ux_host_stack_device_descriptor_read+0x116>
    }
    else
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 801052c:	2242      	movs	r2, #66	@ 0x42
 801052e:	2104      	movs	r1, #4
 8010530:	2002      	movs	r0, #2
 8010532:	f001 f8e1 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* The device descriptor does not contain the right amount of data. Maybe corruption.  */
        status =  UX_DESCRIPTOR_CORRUPTED;
 8010536:	2342      	movs	r3, #66	@ 0x42
 8010538:	617b      	str	r3, [r7, #20]
    }
    
    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 801053a:	68b8      	ldr	r0, [r7, #8]
 801053c:	f001 fb7e 	bl	8011c3c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);             
 8010540:	697b      	ldr	r3, [r7, #20]
#endif
}
 8010542:	4618      	mov	r0, r3
 8010544:	3718      	adds	r7, #24
 8010546:	46bd      	mov	sp, r7
 8010548:	bd80      	pop	{r7, pc}
 801054a:	bf00      	nop
 801054c:	20000040 	.word	0x20000040

08010550 <_ux_host_stack_device_remove>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_remove(UX_HCD *hcd, UX_DEVICE *parent, UINT port_index)
{
 8010550:	b580      	push	{r7, lr}
 8010552:	b096      	sub	sp, #88	@ 0x58
 8010554:	af00      	add	r7, sp, #0
 8010556:	60f8      	str	r0, [r7, #12]
 8010558:	60b9      	str	r1, [r7, #8]
 801055a:	607a      	str	r2, [r7, #4]
UX_INTERFACE                *interface;
UX_HOST_CLASS_COMMAND       command;

    /* We need to find the device descriptor for the removed device. We can find it
       with the parent device and the port it was attached to. Start with the first device.  */
    device =  _ux_system_host -> ux_system_host_device_array;
 801055c:	4b42      	ldr	r3, [pc, #264]	@ (8010668 <_ux_host_stack_device_remove+0x118>)
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	695b      	ldr	r3, [r3, #20]
 8010562:	653b      	str	r3, [r7, #80]	@ 0x50

#if UX_MAX_DEVICES > 1
    /* Start at the beginning of the list.  */
    container_index =  0;
 8010564:	2300      	movs	r3, #0
 8010566:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Search the list until the end.  */
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 8010568:	e019      	b.n	801059e <_ux_host_stack_device_remove+0x4e>
    {

        /* Until we have found a used entry.  */
        if (device -> ux_device_handle != UX_UNUSED)
 801056a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	2b00      	cmp	r3, #0
 8010570:	d011      	beq.n	8010596 <_ux_host_stack_device_remove+0x46>
        {

            /* Check for the parent device and the port location and the controller.  */
            if( UX_DEVICE_PARENT_MATCH(device, parent) &&
 8010572:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010574:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8010578:	68ba      	ldr	r2, [r7, #8]
 801057a:	429a      	cmp	r2, r3
 801057c:	d10b      	bne.n	8010596 <_ux_host_stack_device_remove+0x46>
                UX_DEVICE_PORT_LOCATION_MATCH(device, port_index) &&
 801057e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010580:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
            if( UX_DEVICE_PARENT_MATCH(device, parent) &&
 8010584:	687a      	ldr	r2, [r7, #4]
 8010586:	429a      	cmp	r2, r3
 8010588:	d105      	bne.n	8010596 <_ux_host_stack_device_remove+0x46>
                UX_DEVICE_HCD_MATCH(device, hcd))
 801058a:	4b37      	ldr	r3, [pc, #220]	@ (8010668 <_ux_host_stack_device_remove+0x118>)
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	68db      	ldr	r3, [r3, #12]
                UX_DEVICE_PORT_LOCATION_MATCH(device, port_index) &&
 8010590:	68fa      	ldr	r2, [r7, #12]
 8010592:	429a      	cmp	r2, r3
 8010594:	d00c      	beq.n	80105b0 <_ux_host_stack_device_remove+0x60>
                break;
        }

        /* Move to the next device entry.  */
        device++;
 8010596:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010598:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 801059c:	653b      	str	r3, [r7, #80]	@ 0x50
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 801059e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80105a0:	1c5a      	adds	r2, r3, #1
 80105a2:	657a      	str	r2, [r7, #84]	@ 0x54
 80105a4:	4a30      	ldr	r2, [pc, #192]	@ (8010668 <_ux_host_stack_device_remove+0x118>)
 80105a6:	6812      	ldr	r2, [r2, #0]
 80105a8:	6912      	ldr	r2, [r2, #16]
 80105aa:	4293      	cmp	r3, r2
 80105ac:	d3dd      	bcc.n	801056a <_ux_host_stack_device_remove+0x1a>
 80105ae:	e000      	b.n	80105b2 <_ux_host_stack_device_remove+0x62>
                break;
 80105b0:	bf00      	nop
    }

    /* Device not found.  */
    if (container_index > _ux_system_host -> ux_system_host_max_devices)
 80105b2:	4b2d      	ldr	r3, [pc, #180]	@ (8010668 <_ux_host_stack_device_remove+0x118>)
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	691b      	ldr	r3, [r3, #16]
 80105b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80105ba:	429a      	cmp	r2, r3
 80105bc:	d906      	bls.n	80105cc <_ux_host_stack_device_remove+0x7c>
        !UX_DEVICE_HCD_MATCH(device, hcd))
#endif
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DEVICE_HANDLE_UNKNOWN);
 80105be:	2250      	movs	r2, #80	@ 0x50
 80105c0:	2104      	movs	r1, #4
 80105c2:	2002      	movs	r0, #2
 80105c4:	f001 f898 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* We get here when we could not find the device.  */
        return(UX_DEVICE_HANDLE_UNKNOWN);
 80105c8:	2350      	movs	r3, #80	@ 0x50
 80105ca:	e048      	b.n	801065e <_ux_host_stack_device_remove+0x10e>

    /* If trace is enabled, unregister this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* We have found the device to be removed. */
    device -> ux_device_state = UX_DEVICE_REMOVED;
 80105cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105ce:	220a      	movs	r2, #10
 80105d0:	609a      	str	r2, [r3, #8]

    /* We have found the device to be removed. Initialize the class
        command with the generic parameters.  */
    command.ux_host_class_command_request =  UX_HOST_CLASS_COMMAND_DEACTIVATE;
 80105d2:	2303      	movs	r3, #3
 80105d4:	617b      	str	r3, [r7, #20]

    /* The device may have a class associated with the device container or its interfaces.  */
    if (device -> ux_device_class_instance != UX_NULL)
 80105d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d00a      	beq.n	80105f4 <_ux_host_stack_device_remove+0xa4>
    {

        /* We need to stop the class instance for the device.  */
        command.ux_host_class_command_instance =  device -> ux_device_class_instance;
 80105de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105e2:	61fb      	str	r3, [r7, #28]

        /* Call the class.  */
        device -> ux_device_class -> ux_host_class_entry_function(&command);
 80105e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105ea:	f107 0214 	add.w	r2, r7, #20
 80105ee:	4610      	mov	r0, r2
 80105f0:	4798      	blx	r3
 80105f2:	e01d      	b.n	8010630 <_ux_host_stack_device_remove+0xe0>
    }
    else
    {

        /* Search for the active configuration.  */
        configuration =  device -> ux_device_current_configuration;
 80105f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105f6:	699b      	ldr	r3, [r3, #24]
 80105f8:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* If configuration is activated.  */
        if (configuration != UX_NULL)
 80105fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d017      	beq.n	8010630 <_ux_host_stack_device_remove+0xe0>
        {

            /* We have the correct configuration, search the interface(s).  */
            interface =  configuration -> ux_configuration_first_interface;
 8010600:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010604:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Loop to perform the search.  */
            while (interface != UX_NULL)
 8010606:	e010      	b.n	801062a <_ux_host_stack_device_remove+0xda>
            {

                /* Check if an instance of the interface is present.  */
                if (interface -> ux_interface_class_instance != UX_NULL)
 8010608:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801060a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801060c:	2b00      	cmp	r3, #0
 801060e:	d009      	beq.n	8010624 <_ux_host_stack_device_remove+0xd4>
                {

                    /* We need to stop the class instance for the device.  */
                    command.ux_host_class_command_instance =  interface -> ux_interface_class_instance;
 8010610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010612:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010614:	61fb      	str	r3, [r7, #28]

                    /* Call the class.  */
                    interface -> ux_interface_class -> ux_host_class_entry_function(&command);
 8010616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801061a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801061c:	f107 0214 	add.w	r2, r7, #20
 8010620:	4610      	mov	r0, r2
 8010622:	4798      	blx	r3
                }

                /* Move to next interface.  */
                interface =  interface -> ux_interface_next_interface;
 8010624:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010628:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (interface != UX_NULL)
 801062a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801062c:	2b00      	cmp	r3, #0
 801062e:	d1eb      	bne.n	8010608 <_ux_host_stack_device_remove+0xb8>
            }
        }
    }

    /* Notify application for disconnection of existing physical device.  */
    if (_ux_system_host -> ux_system_host_change_function)
 8010630:	4b0d      	ldr	r3, [pc, #52]	@ (8010668 <_ux_host_stack_device_remove+0x118>)
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8010638:	2b00      	cmp	r3, #0
 801063a:	d007      	beq.n	801064c <_ux_host_stack_device_remove+0xfc>
    {
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_DISCONNECTION, UX_NULL, (VOID*)device);
 801063c:	4b0a      	ldr	r3, [pc, #40]	@ (8010668 <_ux_host_stack_device_remove+0x118>)
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8010644:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010646:	2100      	movs	r1, #0
 8010648:	2082      	movs	r0, #130	@ 0x82
 801064a:	4798      	blx	r3
    }

    /* Now all the resources for this device must be free.  */
    _ux_host_stack_device_resources_free(device);
 801064c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801064e:	f000 f80d 	bl	801066c <_ux_host_stack_device_resources_free>

    /* Decrement the number of devices on this bus.  */
    hcd -> ux_hcd_nb_devices--;
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010656:	1e5a      	subs	r2, r3, #1
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* We are done with this device removal.  */
    return(UX_SUCCESS);
 801065c:	2300      	movs	r3, #0
}
 801065e:	4618      	mov	r0, r3
 8010660:	3758      	adds	r7, #88	@ 0x58
 8010662:	46bd      	mov	sp, r7
 8010664:	bd80      	pop	{r7, pc}
 8010666:	bf00      	nop
 8010668:	20015fc4 	.word	0x20015fc4

0801066c <_ux_host_stack_device_resources_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_resources_free(UX_DEVICE *device)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b08c      	sub	sp, #48	@ 0x30
 8010670:	af00      	add	r7, sp, #0
 8010672:	6078      	str	r0, [r7, #4]
    device -> ux_device_flags = 0;

#endif

    /* Set the alternate setting to zero.  */
    current_alternate_setting = 0;
 8010674:	2300      	movs	r3, #0
 8010676:	623b      	str	r3, [r7, #32]

    /* Get the first configuration registered to the device.  */
    configuration =  device -> ux_device_first_configuration;
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801067c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Parse all the configurations, remove all resources for the possible configuration.  */
    while (configuration != UX_NULL)
 801067e:	e034      	b.n	80106ea <_ux_host_stack_device_resources_free+0x7e>
    {
        
        /* We have the correct configuration, search the interface(s).  */
        interface =  configuration -> ux_configuration_first_interface;
 8010680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010684:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Parse all the interfaces.  */
        while (interface != UX_NULL)
 8010686:	e025      	b.n	80106d4 <_ux_host_stack_device_resources_free+0x68>
        {

            /* The alternate setting 0 has the selected alternate setting value.  */
            if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 8010688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801068a:	699b      	ldr	r3, [r3, #24]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d102      	bne.n	8010696 <_ux_host_stack_device_resources_free+0x2a>
                current_alternate_setting = interface -> ux_interface_current_alternate_setting;
 8010690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010692:	689b      	ldr	r3, [r3, #8]
 8010694:	623b      	str	r3, [r7, #32]

            /* If this is the selected interface, we need to free all the endpoints 
            attached to the alternate setting for this interface.  */
            endpoint =  interface -> ux_interface_first_endpoint;
 8010696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801069a:	627b      	str	r3, [r7, #36]	@ 0x24
            
            /* Parse all the endpoints.  */
            while (endpoint != UX_NULL)
 801069c:	e00f      	b.n	80106be <_ux_host_stack_device_resources_free+0x52>
            {

                /* Check if this is the selected interface.  */
                if (interface -> ux_interface_descriptor.bAlternateSetting == current_alternate_setting)
 801069e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106a0:	699b      	ldr	r3, [r3, #24]
 80106a2:	6a3a      	ldr	r2, [r7, #32]
 80106a4:	429a      	cmp	r2, r3
 80106a6:	d102      	bne.n	80106ae <_ux_host_stack_device_resources_free+0x42>
                {

                    /* Delete the endpoint instance first.  */
                    _ux_host_stack_endpoint_instance_delete(endpoint);
 80106a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80106aa:	f000 f8c3 	bl	8010834 <_ux_host_stack_endpoint_instance_delete>
                }

                /* Memorize the endpoint container address.  */
                container =  (VOID *) endpoint;                  
 80106ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106b0:	60fb      	str	r3, [r7, #12]
                
                /* Get the next endpoint.  */      
                endpoint =  endpoint -> ux_endpoint_next_endpoint;
 80106b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106b6:	627b      	str	r3, [r7, #36]	@ 0x24
                
                /* Delete the endpoint container.  */
                _ux_utility_memory_free(container);
 80106b8:	68f8      	ldr	r0, [r7, #12]
 80106ba:	f001 fabf 	bl	8011c3c <_ux_utility_memory_free>
            while (endpoint != UX_NULL)
 80106be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d1ec      	bne.n	801069e <_ux_host_stack_device_resources_free+0x32>
            }
            
            
            /* Memorize the interface container address.  */
            container =  (VOID *) interface;                  
 80106c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106c6:	60fb      	str	r3, [r7, #12]
                
            /* Get the next interface.  */      
            interface =  interface -> ux_interface_next_interface;
 80106c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80106cc:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Delete the interface container.  */
            _ux_utility_memory_free(container);
 80106ce:	68f8      	ldr	r0, [r7, #12]
 80106d0:	f001 fab4 	bl	8011c3c <_ux_utility_memory_free>
        while (interface != UX_NULL)
 80106d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d1d6      	bne.n	8010688 <_ux_host_stack_device_resources_free+0x1c>
        }

        /* Memorize this configuration address before we free it.  */
        container =  (VOID *) configuration;
 80106da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106dc:	60fb      	str	r3, [r7, #12]

        /* Move to the next configuration in the list.  */
        configuration =  configuration -> ux_configuration_next_configuration;                                
 80106de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80106e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Free the configuration.  */
        _ux_utility_memory_free(container);
 80106e4:	68f8      	ldr	r0, [r7, #12]
 80106e6:	f001 faa9 	bl	8011c3c <_ux_utility_memory_free>
    while (configuration != UX_NULL)
 80106ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d1c7      	bne.n	8010680 <_ux_host_stack_device_resources_free+0x14>
    }                       

    /* We need the HCD address for the control endpoint removal and to free
       the device address.  */
    hcd = UX_DEVICE_HCD_GET(device);
 80106f0:	4b29      	ldr	r3, [pc, #164]	@ (8010798 <_ux_host_stack_device_resources_free+0x12c>)
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	68db      	ldr	r3, [r3, #12]
 80106f6:	61fb      	str	r3, [r7, #28]

    /* Was the control endpoint already created ? */
    if (device -> ux_device_control_endpoint.ux_endpoint_state != 0)
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d00e      	beq.n	8010720 <_ux_host_stack_device_resources_free+0xb4>
    {

        /* There may be pending transactions on the control endpoint. They need to be aborted.  */
        _ux_host_stack_endpoint_transfer_abort(&device -> ux_device_control_endpoint);
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	337c      	adds	r3, #124	@ 0x7c
 8010706:	4618      	mov	r0, r3
 8010708:	f000 f8c0 	bl	801088c <_ux_host_stack_endpoint_transfer_abort>
    
        /* The enumeration thread needs to sleep a while to allow the application or the class that may be using
            the control endpoint to exit properly.  */
        _ux_host_thread_schedule_other(UX_THREAD_PRIORITY_ENUM); 
 801070c:	2014      	movs	r0, #20
 801070e:	f001 fd17 	bl	8012140 <_ux_utility_thread_schedule_other>
    
        /* The control endpoint should be destroyed at the HCD level.  */
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_DESTROY_ENDPOINT, (VOID *) &device -> ux_device_control_endpoint);
 8010712:	69fb      	ldr	r3, [r7, #28]
 8010714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010716:	687a      	ldr	r2, [r7, #4]
 8010718:	327c      	adds	r2, #124	@ 0x7c
 801071a:	210f      	movs	r1, #15
 801071c:	69f8      	ldr	r0, [r7, #28]
 801071e:	4798      	blx	r3
    }

    /* The semaphore attached to the control endpoint must be destroyed.  */
    _ux_host_semaphore_delete(&device -> ux_device_control_endpoint.ux_endpoint_transfer_request.ux_transfer_request_semaphore);
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	33f0      	adds	r3, #240	@ 0xf0
 8010724:	4618      	mov	r0, r3
 8010726:	f001 fbd6 	bl	8011ed6 <_ux_utility_semaphore_delete>

#if UX_MAX_DEVICES > 1
    /* Check if the device had an assigned address.  */
    if (device -> ux_device_address != 0)    
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	68db      	ldr	r3, [r3, #12]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d01f      	beq.n	8010772 <_ux_host_stack_device_resources_free+0x106>

        /* The USB address of this device can now be returned to the pool
           We need the HCD pointer for this operation.  */

        /* Calculate in which byte index the device address belongs.  */
        device_address_byte_index =  (UINT) (device -> ux_device_address-1)/8;        
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	68db      	ldr	r3, [r3, #12]
 8010736:	3b01      	subs	r3, #1
 8010738:	08db      	lsrs	r3, r3, #3
 801073a:	61bb      	str	r3, [r7, #24]

        /* Now calculate the amount left in the byte index in bit.  */
        device_address_bit_index =  (UINT) (device -> ux_device_address-1)%8;     
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	68db      	ldr	r3, [r3, #12]
 8010740:	3b01      	subs	r3, #1
 8010742:	f003 0307 	and.w	r3, r3, #7
 8010746:	617b      	str	r3, [r7, #20]

        /* Build the mask for the address.  */
        device_address_byte =  (UCHAR)(1 << device_address_bit_index);
 8010748:	2201      	movs	r2, #1
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	fa02 f303 	lsl.w	r3, r2, r3
 8010750:	74fb      	strb	r3, [r7, #19]

        /* Free the address.  */
        hcd -> ux_hcd_address[device_address_byte_index] &=  (UCHAR)~device_address_byte;
 8010752:	69fa      	ldr	r2, [r7, #28]
 8010754:	69bb      	ldr	r3, [r7, #24]
 8010756:	4413      	add	r3, r2
 8010758:	3378      	adds	r3, #120	@ 0x78
 801075a:	781a      	ldrb	r2, [r3, #0]
 801075c:	7cfb      	ldrb	r3, [r7, #19]
 801075e:	43db      	mvns	r3, r3
 8010760:	b2db      	uxtb	r3, r3
 8010762:	4013      	ands	r3, r2
 8010764:	b2d9      	uxtb	r1, r3
 8010766:	69fa      	ldr	r2, [r7, #28]
 8010768:	69bb      	ldr	r3, [r7, #24]
 801076a:	4413      	add	r3, r2
 801076c:	3378      	adds	r3, #120	@ 0x78
 801076e:	460a      	mov	r2, r1
 8010770:	701a      	strb	r2, [r3, #0]
    }
#endif

    /* The semaphore for endpoint 0 protection must be destroyed.  */
    _ux_host_semaphore_delete(&device -> ux_device_protection_semaphore);
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	331c      	adds	r3, #28
 8010776:	4618      	mov	r0, r3
 8010778:	f001 fbad 	bl	8011ed6 <_ux_utility_semaphore_delete>

    /* Now this device can be free and its container return to the pool.  */
    _ux_utility_memory_set(device, 0, sizeof(UX_DEVICE)); /* Use case of memset is verified. */
 801077c:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 8010780:	2100      	movs	r1, #0
 8010782:	6878      	ldr	r0, [r7, #4]
 8010784:	f001 fb38 	bl	8011df8 <_ux_utility_memory_set>

    /* Mark the device handle as unused.  */
    device -> ux_device_handle =  UX_UNUSED;
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	2200      	movs	r2, #0
 801078c:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801078e:	2300      	movs	r3, #0
}
 8010790:	4618      	mov	r0, r3
 8010792:	3730      	adds	r7, #48	@ 0x30
 8010794:	46bd      	mov	sp, r7
 8010796:	bd80      	pop	{r7, pc}
 8010798:	20015fc4 	.word	0x20015fc4

0801079c <_ux_host_stack_endpoint_instance_create>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_endpoint_instance_create(UX_ENDPOINT *endpoint)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b086      	sub	sp, #24
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
UINT            status;
UCHAR           endpoint_type;


    /* Obtain the HCD for this endpoint.  */
    hcd = UX_DEVICE_HCD_GET(endpoint -> ux_endpoint_device);
 80107a4:	4b21      	ldr	r3, [pc, #132]	@ (801082c <_ux_host_stack_endpoint_instance_create+0x90>)
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	68db      	ldr	r3, [r3, #12]
 80107aa:	617b      	str	r3, [r7, #20]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_INSTANCE_CREATE, endpoint -> ux_endpoint_device, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    
    /* If the endpoint needs guaranteed bandwidth, check if we have enough */
    endpoint_type = (endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE;
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	699b      	ldr	r3, [r3, #24]
 80107b0:	b2db      	uxtb	r3, r3
 80107b2:	f003 0303 	and.w	r3, r3, #3
 80107b6:	74fb      	strb	r3, [r7, #19]
    switch (endpoint_type)
 80107b8:	7cfb      	ldrb	r3, [r7, #19]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d00f      	beq.n	80107de <_ux_host_stack_endpoint_instance_create+0x42>
 80107be:	2b02      	cmp	r3, #2
 80107c0:	d00d      	beq.n	80107de <_ux_host_stack_endpoint_instance_create+0x42>
        break;

    default:

        /* Check the bandwidth for this endpoint */
        if (_ux_host_stack_bandwidth_check(hcd, endpoint) != UX_SUCCESS)
 80107c2:	6879      	ldr	r1, [r7, #4]
 80107c4:	6978      	ldr	r0, [r7, #20]
 80107c6:	f7fe ff31 	bl	800f62c <_ux_host_stack_bandwidth_check>
 80107ca:	4603      	mov	r3, r0
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d008      	beq.n	80107e2 <_ux_host_stack_endpoint_instance_create+0x46>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 80107d0:	2241      	movs	r2, #65	@ 0x41
 80107d2:	2104      	movs	r1, #4
 80107d4:	2002      	movs	r0, #2
 80107d6:	f000 ff8f 	bl	80116f8 <_ux_system_error_handler>

            return(UX_NO_BANDWIDTH_AVAILABLE);
 80107da:	2341      	movs	r3, #65	@ 0x41
 80107dc:	e021      	b.n	8010822 <_ux_host_stack_endpoint_instance_create+0x86>
        break;
 80107de:	bf00      	nop
 80107e0:	e000      	b.n	80107e4 <_ux_host_stack_endpoint_instance_create+0x48>
        }


        break;
 80107e2:	bf00      	nop
    }

    /* Create this endpoint.  */
    status = hcd -> ux_hcd_entry_function(hcd, UX_HCD_CREATE_ENDPOINT, (VOID *) endpoint);
 80107e4:	697b      	ldr	r3, [r7, #20]
 80107e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80107e8:	687a      	ldr	r2, [r7, #4]
 80107ea:	210e      	movs	r1, #14
 80107ec:	6978      	ldr	r0, [r7, #20]
 80107ee:	4798      	blx	r3
 80107f0:	60f8      	str	r0, [r7, #12]

    /* Check status.  */
    if (status != UX_SUCCESS)
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d001      	beq.n	80107fc <_ux_host_stack_endpoint_instance_create+0x60>
    {

        /* Return completion status.  */
        return(status);
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	e012      	b.n	8010822 <_ux_host_stack_endpoint_instance_create+0x86>
    }

    /* Claim bandwidth if needed.  */
    if ((endpoint_type == UX_INTERRUPT_ENDPOINT) || (endpoint_type == UX_ISOCHRONOUS_ENDPOINT))
 80107fc:	7cfb      	ldrb	r3, [r7, #19]
 80107fe:	2b03      	cmp	r3, #3
 8010800:	d002      	beq.n	8010808 <_ux_host_stack_endpoint_instance_create+0x6c>
 8010802:	7cfb      	ldrb	r3, [r7, #19]
 8010804:	2b01      	cmp	r3, #1
 8010806:	d103      	bne.n	8010810 <_ux_host_stack_endpoint_instance_create+0x74>
    {

        /* Claim its bandwidth */
        _ux_host_stack_bandwidth_claim(hcd, endpoint);
 8010808:	6879      	ldr	r1, [r7, #4]
 801080a:	6978      	ldr	r0, [r7, #20]
 801080c:	f7fe ffee 	bl	800f7ec <_ux_host_stack_bandwidth_claim>
    }

    /* Create a semaphore for this endpoint to be attached to its transfer request.  */
    status =  _ux_host_semaphore_create(&endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore,
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	3374      	adds	r3, #116	@ 0x74
 8010814:	2200      	movs	r2, #0
 8010816:	4906      	ldr	r1, [pc, #24]	@ (8010830 <_ux_host_stack_endpoint_instance_create+0x94>)
 8010818:	4618      	mov	r0, r3
 801081a:	f001 fb42 	bl	8011ea2 <_ux_utility_semaphore_create>
 801081e:	60f8      	str	r0, [r7, #12]
        UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_ENDPOINT, endpoint, 0, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 8010820:	68fb      	ldr	r3, [r7, #12]
}
 8010822:	4618      	mov	r0, r3
 8010824:	3718      	adds	r7, #24
 8010826:	46bd      	mov	sp, r7
 8010828:	bd80      	pop	{r7, pc}
 801082a:	bf00      	nop
 801082c:	20015fc4 	.word	0x20015fc4
 8010830:	08018b68 	.word	0x08018b68

08010834 <_ux_host_stack_endpoint_instance_delete>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_endpoint_instance_delete(UX_ENDPOINT *endpoint)
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b084      	sub	sp, #16
 8010838:	af00      	add	r7, sp, #0
 801083a:	6078      	str	r0, [r7, #4]

UX_HCD          *hcd;

    
    /* Obtain the HCD for this endpoint.  */
    hcd = UX_DEVICE_HCD_GET(endpoint -> ux_endpoint_device);
 801083c:	4b12      	ldr	r3, [pc, #72]	@ (8010888 <_ux_host_stack_endpoint_instance_delete+0x54>)
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	68db      	ldr	r3, [r3, #12]
 8010842:	60fb      	str	r3, [r7, #12]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_INSTANCE_DELETE, endpoint -> ux_endpoint_device, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* Ensure the endpoint had its physical ED allocated.  */
    if (endpoint -> ux_endpoint_ed != UX_NULL)
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	689b      	ldr	r3, [r3, #8]
 8010848:	2b00      	cmp	r3, #0
 801084a:	d00a      	beq.n	8010862 <_ux_host_stack_endpoint_instance_delete+0x2e>
    {    

        /* Destroy this endpoint.  */
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010850:	687a      	ldr	r2, [r7, #4]
 8010852:	210f      	movs	r1, #15
 8010854:	68f8      	ldr	r0, [r7, #12]
 8010856:	4798      	blx	r3
    
        /* Free the semaphore previously attached to the transfer_request of this endpoint.  */
        _ux_host_semaphore_delete(&endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	3374      	adds	r3, #116	@ 0x74
 801085c:	4618      	mov	r0, r3
 801085e:	f001 fb3a 	bl	8011ed6 <_ux_utility_semaphore_delete>
    }

    /* If the endpoint requested guaranteed bandwidth, free it now.  */
    switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	699b      	ldr	r3, [r3, #24]
 8010866:	f003 0303 	and.w	r3, r3, #3
 801086a:	2b00      	cmp	r3, #0
 801086c:	d006      	beq.n	801087c <_ux_host_stack_endpoint_instance_delete+0x48>
 801086e:	2b02      	cmp	r3, #2
 8010870:	d004      	beq.n	801087c <_ux_host_stack_endpoint_instance_delete+0x48>
        break;

    default:

        /* Reclaim its bandwidth.  */
        _ux_host_stack_bandwidth_release(hcd, endpoint);
 8010872:	6879      	ldr	r1, [r7, #4]
 8010874:	68f8      	ldr	r0, [r7, #12]
 8010876:	f7ff f887 	bl	800f988 <_ux_host_stack_bandwidth_release>

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(endpoint);

    /* Return to caller.  */
    return;    
 801087a:	e000      	b.n	801087e <_ux_host_stack_endpoint_instance_delete+0x4a>
        break;
 801087c:	bf00      	nop
    return;    
 801087e:	bf00      	nop
}
 8010880:	3710      	adds	r7, #16
 8010882:	46bd      	mov	sp, r7
 8010884:	bd80      	pop	{r7, pc}
 8010886:	bf00      	nop
 8010888:	20015fc4 	.word	0x20015fc4

0801088c <_ux_host_stack_endpoint_transfer_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_endpoint_transfer_abort(UX_ENDPOINT *endpoint)
{
 801088c:	b580      	push	{r7, lr}
 801088e:	b084      	sub	sp, #16
 8010890:	af00      	add	r7, sp, #0
 8010892:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_TRANSFER_ABORT, endpoint, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Since we only have one transfer_request per endpoint, use the regular 
       abort transfer request function.  */
    status =  _ux_host_stack_transfer_request_abort(&endpoint -> ux_endpoint_transfer_request);
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	3330      	adds	r3, #48	@ 0x30
 8010898:	4618      	mov	r0, r3
 801089a:	f000 fef3 	bl	8011684 <_ux_host_stack_transfer_request_abort>
 801089e:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 80108a0:	68fb      	ldr	r3, [r7, #12]
}
 80108a2:	4618      	mov	r0, r3
 80108a4:	3710      	adds	r7, #16
 80108a6:	46bd      	mov	sp, r7
 80108a8:	bd80      	pop	{r7, pc}
	...

080108ac <_ux_host_stack_enum_thread_entry>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_enum_thread_entry(ULONG input)
{
 80108ac:	b580      	push	{r7, lr}
 80108ae:	b082      	sub	sp, #8
 80108b0:	af00      	add	r7, sp, #0
 80108b2:	6078      	str	r0, [r7, #4]
    /* Loop forever waiting for changes signaled through the semaphore. */     
    while (1)
    {   

        /* Wait for the semaphore to be put by the root hub or a regular hub.  */
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_enum_semaphore, UX_WAIT_FOREVER);
 80108b4:	4b0a      	ldr	r3, [pc, #40]	@ (80108e0 <_ux_host_stack_enum_thread_entry+0x34>)
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	33d8      	adds	r3, #216	@ 0xd8
 80108ba:	f04f 31ff 	mov.w	r1, #4294967295
 80108be:	4618      	mov	r0, r3
 80108c0:	f001 fb16 	bl	8011ef0 <_ux_utility_semaphore_get>

#if UX_MAX_DEVICES > 1
        /* We try the hub first. For this we look into the USBX project
           structure to see if there is at least one hub.  */
        if (_ux_system_host -> ux_system_host_enum_hub_function != UX_NULL)
 80108c4:	4b06      	ldr	r3, [pc, #24]	@ (80108e0 <_ux_host_stack_enum_thread_entry+0x34>)
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d004      	beq.n	80108da <_ux_host_stack_enum_thread_entry+0x2e>
        {

            /* Yes, there is a HUB function, call it!  */
            _ux_system_host -> ux_system_host_enum_hub_function();
 80108d0:	4b03      	ldr	r3, [pc, #12]	@ (80108e0 <_ux_host_stack_enum_thread_entry+0x34>)
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80108d8:	4798      	blx	r3
        }
#endif

        /* The signal may be also coming from the root hub, call the root hub handler.  */
        _ux_host_stack_rh_change_process();
 80108da:	f000 fcff 	bl	80112dc <_ux_host_stack_rh_change_process>
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_enum_semaphore, UX_WAIT_FOREVER);
 80108de:	e7e9      	b.n	80108b4 <_ux_host_stack_enum_thread_entry+0x8>
 80108e0:	20015fc4 	.word	0x20015fc4

080108e4 <_ux_host_stack_hcd_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_hcd_register(UCHAR *hcd_name,
                                    UINT (*hcd_init_function)(struct UX_HCD_STRUCT *), ULONG hcd_param1, ULONG hcd_param2)
{
 80108e4:	b580      	push	{r7, lr}
 80108e6:	b088      	sub	sp, #32
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	60f8      	str	r0, [r7, #12]
 80108ec:	60b9      	str	r1, [r7, #8]
 80108ee:	607a      	str	r2, [r7, #4]
 80108f0:	603b      	str	r3, [r7, #0]

UX_HCD      *hcd;
UINT        status;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT        hcd_name_length =  0;
 80108f2:	2300      	movs	r3, #0
 80108f4:	617b      	str	r3, [r7, #20]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_HCD_REGISTER, hcd_name, hcd_param1, hcd_param2, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(hcd_name, &hcd_name_length, UX_MAX_HCD_NAME_LENGTH);
 80108f6:	f107 0314 	add.w	r3, r7, #20
 80108fa:	223f      	movs	r2, #63	@ 0x3f
 80108fc:	4619      	mov	r1, r3
 80108fe:	68f8      	ldr	r0, [r7, #12]
 8010900:	f001 fb81 	bl	8012006 <_ux_utility_string_length_check>
 8010904:	61f8      	str	r0, [r7, #28]
    if (status)
 8010906:	69fb      	ldr	r3, [r7, #28]
 8010908:	2b00      	cmp	r3, #0
 801090a:	d001      	beq.n	8010910 <_ux_host_stack_hcd_register+0x2c>
        return(status);
 801090c:	69fb      	ldr	r3, [r7, #28]
 801090e:	e023      	b.n	8010958 <_ux_host_stack_hcd_register+0x74>
#endif

    /* Get HCD.  */
    hcd =  _ux_system_host -> ux_system_host_hcd_array;
 8010910:	4b13      	ldr	r3, [pc, #76]	@ (8010960 <_ux_host_stack_hcd_register+0x7c>)
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	68db      	ldr	r3, [r3, #12]
 8010916:	61bb      	str	r3, [r7, #24]
    for(hcd_index = 0; hcd_index < _ux_system_host -> ux_system_host_max_hcd; hcd_index++)
    {
#endif

        /* Is this slot available?  */
        if(hcd -> ux_hcd_status == UX_UNUSED)
 8010918:	69bb      	ldr	r3, [r7, #24]
 801091a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801091c:	2b00      	cmp	r3, #0
 801091e:	d11a      	bne.n	8010956 <_ux_host_stack_hcd_register+0x72>
#if defined(UX_NAME_REFERENCED_BY_POINTER)
            hcd -> ux_hcd_name = (const UCHAR *)hcd_name;
#else

            /* Initialize the array of the new controller with its name (include null-terminator).  */
            _ux_utility_memory_copy(hcd -> ux_hcd_name, hcd_name, hcd_name_length + 1); /* Use case of memcpy is verified. */
 8010920:	69b8      	ldr	r0, [r7, #24]
 8010922:	697b      	ldr	r3, [r7, #20]
 8010924:	3301      	adds	r3, #1
 8010926:	461a      	mov	r2, r3
 8010928:	68f9      	ldr	r1, [r7, #12]
 801092a:	f001 f968 	bl	8011bfe <_ux_utility_memory_copy>
#endif

            /* Store the hardware resources of the controller */
            hcd -> ux_hcd_io =   hcd_param1;
 801092e:	69bb      	ldr	r3, [r7, #24]
 8010930:	687a      	ldr	r2, [r7, #4]
 8010932:	66da      	str	r2, [r3, #108]	@ 0x6c
            hcd -> ux_hcd_irq =  hcd_param2;
 8010934:	69bb      	ldr	r3, [r7, #24]
 8010936:	683a      	ldr	r2, [r7, #0]
 8010938:	649a      	str	r2, [r3, #72]	@ 0x48

            /* This controller is now used */
            hcd -> ux_hcd_status =  UX_USED;
 801093a:	69bb      	ldr	r3, [r7, #24]
 801093c:	2201      	movs	r2, #1
 801093e:	641a      	str	r2, [r3, #64]	@ 0x40

            /* And we have one new controller registered.  */
            _ux_system_host -> ux_system_host_registered_hcd++;
 8010940:	4b07      	ldr	r3, [pc, #28]	@ (8010960 <_ux_host_stack_hcd_register+0x7c>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	689a      	ldr	r2, [r3, #8]
 8010946:	3201      	adds	r2, #1
 8010948:	609a      	str	r2, [r3, #8]

            /* We are now calling the HCD driver initialization.  */
            status =  hcd_init_function(hcd);
 801094a:	68bb      	ldr	r3, [r7, #8]
 801094c:	69b8      	ldr	r0, [r7, #24]
 801094e:	4798      	blx	r3
 8010950:	61f8      	str	r0, [r7, #28]

            /* Return the completion status to the caller.  */
            return(status);
 8010952:	69fb      	ldr	r3, [r7, #28]
 8010954:	e000      	b.n	8010958 <_ux_host_stack_hcd_register+0x74>
        hcd++;
    }
#endif

    /* We have exhausted the array of the HCDs, return an error.  */
    return(UX_MEMORY_INSUFFICIENT);
 8010956:	2312      	movs	r3, #18
}
 8010958:	4618      	mov	r0, r3
 801095a:	3720      	adds	r7, #32
 801095c:	46bd      	mov	sp, r7
 801095e:	bd80      	pop	{r7, pc}
 8010960:	20015fc4 	.word	0x20015fc4

08010964 <_ux_host_stack_hcd_thread_entry>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_hcd_thread_entry(ULONG input)
{
 8010964:	b580      	push	{r7, lr}
 8010966:	b088      	sub	sp, #32
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
    while (1)
    {   

        /* Get the semaphore that signals something is available for this
           thread to process.  */
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_hcd_semaphore, UX_WAIT_FOREVER);
 801096c:	4b1a      	ldr	r3, [pc, #104]	@ (80109d8 <_ux_host_stack_hcd_thread_entry+0x74>)
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 8010974:	f04f 31ff 	mov.w	r1, #4294967295
 8010978:	4618      	mov	r0, r3
 801097a:	f001 fab9 	bl	8011ef0 <_ux_utility_semaphore_get>
        /* This thread was awaken by one or more HCD controllers. Check each of the HCDs 
           to see who posted work to do. */  
        for(hcd_index = 0; hcd_index < _ux_system_host -> ux_system_host_max_hcd; hcd_index++)
        {
#else
            hcd_index = 0;
 801097e:	2300      	movs	r3, #0
 8010980:	61fb      	str	r3, [r7, #28]
#endif

            /* Pickup HCD pointer.  */
            hcd =  &_ux_system_host -> ux_system_host_hcd_array[hcd_index];
 8010982:	4b15      	ldr	r3, [pc, #84]	@ (80109d8 <_ux_host_stack_hcd_thread_entry+0x74>)
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	68da      	ldr	r2, [r3, #12]
 8010988:	69fb      	ldr	r3, [r7, #28]
 801098a:	2194      	movs	r1, #148	@ 0x94
 801098c:	fb01 f303 	mul.w	r3, r1, r3
 8010990:	4413      	add	r3, r2
 8010992:	61bb      	str	r3, [r7, #24]

            /* Is there work to do for this HCD?  */
            if((hcd -> ux_hcd_status == UX_HCD_STATUS_OPERATIONAL) && (hcd -> ux_hcd_thread_signal !=0))
 8010994:	69bb      	ldr	r3, [r7, #24]
 8010996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010998:	2b02      	cmp	r3, #2
 801099a:	d1e7      	bne.n	801096c <_ux_host_stack_hcd_thread_entry+0x8>
 801099c:	69bb      	ldr	r3, [r7, #24]
 801099e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d0e3      	beq.n	801096c <_ux_host_stack_hcd_thread_entry+0x8>
            {

                /* Yes, call the HCD function to process the work.  */
                hcd -> ux_hcd_entry_function(hcd, UX_HCD_PROCESS_DONE_QUEUE, UX_NULL);
 80109a4:	69bb      	ldr	r3, [r7, #24]
 80109a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80109a8:	2200      	movs	r2, #0
 80109aa:	2111      	movs	r1, #17
 80109ac:	69b8      	ldr	r0, [r7, #24]
 80109ae:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80109b0:	f3ef 8310 	mrs	r3, PRIMASK
 80109b4:	60fb      	str	r3, [r7, #12]
    return(posture);
 80109b6:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 80109b8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 80109ba:	b672      	cpsid	i
    return(int_posture);
 80109bc:	68bb      	ldr	r3, [r7, #8]
                UX_DISABLE
 80109be:	617b      	str	r3, [r7, #20]
                hcd -> ux_hcd_thread_signal--;
 80109c0:	69bb      	ldr	r3, [r7, #24]
 80109c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80109c4:	1e5a      	subs	r2, r3, #1
 80109c6:	69bb      	ldr	r3, [r7, #24]
 80109c8:	665a      	str	r2, [r3, #100]	@ 0x64
 80109ca:	697b      	ldr	r3, [r7, #20]
 80109cc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80109ce:	693b      	ldr	r3, [r7, #16]
 80109d0:	f383 8810 	msr	PRIMASK, r3
}
 80109d4:	bf00      	nop
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_hcd_semaphore, UX_WAIT_FOREVER);
 80109d6:	e7c9      	b.n	801096c <_ux_host_stack_hcd_thread_entry+0x8>
 80109d8:	20015fc4 	.word	0x20015fc4

080109dc <_ux_host_stack_initialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_initialize(UINT (*ux_system_host_change_function)(ULONG, UX_HOST_CLASS *, VOID *))
{
 80109dc:	b590      	push	{r4, r7, lr}
 80109de:	b08b      	sub	sp, #44	@ 0x2c
 80109e0:	af06      	add	r7, sp, #24
 80109e2:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Initialize some of the global so that we don't have to recompile the
       core code when one item is adjusted.  */
    _ux_system_host -> ux_system_host_max_ed =        UX_MAX_ED;
 80109e4:	4b71      	ldr	r3, [pc, #452]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	2250      	movs	r2, #80	@ 0x50
 80109ea:	619a      	str	r2, [r3, #24]
    _ux_system_host -> ux_system_host_max_td =        UX_MAX_TD;
 80109ec:	4b6f      	ldr	r3, [pc, #444]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	2220      	movs	r2, #32
 80109f2:	61da      	str	r2, [r3, #28]
    _ux_system_host -> ux_system_host_max_iso_td =    UX_MAX_ISO_TD;
 80109f4:	4b6d      	ldr	r3, [pc, #436]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	2202      	movs	r2, #2
 80109fa:	621a      	str	r2, [r3, #32]
    UX_SYSTEM_HOST_MAX_CLASS_SET(UX_MAX_CLASS_DRIVER);
 80109fc:	4b6b      	ldr	r3, [pc, #428]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	2202      	movs	r2, #2
 8010a02:	601a      	str	r2, [r3, #0]
    UX_SYSTEM_HOST_MAX_HCD_SET(UX_MAX_HCD);
    UX_SYSTEM_HOST_MAX_DEVICES_SET(UX_MAX_DEVICES);
 8010a04:	4b69      	ldr	r3, [pc, #420]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	2202      	movs	r2, #2
 8010a0a:	611a      	str	r2, [r3, #16]
    
    /* Set the change device function address.  */
    _ux_system_host -> ux_system_host_change_function =  ux_system_host_change_function;
 8010a0c:	4b67      	ldr	r3, [pc, #412]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	687a      	ldr	r2, [r7, #4]
 8010a12:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

    /* Allocate memory for the HCDs.
     * sizeof(UX_HCD)*UX_MAX_HCD overflow is checked outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD)*UX_MAX_HCD);
 8010a16:	2294      	movs	r2, #148	@ 0x94
 8010a18:	2100      	movs	r1, #0
 8010a1a:	2000      	movs	r0, #0
 8010a1c:	f000 ffc8 	bl	80119b0 <_ux_utility_memory_allocate>
 8010a20:	60b8      	str	r0, [r7, #8]

    /* Check for successful allocation.  */
    if (memory == UX_NULL)
 8010a22:	68bb      	ldr	r3, [r7, #8]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d101      	bne.n	8010a2c <_ux_host_stack_initialize+0x50>
        return(UX_MEMORY_INSUFFICIENT);
 8010a28:	2312      	movs	r3, #18
 8010a2a:	e126      	b.n	8010c7a <_ux_host_stack_initialize+0x29e>

    /* Set to success by default.  */
    status = UX_SUCCESS;
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	60fb      	str	r3, [r7, #12]

    /* Store memory in system structure.  */
    _ux_system_host -> ux_system_host_hcd_array =  (UX_HCD *) memory;
 8010a30:	4b5e      	ldr	r3, [pc, #376]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	68ba      	ldr	r2, [r7, #8]
 8010a36:	60da      	str	r2, [r3, #12]

    /* Allocate memory for the classes.
     * sizeof(UX_HOST_CLASS)*UX_MAX_CLASS_DRIVER overflow is checked outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HOST_CLASS)*UX_MAX_CLASS_DRIVER);
 8010a38:	22b0      	movs	r2, #176	@ 0xb0
 8010a3a:	2100      	movs	r1, #0
 8010a3c:	2000      	movs	r0, #0
 8010a3e:	f000 ffb7 	bl	80119b0 <_ux_utility_memory_allocate>
 8010a42:	60b8      	str	r0, [r7, #8]

    /* Check for successful allocation.  */
    if (memory == UX_NULL)
 8010a44:	68bb      	ldr	r3, [r7, #8]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d102      	bne.n	8010a50 <_ux_host_stack_initialize+0x74>
        status = UX_MEMORY_INSUFFICIENT;
 8010a4a:	2312      	movs	r3, #18
 8010a4c:	60fb      	str	r3, [r7, #12]
 8010a4e:	e003      	b.n	8010a58 <_ux_host_stack_initialize+0x7c>
    else

        /* Store memory in system structure.  */
        _ux_system_host -> ux_system_host_class_array =  (UX_HOST_CLASS *) memory;
 8010a50:	4b56      	ldr	r3, [pc, #344]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	68ba      	ldr	r2, [r7, #8]
 8010a56:	605a      	str	r2, [r3, #4]

    /* Allocate memory for the device containers.
     * sizeof(UX_DEVICE)*UX_MAX_DEVICES overflow is checked outside of the function.
     */
    if (status == UX_SUCCESS)
 8010a58:	68fb      	ldr	r3, [r7, #12]
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d110      	bne.n	8010a80 <_ux_host_stack_initialize+0xa4>
    {
        memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DEVICE)*UX_MAX_DEVICES);
 8010a5e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8010a62:	2100      	movs	r1, #0
 8010a64:	2000      	movs	r0, #0
 8010a66:	f000 ffa3 	bl	80119b0 <_ux_utility_memory_allocate>
 8010a6a:	60b8      	str	r0, [r7, #8]

        /* Check for successful allocation.  */
        if(memory == UX_NULL)
 8010a6c:	68bb      	ldr	r3, [r7, #8]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d102      	bne.n	8010a78 <_ux_host_stack_initialize+0x9c>
            status = UX_MEMORY_INSUFFICIENT;
 8010a72:	2312      	movs	r3, #18
 8010a74:	60fb      	str	r3, [r7, #12]
 8010a76:	e003      	b.n	8010a80 <_ux_host_stack_initialize+0xa4>
        else

            /* Store memory in system structure.  */
            _ux_system_host -> ux_system_host_device_array =  (UX_DEVICE *) memory;
 8010a78:	4b4c      	ldr	r3, [pc, #304]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	68ba      	ldr	r2, [r7, #8]
 8010a7e:	615a      	str	r2, [r3, #20]

    }

#if !defined(UX_HOST_STANDALONE)
    /* Obtain enough stack for the two USBX host threads.  */
    if (status == UX_SUCCESS)
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d110      	bne.n	8010aa8 <_ux_host_stack_initialize+0xcc>
    {
        _ux_system_host -> ux_system_host_enum_thread_stack =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 8010a86:	4b49      	ldr	r3, [pc, #292]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010a88:	681c      	ldr	r4, [r3, #0]
 8010a8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010a8e:	2100      	movs	r1, #0
 8010a90:	2000      	movs	r0, #0
 8010a92:	f000 ff8d 	bl	80119b0 <_ux_utility_memory_allocate>
 8010a96:	4603      	mov	r3, r0
 8010a98:	6263      	str	r3, [r4, #36]	@ 0x24
                                                                            UX_HOST_ENUM_THREAD_STACK_SIZE);

        /* Check for successful allocation.  */
        if (_ux_system_host -> ux_system_host_enum_thread_stack == UX_NULL)
 8010a9a:	4b44      	ldr	r3, [pc, #272]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d101      	bne.n	8010aa8 <_ux_host_stack_initialize+0xcc>
            status = UX_MEMORY_INSUFFICIENT;
 8010aa4:	2312      	movs	r3, #18
 8010aa6:	60fb      	str	r3, [r7, #12]
    }

    /* Allocate another stack area.  */
    if (status == UX_SUCCESS)
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d112      	bne.n	8010ad4 <_ux_host_stack_initialize+0xf8>
    {
        _ux_system_host -> ux_system_host_hcd_thread_stack =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 8010aae:	4b3f      	ldr	r3, [pc, #252]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010ab0:	681c      	ldr	r4, [r3, #0]
 8010ab2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010ab6:	2100      	movs	r1, #0
 8010ab8:	2000      	movs	r0, #0
 8010aba:	f000 ff79 	bl	80119b0 <_ux_utility_memory_allocate>
 8010abe:	4603      	mov	r3, r0
 8010ac0:	f8c4 30f8 	str.w	r3, [r4, #248]	@ 0xf8
                                                                            UX_HOST_HCD_THREAD_STACK_SIZE);

        /* Check for successful allocation.  */
        if (_ux_system_host -> ux_system_host_hcd_thread_stack == UX_NULL)
 8010ac4:	4b39      	ldr	r3, [pc, #228]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d101      	bne.n	8010ad4 <_ux_host_stack_initialize+0xf8>
            status = UX_MEMORY_INSUFFICIENT;
 8010ad0:	2312      	movs	r3, #18
 8010ad2:	60fb      	str	r3, [r7, #12]
    }

    /* Create the semaphores used by the hub and root hub to awake the enumeration thread.  */
    if (status == UX_SUCCESS)
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d10d      	bne.n	8010af6 <_ux_host_stack_initialize+0x11a>
    {
        status =  _ux_utility_semaphore_create(&_ux_system_host -> ux_system_host_enum_semaphore, "ux_system_host_enum_semaphore", 0);
 8010ada:	4b34      	ldr	r3, [pc, #208]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	33d8      	adds	r3, #216	@ 0xd8
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	4933      	ldr	r1, [pc, #204]	@ (8010bb0 <_ux_host_stack_initialize+0x1d4>)
 8010ae4:	4618      	mov	r0, r3
 8010ae6:	f001 f9dc 	bl	8011ea2 <_ux_utility_semaphore_create>
 8010aea:	60f8      	str	r0, [r7, #12]
        if(status != UX_SUCCESS)
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d001      	beq.n	8010af6 <_ux_host_stack_initialize+0x11a>
            status = UX_SEMAPHORE_ERROR;
 8010af2:	2315      	movs	r3, #21
 8010af4:	60fb      	str	r3, [r7, #12]
    }

    /* Create the semaphores used by the HCD to perform the completion phase of transfer_requests.  */
    if (status == UX_SUCCESS)
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d10e      	bne.n	8010b1a <_ux_host_stack_initialize+0x13e>
    {
        status =  _ux_utility_semaphore_create(&_ux_system_host -> ux_system_host_hcd_semaphore, "ux_system_host_hcd_semaphore", 0);
 8010afc:	4b2b      	ldr	r3, [pc, #172]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 8010b04:	2200      	movs	r2, #0
 8010b06:	492b      	ldr	r1, [pc, #172]	@ (8010bb4 <_ux_host_stack_initialize+0x1d8>)
 8010b08:	4618      	mov	r0, r3
 8010b0a:	f001 f9ca 	bl	8011ea2 <_ux_utility_semaphore_create>
 8010b0e:	60f8      	str	r0, [r7, #12]
        if(status != UX_SUCCESS)
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d001      	beq.n	8010b1a <_ux_host_stack_initialize+0x13e>
            status = UX_SEMAPHORE_ERROR;
 8010b16:	2315      	movs	r3, #21
 8010b18:	60fb      	str	r3, [r7, #12]
    }

    /* Create the enumeration thread of USBX.  */
    if (status == UX_SUCCESS)
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d11d      	bne.n	8010b5c <_ux_host_stack_initialize+0x180>
    {
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_enum_thread, "ux_system_host_enum_thread", _ux_host_stack_enum_thread_entry,
 8010b20:	4b22      	ldr	r3, [pc, #136]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	f103 0028 	add.w	r0, r3, #40	@ 0x28
                            0, _ux_system_host -> ux_system_host_enum_thread_stack,
 8010b28:	4b20      	ldr	r3, [pc, #128]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_enum_thread, "ux_system_host_enum_thread", _ux_host_stack_enum_thread_entry,
 8010b2e:	2201      	movs	r2, #1
 8010b30:	9205      	str	r2, [sp, #20]
 8010b32:	2200      	movs	r2, #0
 8010b34:	9204      	str	r2, [sp, #16]
 8010b36:	2214      	movs	r2, #20
 8010b38:	9203      	str	r2, [sp, #12]
 8010b3a:	2214      	movs	r2, #20
 8010b3c:	9202      	str	r2, [sp, #8]
 8010b3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010b42:	9201      	str	r2, [sp, #4]
 8010b44:	9300      	str	r3, [sp, #0]
 8010b46:	2300      	movs	r3, #0
 8010b48:	4a1b      	ldr	r2, [pc, #108]	@ (8010bb8 <_ux_host_stack_initialize+0x1dc>)
 8010b4a:	491c      	ldr	r1, [pc, #112]	@ (8010bbc <_ux_host_stack_initialize+0x1e0>)
 8010b4c:	f001 faa1 	bl	8012092 <_ux_utility_thread_create>
 8010b50:	60f8      	str	r0, [r7, #12]
                            UX_HOST_ENUM_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_ENUM,
                            UX_THREAD_PRIORITY_ENUM, UX_NO_TIME_SLICE, UX_AUTO_START);
                            
        /* Check the completion status.  */
        if(status != UX_SUCCESS)
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d001      	beq.n	8010b5c <_ux_host_stack_initialize+0x180>
            status = UX_THREAD_ERROR;
 8010b58:	2316      	movs	r3, #22
 8010b5a:	60fb      	str	r3, [r7, #12]
    }

    /* Create the HCD thread of USBX.  */
    if (status == UX_SUCCESS)
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d11e      	bne.n	8010ba0 <_ux_host_stack_initialize+0x1c4>
    {
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_hcd_thread, "ux_host_stack_hcd_thread", _ux_host_stack_hcd_thread_entry,
 8010b62:	4b12      	ldr	r3, [pc, #72]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	f103 00fc 	add.w	r0, r3, #252	@ 0xfc
                            0, _ux_system_host -> ux_system_host_hcd_thread_stack,
 8010b6a:	4b10      	ldr	r3, [pc, #64]	@ (8010bac <_ux_host_stack_initialize+0x1d0>)
 8010b6c:	681b      	ldr	r3, [r3, #0]
 8010b6e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_hcd_thread, "ux_host_stack_hcd_thread", _ux_host_stack_hcd_thread_entry,
 8010b72:	2201      	movs	r2, #1
 8010b74:	9205      	str	r2, [sp, #20]
 8010b76:	2200      	movs	r2, #0
 8010b78:	9204      	str	r2, [sp, #16]
 8010b7a:	2202      	movs	r2, #2
 8010b7c:	9203      	str	r2, [sp, #12]
 8010b7e:	2202      	movs	r2, #2
 8010b80:	9202      	str	r2, [sp, #8]
 8010b82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010b86:	9201      	str	r2, [sp, #4]
 8010b88:	9300      	str	r3, [sp, #0]
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	4a0c      	ldr	r2, [pc, #48]	@ (8010bc0 <_ux_host_stack_initialize+0x1e4>)
 8010b8e:	490d      	ldr	r1, [pc, #52]	@ (8010bc4 <_ux_host_stack_initialize+0x1e8>)
 8010b90:	f001 fa7f 	bl	8012092 <_ux_utility_thread_create>
 8010b94:	60f8      	str	r0, [r7, #12]
                            UX_HOST_HCD_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_HCD,
                            UX_THREAD_PRIORITY_HCD, UX_NO_TIME_SLICE,UX_AUTO_START);

        /* Check the completion status.  */
        if(status != UX_SUCCESS)
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d001      	beq.n	8010ba0 <_ux_host_stack_initialize+0x1c4>
            status = UX_THREAD_ERROR;
 8010b9c:	2316      	movs	r3, #22
 8010b9e:	60fb      	str	r3, [r7, #12]
    if (_ux_system_host -> ux_system_host_hcd_thread.tx_thread_id != 0)
        _ux_utility_thread_delete(&_ux_system_host -> ux_system_host_hcd_thread);
#else

    /* Return completion status to caller if success.  */
    if (status == UX_SUCCESS)
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d110      	bne.n	8010bc8 <_ux_host_stack_initialize+0x1ec>
        return(status);
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	e067      	b.n	8010c7a <_ux_host_stack_initialize+0x29e>
 8010baa:	bf00      	nop
 8010bac:	20015fc4 	.word	0x20015fc4
 8010bb0:	08018b88 	.word	0x08018b88
 8010bb4:	08018ba8 	.word	0x08018ba8
 8010bb8:	080108ad 	.word	0x080108ad
 8010bbc:	08018bc8 	.word	0x08018bc8
 8010bc0:	08010965 	.word	0x08010965
 8010bc4:	08018be4 	.word	0x08018be4
     * no need to delete it.  */
#endif

#if !defined(UX_HOST_STANDALONE)
    /* Delete _ux_system_host -> ux_system_host_enum_thread.  */
    if (_ux_system_host -> ux_system_host_enum_thread.tx_thread_id != 0)
 8010bc8:	4b2e      	ldr	r3, [pc, #184]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d005      	beq.n	8010bde <_ux_host_stack_initialize+0x202>
        _ux_utility_thread_delete(&_ux_system_host -> ux_system_host_enum_thread);
 8010bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	3328      	adds	r3, #40	@ 0x28
 8010bd8:	4618      	mov	r0, r3
 8010bda:	f001 fa83 	bl	80120e4 <_ux_utility_thread_delete>
    
    /* Delete _ux_system_host -> ux_system_host_hcd_semaphore.  */
    if (_ux_system_host -> ux_system_host_hcd_semaphore.tx_semaphore_id != 0)
 8010bde:	4b29      	ldr	r3, [pc, #164]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d006      	beq.n	8010bf8 <_ux_host_stack_initialize+0x21c>
        _ux_utility_semaphore_delete(&_ux_system_host -> ux_system_host_hcd_semaphore);
 8010bea:	4b26      	ldr	r3, [pc, #152]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 8010bf2:	4618      	mov	r0, r3
 8010bf4:	f001 f96f 	bl	8011ed6 <_ux_utility_semaphore_delete>

    /* Delete _ux_system_host -> ux_system_host_enum_semaphore.  */
    if (_ux_system_host -> ux_system_host_enum_semaphore.tx_semaphore_id != 0)
 8010bf8:	4b22      	ldr	r3, [pc, #136]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d005      	beq.n	8010c10 <_ux_host_stack_initialize+0x234>
        _ux_utility_semaphore_delete(&_ux_system_host -> ux_system_host_enum_semaphore);
 8010c04:	4b1f      	ldr	r3, [pc, #124]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	33d8      	adds	r3, #216	@ 0xd8
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	f001 f963 	bl	8011ed6 <_ux_utility_semaphore_delete>

    /* Free _ux_system_host -> ux_system_host_hcd_thread_stack.  */
    if (_ux_system_host -> ux_system_host_hcd_thread_stack)
 8010c10:	4b1c      	ldr	r3, [pc, #112]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d006      	beq.n	8010c2a <_ux_host_stack_initialize+0x24e>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_hcd_thread_stack);
 8010c1c:	4b19      	ldr	r3, [pc, #100]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8010c24:	4618      	mov	r0, r3
 8010c26:	f001 f809 	bl	8011c3c <_ux_utility_memory_free>

    /* Free _ux_system_host -> ux_system_host_enum_thread_stack.  */
    if (_ux_system_host -> ux_system_host_enum_thread_stack)
 8010c2a:	4b16      	ldr	r3, [pc, #88]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d005      	beq.n	8010c40 <_ux_host_stack_initialize+0x264>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_enum_thread_stack);
 8010c34:	4b13      	ldr	r3, [pc, #76]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c3a:	4618      	mov	r0, r3
 8010c3c:	f000 fffe 	bl	8011c3c <_ux_utility_memory_free>
#endif

    /* Free _ux_system_host -> ux_system_host_device_array.  */
    if (_ux_system_host -> ux_system_host_device_array)
 8010c40:	4b10      	ldr	r3, [pc, #64]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	695b      	ldr	r3, [r3, #20]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d005      	beq.n	8010c56 <_ux_host_stack_initialize+0x27a>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_device_array);
 8010c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	695b      	ldr	r3, [r3, #20]
 8010c50:	4618      	mov	r0, r3
 8010c52:	f000 fff3 	bl	8011c3c <_ux_utility_memory_free>
    
    /* Free _ux_system_host -> ux_system_host_class_array.  */
    if (_ux_system_host -> ux_system_host_class_array)
 8010c56:	4b0b      	ldr	r3, [pc, #44]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	685b      	ldr	r3, [r3, #4]
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d005      	beq.n	8010c6c <_ux_host_stack_initialize+0x290>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_class_array);
 8010c60:	4b08      	ldr	r3, [pc, #32]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	685b      	ldr	r3, [r3, #4]
 8010c66:	4618      	mov	r0, r3
 8010c68:	f000 ffe8 	bl	8011c3c <_ux_utility_memory_free>

    /* Free _ux_system_host -> ux_system_host_hcd_array.  */
    _ux_utility_memory_free(_ux_system_host -> ux_system_host_hcd_array);
 8010c6c:	4b05      	ldr	r3, [pc, #20]	@ (8010c84 <_ux_host_stack_initialize+0x2a8>)
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	68db      	ldr	r3, [r3, #12]
 8010c72:	4618      	mov	r0, r3
 8010c74:	f000 ffe2 	bl	8011c3c <_ux_utility_memory_free>

    /* Return completion status to caller.  */
    return(status);
 8010c78:	68fb      	ldr	r3, [r7, #12]
}
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	3714      	adds	r7, #20
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	bd90      	pop	{r4, r7, pc}
 8010c82:	bf00      	nop
 8010c84:	20015fc4 	.word	0x20015fc4

08010c88 <_ux_host_stack_interface_endpoint_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interface_endpoint_get(UX_INTERFACE *interface, UINT endpoint_index, UX_ENDPOINT **endpoint)
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b086      	sub	sp, #24
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	60f8      	str	r0, [r7, #12]
 8010c90:	60b9      	str	r1, [r7, #8]
 8010c92:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INTERFACE_ENDPOINT_GET, interface, endpoint_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Do a sanity check on the interface handle.  */
    if (interface -> ux_interface_handle != (ULONG) (ALIGN_TYPE) interface)
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	681a      	ldr	r2, [r3, #0]
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	429a      	cmp	r2, r3
 8010c9c:	d006      	beq.n	8010cac <_ux_host_stack_interface_endpoint_get+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 8010c9e:	2252      	movs	r2, #82	@ 0x52
 8010ca0:	2104      	movs	r1, #4
 8010ca2:	2002      	movs	r0, #2
 8010ca4:	f000 fd28 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 8010ca8:	2352      	movs	r3, #82	@ 0x52
 8010caa:	e01d      	b.n	8010ce8 <_ux_host_stack_interface_endpoint_get+0x60>
    }
            
    /* Start with the endpoint attached to the interface.  */
    current_endpoint =  interface -> ux_interface_first_endpoint;
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cb0:	613b      	str	r3, [r7, #16]

    /* The first endpoint has the index 0.  */    
    current_endpoint_index =  0;
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the endpoints until we found the right one.  */        
    while (current_endpoint != UX_NULL)
 8010cb6:	e00e      	b.n	8010cd6 <_ux_host_stack_interface_endpoint_get+0x4e>
    {

        /* Check if the endpoint index matches the current one.  */
        if (endpoint_index == current_endpoint_index)
 8010cb8:	68ba      	ldr	r2, [r7, #8]
 8010cba:	697b      	ldr	r3, [r7, #20]
 8010cbc:	429a      	cmp	r2, r3
 8010cbe:	d104      	bne.n	8010cca <_ux_host_stack_interface_endpoint_get+0x42>
        {

            /* Setup the return endpoint pointer.  */
            *endpoint=current_endpoint;
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	693a      	ldr	r2, [r7, #16]
 8010cc4:	601a      	str	r2, [r3, #0]

            /* Return success to the caller.  */
            return(UX_SUCCESS);
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	e00e      	b.n	8010ce8 <_ux_host_stack_interface_endpoint_get+0x60>
        }
        
        /* Move to the next endpoint.  */
        current_endpoint =  current_endpoint -> ux_endpoint_next_endpoint;
 8010cca:	693b      	ldr	r3, [r7, #16]
 8010ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cce:	613b      	str	r3, [r7, #16]
        
        /* Move to the next index.  */
        current_endpoint_index++;
 8010cd0:	697b      	ldr	r3, [r7, #20]
 8010cd2:	3301      	adds	r3, #1
 8010cd4:	617b      	str	r3, [r7, #20]
    while (current_endpoint != UX_NULL)
 8010cd6:	693b      	ldr	r3, [r7, #16]
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d1ed      	bne.n	8010cb8 <_ux_host_stack_interface_endpoint_get+0x30>
    }

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_ENDPOINT_HANDLE_UNKNOWN);
 8010cdc:	2253      	movs	r2, #83	@ 0x53
 8010cde:	2104      	movs	r1, #4
 8010ce0:	2002      	movs	r0, #2
 8010ce2:	f000 fd09 	bl	80116f8 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return an error!  */
    return(UX_ENDPOINT_HANDLE_UNKNOWN);
 8010ce6:	2353      	movs	r3, #83	@ 0x53
}
 8010ce8:	4618      	mov	r0, r3
 8010cea:	3718      	adds	r7, #24
 8010cec:	46bd      	mov	sp, r7
 8010cee:	bd80      	pop	{r7, pc}

08010cf0 <_ux_host_stack_interface_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interface_instance_create(UX_INTERFACE *interface)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b084      	sub	sp, #16
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INTERFACE_INSTANCE_CREATE, interface, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first endpoint for this alternate setting.  */
    endpoint =  interface -> ux_interface_first_endpoint;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cfc:	60fb      	str	r3, [r7, #12]

    /* Loop to create each endpoint.  */
    while (endpoint != UX_NULL)
 8010cfe:	e00b      	b.n	8010d18 <_ux_host_stack_interface_instance_create+0x28>
    {

        /* Create an endpoint for the instance.  */
        status = _ux_host_stack_endpoint_instance_create(endpoint);
 8010d00:	68f8      	ldr	r0, [r7, #12]
 8010d02:	f7ff fd4b 	bl	801079c <_ux_host_stack_endpoint_instance_create>
 8010d06:	60b8      	str	r0, [r7, #8]
        
        /* Check status, the controller may have refused the endpoint creation.  */
        if (status != UX_SUCCESS)
 8010d08:	68bb      	ldr	r3, [r7, #8]
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d001      	beq.n	8010d12 <_ux_host_stack_interface_instance_create+0x22>
        
            /* An error occurred at the controller level.  */
            return(status);
 8010d0e:	68bb      	ldr	r3, [r7, #8]
 8010d10:	e006      	b.n	8010d20 <_ux_host_stack_interface_instance_create+0x30>
        
        /* Move to next endpoint.  */
        endpoint =  endpoint -> ux_endpoint_next_endpoint;
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d16:	60fb      	str	r3, [r7, #12]
    while (endpoint != UX_NULL)
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d1f0      	bne.n	8010d00 <_ux_host_stack_interface_instance_create+0x10>

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_INTERFACE, interface, 0, 0, 0);

    /* Return completion status.  */
    return(UX_SUCCESS); 
 8010d1e:	2300      	movs	r3, #0
}
 8010d20:	4618      	mov	r0, r3
 8010d22:	3710      	adds	r7, #16
 8010d24:	46bd      	mov	sp, r7
 8010d26:	bd80      	pop	{r7, pc}

08010d28 <_ux_host_stack_interface_instance_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_interface_instance_delete(UX_INTERFACE *interface)
{
 8010d28:	b580      	push	{r7, lr}
 8010d2a:	b084      	sub	sp, #16
 8010d2c:	af00      	add	r7, sp, #0
 8010d2e:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(interface);

    /* Obtain the first endpoint for this alternate setting.  */
    endpoint =  interface -> ux_interface_first_endpoint;
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d34:	60fb      	str	r3, [r7, #12]

    /* Loop to delete each endpoint.  */
    while (endpoint != UX_NULL)
 8010d36:	e005      	b.n	8010d44 <_ux_host_stack_interface_instance_delete+0x1c>
    {

        /* Delete endpoint.  */
        _ux_host_stack_endpoint_instance_delete(endpoint);
 8010d38:	68f8      	ldr	r0, [r7, #12]
 8010d3a:	f7ff fd7b 	bl	8010834 <_ux_host_stack_endpoint_instance_delete>

        /* Move to next endpoint. */
        endpoint =  endpoint -> ux_endpoint_next_endpoint;
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d42:	60fb      	str	r3, [r7, #12]
    while (endpoint != UX_NULL)
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d1f6      	bne.n	8010d38 <_ux_host_stack_interface_instance_delete+0x10>
    }

    /* Return to caller.  */
    return; 
 8010d4a:	bf00      	nop
}
 8010d4c:	3710      	adds	r7, #16
 8010d4e:	46bd      	mov	sp, r7
 8010d50:	bd80      	pop	{r7, pc}
	...

08010d54 <_ux_host_stack_interfaces_scan>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interfaces_scan(UX_CONFIGURATION *configuration, UCHAR * descriptor)
{
 8010d54:	b580      	push	{r7, lr}
 8010d56:	b090      	sub	sp, #64	@ 0x40
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	6078      	str	r0, [r7, #4]
 8010d5c:	6039      	str	r1, [r7, #0]
ULONG                               interface_association_descriptor_present;
ULONG                               interface_in_iad_count;
UX_INTERFACE_ASSOCIATION_DESCRIPTOR interface_association;

    /* Retrieve the size of all the configuration descriptor.  */
    total_configuration_length =  configuration -> ux_configuration_descriptor.wTotalLength;
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	695b      	ldr	r3, [r3, #20]
 8010d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
    
    /* Set the IAD to false.  */
    interface_association_descriptor_present = UX_FALSE;
 8010d64:	2300      	movs	r3, #0
 8010d66:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Set the IAD interface count to zero.  */
    interface_in_iad_count = 0;
 8010d68:	2300      	movs	r3, #0
 8010d6a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Scan the entire descriptor and search for interfaces. We should also ensure that 
       the descriptor is valid by verifying the length of each descriptor scanned.  */
    while (total_configuration_length)
 8010d6c:	e065      	b.n	8010e3a <_ux_host_stack_interfaces_scan+0xe6>
    {

        /* Gather the length and type of the descriptor.  */
        descriptor_length =  *descriptor;
 8010d6e:	683b      	ldr	r3, [r7, #0]
 8010d70:	781b      	ldrb	r3, [r3, #0]
 8010d72:	633b      	str	r3, [r7, #48]	@ 0x30
        descriptor_type =    *(descriptor + 1);
 8010d74:	683b      	ldr	r3, [r7, #0]
 8010d76:	3301      	adds	r3, #1
 8010d78:	781b      	ldrb	r3, [r3, #0]
 8010d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Make sure this descriptor has at least the minimum length.  */
        if (descriptor_length < 3)
 8010d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d7e:	2b02      	cmp	r3, #2
 8010d80:	d806      	bhi.n	8010d90 <_ux_host_stack_interfaces_scan+0x3c>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 8010d82:	2242      	movs	r2, #66	@ 0x42
 8010d84:	2104      	movs	r1, #4
 8010d86:	2002      	movs	r0, #2
 8010d88:	f000 fcb6 	bl	80116f8 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 8010d8c:	2342      	movs	r3, #66	@ 0x42
 8010d8e:	e058      	b.n	8010e42 <_ux_host_stack_interfaces_scan+0xee>
        }            

        /* Check the type for an interface association descriptor.  */
        if (descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 8010d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d92:	2b0b      	cmp	r3, #11
 8010d94:	d113      	bne.n	8010dbe <_ux_host_stack_interfaces_scan+0x6a>
        {

            /* Parse the interface association descriptor and make it machine independent.  */
            _ux_utility_descriptor_parse(descriptor,
 8010d96:	f107 0308 	add.w	r3, r7, #8
 8010d9a:	2208      	movs	r2, #8
 8010d9c:	492b      	ldr	r1, [pc, #172]	@ (8010e4c <_ux_host_stack_interfaces_scan+0xf8>)
 8010d9e:	6838      	ldr	r0, [r7, #0]
 8010da0:	f000 fd98 	bl	80118d4 <_ux_utility_descriptor_parse>
                            _ux_system_interface_association_descriptor_structure,
                            UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &interface_association);

            /* Retrieve the CLASS/SUBCLASS from descriptor and store it in the configuration instance.  */
            configuration -> ux_configuration_iad_class    = interface_association.bFunctionClass;
 8010da4:	69ba      	ldr	r2, [r7, #24]
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	639a      	str	r2, [r3, #56]	@ 0x38
            configuration -> ux_configuration_iad_subclass = interface_association.bFunctionSubClass;
 8010daa:	69fa      	ldr	r2, [r7, #28]
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	63da      	str	r2, [r3, #60]	@ 0x3c
            configuration -> ux_configuration_iad_protocol = interface_association.bFunctionProtocol;
 8010db0:	6a3a      	ldr	r2, [r7, #32]
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	641a      	str	r2, [r3, #64]	@ 0x40

            /* We have an IAD.  */
            interface_association_descriptor_present = UX_TRUE;
 8010db6:	2301      	movs	r3, #1
 8010db8:	63bb      	str	r3, [r7, #56]	@ 0x38
            
            /* Memorize the number of interfaces attached to this IAD.  */
            interface_in_iad_count = interface_association.bInterfaceCount;
 8010dba:	697b      	ldr	r3, [r7, #20]
 8010dbc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        
        /* Check the type for an interface descriptor.  */
        if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 8010dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010dc0:	2b04      	cmp	r3, #4
 8010dc2:	d11e      	bne.n	8010e02 <_ux_host_stack_interfaces_scan+0xae>
        {

            /* We have found an interface descriptor. This descriptor contains at least 
               the default alternate setting (with value 0) and may have others.  */
            status =  _ux_host_stack_new_interface_create(configuration, descriptor, total_configuration_length);
 8010dc4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010dc6:	6839      	ldr	r1, [r7, #0]
 8010dc8:	6878      	ldr	r0, [r7, #4]
 8010dca:	f000 f9f9 	bl	80111c0 <_ux_host_stack_new_interface_create>
 8010dce:	62b8      	str	r0, [r7, #40]	@ 0x28

            /* Are we within an IAD ? */
            if (interface_association_descriptor_present == UX_TRUE)
 8010dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dd2:	2b01      	cmp	r3, #1
 8010dd4:	d110      	bne.n	8010df8 <_ux_host_stack_interfaces_scan+0xa4>
            {

                /* Decrement the number of interfaces attached here.  */
                interface_in_iad_count--;
 8010dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dd8:	3b01      	subs	r3, #1
 8010dda:	637b      	str	r3, [r7, #52]	@ 0x34
                
                /* Are we at the end of the interface count ? */
                if (interface_in_iad_count == 0)
 8010ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d10a      	bne.n	8010df8 <_ux_host_stack_interfaces_scan+0xa4>
                {
    
                    /* Set the IAD to false now.  */
                    interface_association_descriptor_present = UX_FALSE;
 8010de2:	2300      	movs	r3, #0
 8010de4:	63bb      	str	r3, [r7, #56]	@ 0x38

                    /* Reset the IAD Class/Subclass/Protocol. */
                    configuration -> ux_configuration_iad_class    = 0;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2200      	movs	r2, #0
 8010dea:	639a      	str	r2, [r3, #56]	@ 0x38
                    configuration -> ux_configuration_iad_subclass = 0;
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	2200      	movs	r2, #0
 8010df0:	63da      	str	r2, [r3, #60]	@ 0x3c
                    configuration -> ux_configuration_iad_protocol = 0;
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	2200      	movs	r2, #0
 8010df6:	641a      	str	r2, [r3, #64]	@ 0x40

                }
            }

            /* Check return status.  */
            if(status != UX_SUCCESS)
 8010df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d001      	beq.n	8010e02 <_ux_host_stack_interfaces_scan+0xae>
                return(status);
 8010dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e00:	e01f      	b.n	8010e42 <_ux_host_stack_interfaces_scan+0xee>
        }       

        /* Check the type for an OTG descriptor.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM)
 8010e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e04:	2b09      	cmp	r3, #9
 8010e06:	d105      	bne.n	8010e14 <_ux_host_stack_interfaces_scan+0xc0>
        
            /* Retrieve the bmAttributes for SRP/HNP support.  */
            configuration -> ux_configuration_otg_capabilities = (ULONG) *(descriptor + UX_OTG_BM_ATTRIBUTES);
 8010e08:	683b      	ldr	r3, [r7, #0]
 8010e0a:	3302      	adds	r3, #2
 8010e0c:	781b      	ldrb	r3, [r3, #0]
 8010e0e:	461a      	mov	r2, r3
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	609a      	str	r2, [r3, #8]

        /* Verify if the descriptor is still valid.  */
        if (descriptor_length > total_configuration_length)
 8010e14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e18:	429a      	cmp	r2, r3
 8010e1a:	d906      	bls.n	8010e2a <_ux_host_stack_interfaces_scan+0xd6>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 8010e1c:	2242      	movs	r2, #66	@ 0x42
 8010e1e:	2104      	movs	r1, #4
 8010e20:	2002      	movs	r0, #2
 8010e22:	f000 fc69 	bl	80116f8 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 8010e26:	2342      	movs	r3, #66	@ 0x42
 8010e28:	e00b      	b.n	8010e42 <_ux_host_stack_interfaces_scan+0xee>
        }
        /* Jump to the next descriptor if we have not reached the end.  */
        descriptor +=  descriptor_length;
 8010e2a:	683a      	ldr	r2, [r7, #0]
 8010e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e2e:	4413      	add	r3, r2
 8010e30:	603b      	str	r3, [r7, #0]

        /* And adjust the length left to parse in the descriptor.  */
        total_configuration_length -=  descriptor_length;
 8010e32:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e36:	1ad3      	subs	r3, r2, r3
 8010e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (total_configuration_length)
 8010e3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d196      	bne.n	8010d6e <_ux_host_stack_interfaces_scan+0x1a>
    }

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010e40:	2300      	movs	r3, #0
}
 8010e42:	4618      	mov	r0, r3
 8010e44:	3740      	adds	r7, #64	@ 0x40
 8010e46:	46bd      	mov	sp, r7
 8010e48:	bd80      	pop	{r7, pc}
 8010e4a:	bf00      	nop
 8010e4c:	20000064 	.word	0x20000064

08010e50 <_ux_host_stack_new_configuration_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_new_configuration_create(UX_DEVICE *device, UX_CONFIGURATION *configuration)
{
 8010e50:	b480      	push	{r7}
 8010e52:	b085      	sub	sp, #20
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
 8010e58:	6039      	str	r1, [r7, #0]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_CONFIGURATION_CREATE, device, configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* The device that owns this configuration is memorized in the 
       configuration container itself, easier for back chaining.  */
    configuration -> ux_configuration_device =  device;
 8010e5a:	683b      	ldr	r3, [r7, #0]
 8010e5c:	687a      	ldr	r2, [r7, #4]
 8010e5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the configuration handle in the container, this is for ensuring the
       configuration container is not corrupted.  */
    configuration -> ux_configuration_handle =  (ULONG) (ALIGN_TYPE) configuration;
 8010e60:	683a      	ldr	r2, [r7, #0]
 8010e62:	683b      	ldr	r3, [r7, #0]
 8010e64:	601a      	str	r2, [r3, #0]

    /* There is 2 cases for the creation of the configuration descriptor 
       if this is the first one, the configuration descriptor is hooked
       to the device. If it is not the first one, the configuration is 
       hooked to the end of the chain of configurations.  */
    if (device -> ux_device_first_configuration == UX_NULL)
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d103      	bne.n	8010e76 <_ux_host_stack_new_configuration_create+0x26>
    {
        device -> ux_device_first_configuration =  configuration;
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	683a      	ldr	r2, [r7, #0]
 8010e72:	641a      	str	r2, [r3, #64]	@ 0x40
        /* Hook the new configuration.  */
        list_configuration -> ux_configuration_next_configuration =  configuration;
    }

    /* Return to caller.  */
    return;
 8010e74:	e00e      	b.n	8010e94 <_ux_host_stack_new_configuration_create+0x44>
        list_configuration =  device -> ux_device_first_configuration;
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e7a:	60fb      	str	r3, [r7, #12]
        while (list_configuration -> ux_configuration_next_configuration != UX_NULL)
 8010e7c:	e002      	b.n	8010e84 <_ux_host_stack_new_configuration_create+0x34>
            list_configuration =  list_configuration -> ux_configuration_next_configuration;
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010e82:	60fb      	str	r3, [r7, #12]
        while (list_configuration -> ux_configuration_next_configuration != UX_NULL)
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d1f8      	bne.n	8010e7e <_ux_host_stack_new_configuration_create+0x2e>
        list_configuration -> ux_configuration_next_configuration =  configuration;
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	683a      	ldr	r2, [r7, #0]
 8010e90:	631a      	str	r2, [r3, #48]	@ 0x30
    return;
 8010e92:	bf00      	nop
}
 8010e94:	3714      	adds	r7, #20
 8010e96:	46bd      	mov	sp, r7
 8010e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e9c:	4770      	bx	lr
	...

08010ea0 <_ux_host_stack_new_device_create>:
/**************************************************************************/
UINT  _ux_host_stack_new_device_create(UX_HCD *hcd, UX_DEVICE *device_owner,
                                UINT port_index, UINT device_speed,
                                UINT port_max_power,
                                UX_DEVICE **created_device)
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b088      	sub	sp, #32
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	60f8      	str	r0, [r7, #12]
 8010ea8:	60b9      	str	r1, [r7, #8]
 8010eaa:	607a      	str	r2, [r7, #4]
 8010eac:	603b      	str	r3, [r7, #0]


#if UX_MAX_DEVICES > 1
    /* Verify the number of devices attached to the HCD already. Normally a HCD
       can have up to 127 devices but that can be tailored.  */
    if (hcd -> ux_hcd_nb_devices > UX_MAX_USB_DEVICES)
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010eb2:	2b7f      	cmp	r3, #127	@ 0x7f
 8010eb4:	d906      	bls.n	8010ec4 <_ux_host_stack_new_device_create+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_TOO_MANY_DEVICES);
 8010eb6:	2211      	movs	r2, #17
 8010eb8:	2104      	movs	r1, #4
 8010eba:	2002      	movs	r0, #2
 8010ebc:	f000 fc1c 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TOO_MANY_DEVICES, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TOO_MANY_DEVICES);
 8010ec0:	2311      	movs	r3, #17
 8010ec2:	e093      	b.n	8010fec <_ux_host_stack_new_device_create+0x14c>
    }
#endif

    /* Get a new device container to store this new device.  */
    device =  _ux_host_stack_new_device_get();
 8010ec4:	f000 f89a 	bl	8010ffc <_ux_host_stack_new_device_get>
 8010ec8:	61b8      	str	r0, [r7, #24]
    if (device == UX_NULL)
 8010eca:	69bb      	ldr	r3, [r7, #24]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d106      	bne.n	8010ede <_ux_host_stack_new_device_create+0x3e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_TOO_MANY_DEVICES);
 8010ed0:	2211      	movs	r2, #17
 8010ed2:	2104      	movs	r1, #4
 8010ed4:	2002      	movs	r0, #2
 8010ed6:	f000 fc0f 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TOO_MANY_DEVICES, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TOO_MANY_DEVICES);
 8010eda:	2311      	movs	r3, #17
 8010edc:	e086      	b.n	8010fec <_ux_host_stack_new_device_create+0x14c>
    }

    /* Store the device instance.  */
    *created_device = device;
 8010ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ee0:	69ba      	ldr	r2, [r7, #24]
 8010ee2:	601a      	str	r2, [r3, #0]

    /* Increment the number of devices on this bus.  */
    hcd -> ux_hcd_nb_devices++;
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010ee8:	1c5a      	adds	r2, r3, #1
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	661a      	str	r2, [r3, #96]	@ 0x60
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_DEVICE_CREATE, hcd, device_owner, port_index, device, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* At this stage the device is attached but not configured.
       we don't have to worry about power consumption yet.
       Initialize the device structure.  */
    device -> ux_device_handle =         (ULONG) (ALIGN_TYPE) device;
 8010eee:	69ba      	ldr	r2, [r7, #24]
 8010ef0:	69bb      	ldr	r3, [r7, #24]
 8010ef2:	601a      	str	r2, [r3, #0]
    device -> ux_device_state =          UX_DEVICE_ATTACHED;
 8010ef4:	69bb      	ldr	r3, [r7, #24]
 8010ef6:	2201      	movs	r2, #1
 8010ef8:	609a      	str	r2, [r3, #8]
    device -> ux_device_address =        0;
 8010efa:	69bb      	ldr	r3, [r7, #24]
 8010efc:	2200      	movs	r2, #0
 8010efe:	60da      	str	r2, [r3, #12]
    device -> ux_device_speed =          device_speed;
 8010f00:	69bb      	ldr	r3, [r7, #24]
 8010f02:	683a      	ldr	r2, [r7, #0]
 8010f04:	611a      	str	r2, [r3, #16]
    UX_DEVICE_MAX_POWER_SET(device, port_max_power);
 8010f06:	69bb      	ldr	r3, [r7, #24]
 8010f08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010f0a:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    UX_DEVICE_PARENT_SET(device, device_owner);
 8010f0e:	69bb      	ldr	r3, [r7, #24]
 8010f10:	68ba      	ldr	r2, [r7, #8]
 8010f12:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    UX_DEVICE_HCD_SET(device, hcd);
    UX_DEVICE_PORT_LOCATION_SET(device, port_index);
 8010f16:	69bb      	ldr	r3, [r7, #24]
 8010f18:	687a      	ldr	r2, [r7, #4]
 8010f1a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
    device -> ux_device_power_source =   UX_DEVICE_BUS_POWERED;
 8010f1e:	69bb      	ldr	r3, [r7, #24]
 8010f20:	2201      	movs	r2, #1
 8010f22:	615a      	str	r2, [r3, #20]

    /* Create a semaphore for the device. This is to protect endpoint 0 mostly for OTG HNP polling. The initial count is 1 as
       a mutex mechanism.  */
    status =  _ux_host_semaphore_create(&device -> ux_device_protection_semaphore, "ux_host_endpoint0_semaphore", 1);
 8010f24:	69bb      	ldr	r3, [r7, #24]
 8010f26:	331c      	adds	r3, #28
 8010f28:	2201      	movs	r2, #1
 8010f2a:	4932      	ldr	r1, [pc, #200]	@ (8010ff4 <_ux_host_stack_new_device_create+0x154>)
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	f000 ffb8 	bl	8011ea2 <_ux_utility_semaphore_create>
 8010f32:	61f8      	str	r0, [r7, #28]

    /* Check semaphore creation.  */
    if (status != UX_SUCCESS)
 8010f34:	69fb      	ldr	r3, [r7, #28]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d001      	beq.n	8010f3e <_ux_host_stack_new_device_create+0x9e>
    {

        /* Return error. Device resources that have been allocated until this
           point should be freed by the caller via _ux_host_stack_device_resources_free.  */
        return(UX_SEMAPHORE_ERROR);
 8010f3a:	2315      	movs	r3, #21
 8010f3c:	e056      	b.n	8010fec <_ux_host_stack_new_device_create+0x14c>
    }

    /* Initialize the default control endpoint permanently attached
       to the device.  */
    control_endpoint =                               &device -> ux_device_control_endpoint;
 8010f3e:	69bb      	ldr	r3, [r7, #24]
 8010f40:	337c      	adds	r3, #124	@ 0x7c
 8010f42:	617b      	str	r3, [r7, #20]
    control_endpoint -> ux_endpoint =                (ULONG) (ALIGN_TYPE) control_endpoint;
 8010f44:	697a      	ldr	r2, [r7, #20]
 8010f46:	697b      	ldr	r3, [r7, #20]
 8010f48:	601a      	str	r2, [r3, #0]
    control_endpoint -> ux_endpoint_next_endpoint =  UX_NULL;
 8010f4a:	697b      	ldr	r3, [r7, #20]
 8010f4c:	2200      	movs	r2, #0
 8010f4e:	625a      	str	r2, [r3, #36]	@ 0x24
    control_endpoint -> ux_endpoint_interface =      UX_NULL;
 8010f50:	697b      	ldr	r3, [r7, #20]
 8010f52:	2200      	movs	r2, #0
 8010f54:	629a      	str	r2, [r3, #40]	@ 0x28
    control_endpoint -> ux_endpoint_device =         device;
 8010f56:	697b      	ldr	r3, [r7, #20]
 8010f58:	69ba      	ldr	r2, [r7, #24]
 8010f5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    control_endpoint -> ux_endpoint_transfer_request.ux_transfer_request_endpoint = control_endpoint;
 8010f5c:	697b      	ldr	r3, [r7, #20]
 8010f5e:	697a      	ldr	r2, [r7, #20]
 8010f60:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Create a semaphore for this endpoint to be attached to its transfer request.  */
    status =  _ux_host_semaphore_create(&control_endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore, "ux_host_transfer_request_semaphore", 0);
 8010f62:	697b      	ldr	r3, [r7, #20]
 8010f64:	3374      	adds	r3, #116	@ 0x74
 8010f66:	2200      	movs	r2, #0
 8010f68:	4923      	ldr	r1, [pc, #140]	@ (8010ff8 <_ux_host_stack_new_device_create+0x158>)
 8010f6a:	4618      	mov	r0, r3
 8010f6c:	f000 ff99 	bl	8011ea2 <_ux_utility_semaphore_create>
 8010f70:	61f8      	str	r0, [r7, #28]

    /* Check semaphore creation.  */
    if (status != UX_SUCCESS)
 8010f72:	69fb      	ldr	r3, [r7, #28]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d001      	beq.n	8010f7c <_ux_host_stack_new_device_create+0xdc>
    {

        /* Return error. Device resources that have been allocated until this
           point should be freed by the caller via _ux_host_stack_device_resources_free.  */
        return(UX_SEMAPHORE_ERROR);
 8010f78:	2315      	movs	r3, #21
 8010f7a:	e037      	b.n	8010fec <_ux_host_stack_new_device_create+0x14c>
    }

    /* If the device is running in high speed the default max packet size for the control endpoint is 64.
       All other speeds the size is 8.  */
    if (device_speed == UX_HIGH_SPEED_DEVICE)
 8010f7c:	683b      	ldr	r3, [r7, #0]
 8010f7e:	2b02      	cmp	r3, #2
 8010f80:	d103      	bne.n	8010f8a <_ux_host_stack_new_device_create+0xea>
        control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize =  UX_DEFAULT_HS_MPS;
 8010f82:	697b      	ldr	r3, [r7, #20]
 8010f84:	2240      	movs	r2, #64	@ 0x40
 8010f86:	61da      	str	r2, [r3, #28]
 8010f88:	e002      	b.n	8010f90 <_ux_host_stack_new_device_create+0xf0>
    else
        control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize =  UX_DEFAULT_MPS;
 8010f8a:	697b      	ldr	r3, [r7, #20]
 8010f8c:	2208      	movs	r2, #8
 8010f8e:	61da      	str	r2, [r3, #28]

    /* Create the default control endpoint at the HCD level.  */
    status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_CREATE_ENDPOINT, (VOID *) control_endpoint);
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010f94:	697a      	ldr	r2, [r7, #20]
 8010f96:	210e      	movs	r1, #14
 8010f98:	68f8      	ldr	r0, [r7, #12]
 8010f9a:	4798      	blx	r3
 8010f9c:	61f8      	str	r0, [r7, #28]
    /* Enumeration steps will be done in task state machine.  */

#else

    /* Going on to do enumeration (requests).  */
    if (status == UX_SUCCESS)
 8010f9e:	69fb      	ldr	r3, [r7, #28]
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d114      	bne.n	8010fce <_ux_host_stack_new_device_create+0x12e>
    {

        /* Now control endpoint is ready, set state to running. */
        control_endpoint -> ux_endpoint_state =          UX_ENDPOINT_RUNNING;
 8010fa4:	697b      	ldr	r3, [r7, #20]
 8010fa6:	2201      	movs	r2, #1
 8010fa8:	605a      	str	r2, [r3, #4]

        /* Set the address of the device. The first time a USB device is
           accessed, it responds to the address 0. We need to change the address
           to a free device address between 1 and 127 ASAP.  */
        status =  _ux_host_stack_device_address_set(device);
 8010faa:	69b8      	ldr	r0, [r7, #24]
 8010fac:	f7ff f946 	bl	801023c <_ux_host_stack_device_address_set>
 8010fb0:	61f8      	str	r0, [r7, #28]
        if (status == UX_SUCCESS)
 8010fb2:	69fb      	ldr	r3, [r7, #28]
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d10a      	bne.n	8010fce <_ux_host_stack_new_device_create+0x12e>
        {

            /* Get the device descriptor.  */
            status =  _ux_host_stack_device_descriptor_read(device);
 8010fb8:	69b8      	ldr	r0, [r7, #24]
 8010fba:	f7ff fa33 	bl	8010424 <_ux_host_stack_device_descriptor_read>
 8010fbe:	61f8      	str	r0, [r7, #28]
            if (status == UX_SUCCESS)
 8010fc0:	69fb      	ldr	r3, [r7, #28]
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d103      	bne.n	8010fce <_ux_host_stack_new_device_create+0x12e>
            {

                /* Get the configuration descriptor(s) for the device
                   and parse all the configuration, interface, endpoints...  */
                status =  _ux_host_stack_configuration_enumerate(device);
 8010fc6:	69b8      	ldr	r0, [r7, #24]
 8010fc8:	f7fe ff78 	bl	800febc <_ux_host_stack_configuration_enumerate>
 8010fcc:	61f8      	str	r0, [r7, #28]
    }

    /* Check the status of the previous operations. If there was an
       error during any of the phases, the device resources must be
       freed based on if we want to retry.  */
    if (status == UX_SUCCESS)
 8010fce:	69fb      	ldr	r3, [r7, #28]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d10a      	bne.n	8010fea <_ux_host_stack_new_device_create+0x14a>

        /* The device, configuration(s), interface(s), endpoint(s) are
           now in order for this device to work. No configuration is set
           yet. First we need to find a class driver that wants to own
           it. There is no need to have an orphan device in a configured state.   */
        status =  _ux_host_stack_class_device_scan(device);
 8010fd4:	69b8      	ldr	r0, [r7, #24]
 8010fd6:	f7fe fdd7 	bl	800fb88 <_ux_host_stack_class_device_scan>
 8010fda:	61f8      	str	r0, [r7, #28]
        if (status == UX_NO_CLASS_MATCH)
 8010fdc:	69fb      	ldr	r3, [r7, #28]
 8010fde:	2b57      	cmp	r3, #87	@ 0x57
 8010fe0:	d103      	bne.n	8010fea <_ux_host_stack_new_device_create+0x14a>
        {

            status =  _ux_host_stack_class_interface_scan(device);
 8010fe2:	69b8      	ldr	r0, [r7, #24]
 8010fe4:	f7fe feba 	bl	800fd5c <_ux_host_stack_class_interface_scan>
 8010fe8:	61f8      	str	r0, [r7, #28]
    }
#endif

    /* Return status. If there's an error, device resources that have been 
       allocated until this point should be freed by the caller via _ux_host_stack_device_resources_free.  */
    return(status);
 8010fea:	69fb      	ldr	r3, [r7, #28]
}
 8010fec:	4618      	mov	r0, r3
 8010fee:	3720      	adds	r7, #32
 8010ff0:	46bd      	mov	sp, r7
 8010ff2:	bd80      	pop	{r7, pc}
 8010ff4:	08018c00 	.word	0x08018c00
 8010ff8:	08018c1c 	.word	0x08018c1c

08010ffc <_ux_host_stack_new_device_get>:
/*                                            memset and memcpy cases,    */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_DEVICE  *_ux_host_stack_new_device_get(VOID)
{
 8010ffc:	b580      	push	{r7, lr}
 8010ffe:	b082      	sub	sp, #8
 8011000:	af00      	add	r7, sp, #0
#endif
UX_DEVICE       *device;
    

    /* Start with the first device.  */
    device =  _ux_system_host -> ux_system_host_device_array;    
 8011002:	4b13      	ldr	r3, [pc, #76]	@ (8011050 <_ux_host_stack_new_device_get+0x54>)
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	695b      	ldr	r3, [r3, #20]
 8011008:	603b      	str	r3, [r7, #0]

#if UX_MAX_DEVICES > 1
    /* Reset the container index.  */
    container_index =  0;
 801100a:	2300      	movs	r3, #0
 801100c:	607b      	str	r3, [r7, #4]

    /* Search the list until the end.  */
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 801100e:	e012      	b.n	8011036 <_ux_host_stack_new_device_get+0x3a>
#endif
    {

        /* Until we have found an unused entry.  */
        if (device -> ux_device_handle == UX_UNUSED)
 8011010:	683b      	ldr	r3, [r7, #0]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	2b00      	cmp	r3, #0
 8011016:	d10a      	bne.n	801102e <_ux_host_stack_new_device_get+0x32>
        {

            /* Reset the entire entry.  */
            _ux_utility_memory_set(device, 0, sizeof(UX_DEVICE)); /* Use case of memset is verified. */
 8011018:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 801101c:	2100      	movs	r1, #0
 801101e:	6838      	ldr	r0, [r7, #0]
 8011020:	f000 feea 	bl	8011df8 <_ux_utility_memory_set>

            /* This entry is now used.  */
            device -> ux_device_handle =  UX_USED;
 8011024:	683b      	ldr	r3, [r7, #0]
 8011026:	2201      	movs	r2, #1
 8011028:	601a      	str	r2, [r3, #0]

            /* Return the device pointer.  */
            return(device);
 801102a:	683b      	ldr	r3, [r7, #0]
 801102c:	e00c      	b.n	8011048 <_ux_host_stack_new_device_get+0x4c>
        }
#if UX_MAX_DEVICES > 1

        /* Move to the next device entry.  */
        device++;
 801102e:	683b      	ldr	r3, [r7, #0]
 8011030:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8011034:	603b      	str	r3, [r7, #0]
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	1c5a      	adds	r2, r3, #1
 801103a:	607a      	str	r2, [r7, #4]
 801103c:	4a04      	ldr	r2, [pc, #16]	@ (8011050 <_ux_host_stack_new_device_get+0x54>)
 801103e:	6812      	ldr	r2, [r2, #0]
 8011040:	6912      	ldr	r2, [r2, #16]
 8011042:	4293      	cmp	r3, r2
 8011044:	d3e4      	bcc.n	8011010 <_ux_host_stack_new_device_get+0x14>
#endif
    }

    /* No unused devices, return NULL.  */
    return(UX_NULL);
 8011046:	2300      	movs	r3, #0
}
 8011048:	4618      	mov	r0, r3
 801104a:	3708      	adds	r7, #8
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}
 8011050:	20015fc4 	.word	0x20015fc4

08011054 <_ux_host_stack_new_endpoint_create>:
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_new_endpoint_create(UX_INTERFACE *interface,
                                                 UCHAR * interface_endpoint)
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b088      	sub	sp, #32
 8011058:	af00      	add	r7, sp, #0
 801105a:	6078      	str	r0, [r7, #4]
 801105c:	6039      	str	r1, [r7, #0]
ULONG           endpoint_type;
ULONG           packet_size;
ULONG           n_tran;

    /* Obtain memory for storing this new endpoint.  */
    endpoint =  (UX_ENDPOINT *) _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_ENDPOINT));
 801105e:	2294      	movs	r2, #148	@ 0x94
 8011060:	2100      	movs	r1, #0
 8011062:	2000      	movs	r0, #0
 8011064:	f000 fca4 	bl	80119b0 <_ux_utility_memory_allocate>
 8011068:	6178      	str	r0, [r7, #20]
    if (endpoint == UX_NULL)
 801106a:	697b      	ldr	r3, [r7, #20]
 801106c:	2b00      	cmp	r3, #0
 801106e:	d101      	bne.n	8011074 <_ux_host_stack_new_endpoint_create+0x20>
        return(UX_MEMORY_INSUFFICIENT);
 8011070:	2312      	movs	r3, #18
 8011072:	e09f      	b.n	80111b4 <_ux_host_stack_new_endpoint_create+0x160>
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_ENDPOINT_CREATE, interface, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Save the endpoint handle in the container, this is for ensuring the
       endpoint container is not corrupted.  */
    endpoint -> ux_endpoint =  (ULONG) (ALIGN_TYPE) endpoint;
 8011074:	697a      	ldr	r2, [r7, #20]
 8011076:	697b      	ldr	r3, [r7, #20]
 8011078:	601a      	str	r2, [r3, #0]

    /* The endpoint container has a built in transfer_request. 
       The transfer_request needs to point to the endpoint as well.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_endpoint =  endpoint;
 801107a:	697b      	ldr	r3, [r7, #20]
 801107c:	697a      	ldr	r2, [r7, #20]
 801107e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the pointer to the device. This is useful for the HCD layer.  */
    endpoint -> ux_endpoint_device =  interface -> ux_interface_configuration -> ux_configuration_device;
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011084:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011086:	697b      	ldr	r3, [r7, #20]
 8011088:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Parse the interface descriptor and make it machine independent.  */
    _ux_utility_descriptor_parse(interface_endpoint,
                            _ux_system_endpoint_descriptor_structure,
                            UX_ENDPOINT_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &endpoint -> ux_endpoint_descriptor);
 801108a:	697b      	ldr	r3, [r7, #20]
 801108c:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(interface_endpoint,
 801108e:	2206      	movs	r2, #6
 8011090:	494a      	ldr	r1, [pc, #296]	@ (80111bc <_ux_host_stack_new_endpoint_create+0x168>)
 8011092:	6838      	ldr	r0, [r7, #0]
 8011094:	f000 fc1e 	bl	80118d4 <_ux_utility_descriptor_parse>

    /* Check endpoint size and interval to see if they are valid.  */
    endpoint_type = endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE;
 8011098:	697b      	ldr	r3, [r7, #20]
 801109a:	699b      	ldr	r3, [r3, #24]
 801109c:	f003 0303 	and.w	r3, r3, #3
 80110a0:	613b      	str	r3, [r7, #16]

    /* Endpoint size should not be zero.  */
    if (endpoint -> ux_endpoint_descriptor.wMaxPacketSize == 0)
 80110a2:	697b      	ldr	r3, [r7, #20]
 80110a4:	69db      	ldr	r3, [r3, #28]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d104      	bne.n	80110b4 <_ux_host_stack_new_endpoint_create+0x60>
    {
        _ux_utility_memory_free(endpoint);
 80110aa:	6978      	ldr	r0, [r7, #20]
 80110ac:	f000 fdc6 	bl	8011c3c <_ux_utility_memory_free>
        return(UX_DESCRIPTOR_CORRUPTED);
 80110b0:	2342      	movs	r3, #66	@ 0x42
 80110b2:	e07f      	b.n	80111b4 <_ux_host_stack_new_endpoint_create+0x160>
    }

    /* Control/bulk endpoint, 8, 16, 32, 64, ... 512 can be accepted.
       Note non-standard size in 2^N is accepted since they really works.  */
    if (endpoint_type == UX_CONTROL_ENDPOINT || endpoint_type == UX_BULK_ENDPOINT)
 80110b4:	693b      	ldr	r3, [r7, #16]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d002      	beq.n	80110c0 <_ux_host_stack_new_endpoint_create+0x6c>
 80110ba:	693b      	ldr	r3, [r7, #16]
 80110bc:	2b02      	cmp	r3, #2
 80110be:	d119      	bne.n	80110f4 <_ux_host_stack_new_endpoint_create+0xa0>
    {
        for (packet_size = 8; packet_size <= 512; packet_size <<= 1)
 80110c0:	2308      	movs	r3, #8
 80110c2:	61bb      	str	r3, [r7, #24]
 80110c4:	e007      	b.n	80110d6 <_ux_host_stack_new_endpoint_create+0x82>
        {
            if (packet_size == endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	69db      	ldr	r3, [r3, #28]
 80110ca:	69ba      	ldr	r2, [r7, #24]
 80110cc:	429a      	cmp	r2, r3
 80110ce:	d007      	beq.n	80110e0 <_ux_host_stack_new_endpoint_create+0x8c>
        for (packet_size = 8; packet_size <= 512; packet_size <<= 1)
 80110d0:	69bb      	ldr	r3, [r7, #24]
 80110d2:	005b      	lsls	r3, r3, #1
 80110d4:	61bb      	str	r3, [r7, #24]
 80110d6:	69bb      	ldr	r3, [r7, #24]
 80110d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80110dc:	d9f3      	bls.n	80110c6 <_ux_host_stack_new_endpoint_create+0x72>
 80110de:	e000      	b.n	80110e2 <_ux_host_stack_new_endpoint_create+0x8e>
                break;
 80110e0:	bf00      	nop
        }

        /* If endpoint size not valid, return error.  */
        if (packet_size > 512)
 80110e2:	69bb      	ldr	r3, [r7, #24]
 80110e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80110e8:	d904      	bls.n	80110f4 <_ux_host_stack_new_endpoint_create+0xa0>
        {
            _ux_utility_memory_free(endpoint);
 80110ea:	6978      	ldr	r0, [r7, #20]
 80110ec:	f000 fda6 	bl	8011c3c <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 80110f0:	2342      	movs	r3, #66	@ 0x42
 80110f2:	e05f      	b.n	80111b4 <_ux_host_stack_new_endpoint_create+0x160>
        }
    }

    /* Interrupt/isochronous endpoint, max 1024 and 3 transactions can be accepted.  */
    if (endpoint_type == UX_INTERRUPT_ENDPOINT || endpoint_type == UX_ISOCHRONOUS_ENDPOINT)
 80110f4:	693b      	ldr	r3, [r7, #16]
 80110f6:	2b03      	cmp	r3, #3
 80110f8:	d002      	beq.n	8011100 <_ux_host_stack_new_endpoint_create+0xac>
 80110fa:	693b      	ldr	r3, [r7, #16]
 80110fc:	2b01      	cmp	r3, #1
 80110fe:	d13c      	bne.n	801117a <_ux_host_stack_new_endpoint_create+0x126>
    {

        /* Max size over 1024 is not allowed.  */
        packet_size = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 8011100:	697b      	ldr	r3, [r7, #20]
 8011102:	69db      	ldr	r3, [r3, #28]
 8011104:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011108:	61bb      	str	r3, [r7, #24]
        if (packet_size > 1024)
 801110a:	69bb      	ldr	r3, [r7, #24]
 801110c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011110:	d904      	bls.n	801111c <_ux_host_stack_new_endpoint_create+0xc8>
        {
            _ux_utility_memory_free(endpoint);
 8011112:	6978      	ldr	r0, [r7, #20]
 8011114:	f000 fd92 	bl	8011c3c <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 8011118:	2342      	movs	r3, #66	@ 0x42
 801111a:	e04b      	b.n	80111b4 <_ux_host_stack_new_endpoint_create+0x160>
        }

        /* Number transaction over 2 additional is not allowed.  */
        n_tran = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK;
 801111c:	697b      	ldr	r3, [r7, #20]
 801111e:	69db      	ldr	r3, [r3, #28]
 8011120:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8011124:	60fb      	str	r3, [r7, #12]
        if (n_tran >= UX_MAX_NUMBER_OF_TRANSACTIONS_MASK)
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 801112c:	d304      	bcc.n	8011138 <_ux_host_stack_new_endpoint_create+0xe4>
        {
            _ux_utility_memory_free(endpoint);
 801112e:	6978      	ldr	r0, [r7, #20]
 8011130:	f000 fd84 	bl	8011c3c <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 8011134:	2342      	movs	r3, #66	@ 0x42
 8011136:	e03d      	b.n	80111b4 <_ux_host_stack_new_endpoint_create+0x160>
        }

        /* Isochronous/high speed interrupt interval should be 1~16.  */
        if (endpoint -> ux_endpoint_descriptor.bInterval < 1)
 8011138:	697b      	ldr	r3, [r7, #20]
 801113a:	6a1b      	ldr	r3, [r3, #32]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d104      	bne.n	801114a <_ux_host_stack_new_endpoint_create+0xf6>
        {
            _ux_utility_memory_free(endpoint);
 8011140:	6978      	ldr	r0, [r7, #20]
 8011142:	f000 fd7b 	bl	8011c3c <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 8011146:	2342      	movs	r3, #66	@ 0x42
 8011148:	e034      	b.n	80111b4 <_ux_host_stack_new_endpoint_create+0x160>
        }
        if ((endpoint_type == UX_ISOCHRONOUS_ENDPOINT) ||
 801114a:	693b      	ldr	r3, [r7, #16]
 801114c:	2b01      	cmp	r3, #1
 801114e:	d005      	beq.n	801115c <_ux_host_stack_new_endpoint_create+0x108>
            (interface -> ux_interface_configuration -> ux_configuration_device
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                    -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 8011156:	691b      	ldr	r3, [r3, #16]
        if ((endpoint_type == UX_ISOCHRONOUS_ENDPOINT) ||
 8011158:	2b02      	cmp	r3, #2
 801115a:	d108      	bne.n	801116e <_ux_host_stack_new_endpoint_create+0x11a>
            )
        {
            if (endpoint -> ux_endpoint_descriptor.bInterval > 16)
 801115c:	697b      	ldr	r3, [r7, #20]
 801115e:	6a1b      	ldr	r3, [r3, #32]
 8011160:	2b10      	cmp	r3, #16
 8011162:	d904      	bls.n	801116e <_ux_host_stack_new_endpoint_create+0x11a>
            {
                _ux_utility_memory_free(endpoint);
 8011164:	6978      	ldr	r0, [r7, #20]
 8011166:	f000 fd69 	bl	8011c3c <_ux_utility_memory_free>
                return(UX_DESCRIPTOR_CORRUPTED);
 801116a:	2342      	movs	r3, #66	@ 0x42
 801116c:	e022      	b.n	80111b4 <_ux_host_stack_new_endpoint_create+0x160>
            }
        }

        /* Save final packet size.  */
        packet_size *= (n_tran + 1);
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	1c5a      	adds	r2, r3, #1
 8011172:	69bb      	ldr	r3, [r7, #24]
 8011174:	fb02 f303 	mul.w	r3, r2, r3
 8011178:	61bb      	str	r3, [r7, #24]
    }

    /* Save transfer packet size.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_packet_length = packet_size;
 801117a:	697b      	ldr	r3, [r7, #20]
 801117c:	69ba      	ldr	r2, [r7, #24]
 801117e:	669a      	str	r2, [r3, #104]	@ 0x68

    /* The interface that owns this endpoint is memorized in the 
       endpoint container itself, easier for back chaining.  */
    endpoint -> ux_endpoint_interface =  interface;
 8011180:	697b      	ldr	r3, [r7, #20]
 8011182:	687a      	ldr	r2, [r7, #4]
 8011184:	629a      	str	r2, [r3, #40]	@ 0x28
    /* There is 2 cases for the creation of the endpoint descriptor 
       if this is the first one, the endpoint descriptor is hooked
       to the interface. 
       If it is not the first one, the endpoint is hooked to the
       end of the chain of endpoints.  */
    if (interface -> ux_interface_first_endpoint == UX_NULL)
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801118a:	2b00      	cmp	r3, #0
 801118c:	d103      	bne.n	8011196 <_ux_host_stack_new_endpoint_create+0x142>
    {

        interface -> ux_interface_first_endpoint =  endpoint;
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	697a      	ldr	r2, [r7, #20]
 8011192:	639a      	str	r2, [r3, #56]	@ 0x38
 8011194:	e00d      	b.n	80111b2 <_ux_host_stack_new_endpoint_create+0x15e>
    }
    else
    {

        list_endpoint =  interface -> ux_interface_first_endpoint;
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801119a:	61fb      	str	r3, [r7, #28]
        
        /* Traverse the list until the end.  */
        while (list_endpoint -> ux_endpoint_next_endpoint != UX_NULL)
 801119c:	e002      	b.n	80111a4 <_ux_host_stack_new_endpoint_create+0x150>
            list_endpoint =  list_endpoint -> ux_endpoint_next_endpoint;
 801119e:	69fb      	ldr	r3, [r7, #28]
 80111a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111a2:	61fb      	str	r3, [r7, #28]
        while (list_endpoint -> ux_endpoint_next_endpoint != UX_NULL)
 80111a4:	69fb      	ldr	r3, [r7, #28]
 80111a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d1f8      	bne.n	801119e <_ux_host_stack_new_endpoint_create+0x14a>

        /* Hook the endpoint.  */
        list_endpoint -> ux_endpoint_next_endpoint =  endpoint;
 80111ac:	69fb      	ldr	r3, [r7, #28]
 80111ae:	697a      	ldr	r2, [r7, #20]
 80111b0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Return successful status.  */
    return(UX_SUCCESS);
 80111b2:	2300      	movs	r3, #0
}
 80111b4:	4618      	mov	r0, r3
 80111b6:	3720      	adds	r7, #32
 80111b8:	46bd      	mov	sp, r7
 80111ba:	bd80      	pop	{r7, pc}
 80111bc:	20000038 	.word	0x20000038

080111c0 <_ux_host_stack_new_interface_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_new_interface_create(UX_CONFIGURATION *configuration,
                                            UCHAR * descriptor, ULONG length)
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	b08c      	sub	sp, #48	@ 0x30
 80111c4:	af00      	add	r7, sp, #0
 80111c6:	60f8      	str	r0, [r7, #12]
 80111c8:	60b9      	str	r1, [r7, #8]
 80111ca:	607a      	str	r2, [r7, #4]
UINT                descriptor_type;
UINT                status;
UCHAR               *this_interface_descriptor;

    /* Obtain memory for storing this new interface.  */
    interface =  (UX_INTERFACE *) _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_INTERFACE));
 80111cc:	2250      	movs	r2, #80	@ 0x50
 80111ce:	2100      	movs	r1, #0
 80111d0:	2000      	movs	r0, #0
 80111d2:	f000 fbed 	bl	80119b0 <_ux_utility_memory_allocate>
 80111d6:	6278      	str	r0, [r7, #36]	@ 0x24
    
    /* If no memory left, exit with error.  */        
    if (interface == UX_NULL)
 80111d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d101      	bne.n	80111e2 <_ux_host_stack_new_interface_create+0x22>
        return(UX_MEMORY_INSUFFICIENT);
 80111de:	2312      	movs	r3, #18
 80111e0:	e076      	b.n	80112d0 <_ux_host_stack_new_interface_create+0x110>

    /* Save the interface handle in the container, this is for ensuring the
       interface container is not corrupted.  */
    interface -> ux_interface_handle =  (ULONG) (ALIGN_TYPE) interface;
 80111e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80111e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111e6:	601a      	str	r2, [r3, #0]

    /* Parse the interface descriptor and make it machine independent.  */
    _ux_utility_descriptor_parse(descriptor,
                            _ux_system_interface_descriptor_structure,
                            UX_INTERFACE_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &interface -> ux_interface_descriptor);
 80111e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111ea:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(descriptor,
 80111ec:	2209      	movs	r2, #9
 80111ee:	493a      	ldr	r1, [pc, #232]	@ (80112d8 <_ux_host_stack_new_interface_create+0x118>)
 80111f0:	68b8      	ldr	r0, [r7, #8]
 80111f2:	f000 fb6f 	bl	80118d4 <_ux_utility_descriptor_parse>

    /* The configuration that owns this interface is memorized in the 
       interface container itself, easier for back chaining.  */
    interface -> ux_interface_configuration =  configuration;
 80111f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111f8:	68fa      	ldr	r2, [r7, #12]
 80111fa:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* If the interface belongs to an IAD, remember the IAD Class/SubClass/Protocol.  */
    interface -> ux_interface_iad_class    = configuration -> ux_configuration_iad_class;
 80111fc:	68fb      	ldr	r3, [r7, #12]
 80111fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011202:	645a      	str	r2, [r3, #68]	@ 0x44
    interface -> ux_interface_iad_subclass = configuration -> ux_configuration_iad_subclass;
 8011204:	68fb      	ldr	r3, [r7, #12]
 8011206:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801120a:	649a      	str	r2, [r3, #72]	@ 0x48
    interface -> ux_interface_iad_protocol = configuration -> ux_configuration_iad_protocol;
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011212:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* There is 2 cases for the creation of the interface descriptor 
       if this is the first one, the interface descriptor is hooked
       to the configuration. If it is not the first one, the interface 
       is hooked to the end of the chain of interfaces.  */
    if (configuration -> ux_configuration_first_interface == UX_NULL)
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011218:	2b00      	cmp	r3, #0
 801121a:	d103      	bne.n	8011224 <_ux_host_stack_new_interface_create+0x64>
    {
        configuration -> ux_configuration_first_interface =  interface;
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011220:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011222:	e00d      	b.n	8011240 <_ux_host_stack_new_interface_create+0x80>
    }
    else
    {
    
        list_interface =  configuration -> ux_configuration_first_interface;
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011228:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        /* Traverse the list until we reach the end */
        while (list_interface -> ux_interface_next_interface != UX_NULL)
 801122a:	e002      	b.n	8011232 <_ux_host_stack_new_interface_create+0x72>
        {

            list_interface =  list_interface -> ux_interface_next_interface;
 801122c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801122e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011230:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (list_interface -> ux_interface_next_interface != UX_NULL)
 8011232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011236:	2b00      	cmp	r3, #0
 8011238:	d1f8      	bne.n	801122c <_ux_host_stack_new_interface_create+0x6c>
        }

        /* Hook the interface.  */
        list_interface -> ux_interface_next_interface =  interface;
 801123a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801123c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801123e:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Traverse the interface in search of all endpoints that belong to it.
       We need the length remaining in the descriptor and the number of endpoints
       reported for this interface.  */
    number_endpoints =  interface -> ux_interface_descriptor.bNumEndpoints;
 8011240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011242:	69db      	ldr	r3, [r3, #28]
 8011244:	62bb      	str	r3, [r7, #40]	@ 0x28

    this_interface_descriptor = descriptor;
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	623b      	str	r3, [r7, #32]

    while (length && (number_endpoints != 0))
 801124a:	e03a      	b.n	80112c2 <_ux_host_stack_new_interface_create+0x102>
    {

        /* Gather the length and type of the descriptor.  */
        descriptor_length =  *descriptor;
 801124c:	68bb      	ldr	r3, [r7, #8]
 801124e:	781b      	ldrb	r3, [r3, #0]
 8011250:	61fb      	str	r3, [r7, #28]
        descriptor_type =    *(descriptor+1);
 8011252:	68bb      	ldr	r3, [r7, #8]
 8011254:	3301      	adds	r3, #1
 8011256:	781b      	ldrb	r3, [r3, #0]
 8011258:	61bb      	str	r3, [r7, #24]

        /* make sure this descriptor has at least the minimum length.  */
        if (descriptor_length < 3)
 801125a:	69fb      	ldr	r3, [r7, #28]
 801125c:	2b02      	cmp	r3, #2
 801125e:	d806      	bhi.n	801126e <_ux_host_stack_new_interface_create+0xae>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 8011260:	2242      	movs	r2, #66	@ 0x42
 8011262:	2104      	movs	r1, #4
 8011264:	2002      	movs	r0, #2
 8011266:	f000 fa47 	bl	80116f8 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 801126a:	2342      	movs	r3, #66	@ 0x42
 801126c:	e030      	b.n	80112d0 <_ux_host_stack_new_interface_create+0x110>
        }            

        /* Check the type for an interface descriptor.  */
        if (descriptor_type == UX_ENDPOINT_DESCRIPTOR_ITEM)
 801126e:	69bb      	ldr	r3, [r7, #24]
 8011270:	2b05      	cmp	r3, #5
 8011272:	d10c      	bne.n	801128e <_ux_host_stack_new_interface_create+0xce>
        {

            /* We have found an endpoint descriptor for this interface.  */
            status =  _ux_host_stack_new_endpoint_create(interface, descriptor);
 8011274:	68b9      	ldr	r1, [r7, #8]
 8011276:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011278:	f7ff feec 	bl	8011054 <_ux_host_stack_new_endpoint_create>
 801127c:	6178      	str	r0, [r7, #20]

            /* Check return status.  */
            if(status != UX_SUCCESS)
 801127e:	697b      	ldr	r3, [r7, #20]
 8011280:	2b00      	cmp	r3, #0
 8011282:	d001      	beq.n	8011288 <_ux_host_stack_new_interface_create+0xc8>
                return(status);
 8011284:	697b      	ldr	r3, [r7, #20]
 8011286:	e023      	b.n	80112d0 <_ux_host_stack_new_interface_create+0x110>

            number_endpoints--;
 8011288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801128a:	3b01      	subs	r3, #1
 801128c:	62bb      	str	r3, [r7, #40]	@ 0x28
        }       

        /* Verify if the descriptor is still valid, or we moved to next interface.  */
        if ((descriptor_length > length) || (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM && descriptor != this_interface_descriptor))
 801128e:	69fa      	ldr	r2, [r7, #28]
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	429a      	cmp	r2, r3
 8011294:	d806      	bhi.n	80112a4 <_ux_host_stack_new_interface_create+0xe4>
 8011296:	69bb      	ldr	r3, [r7, #24]
 8011298:	2b04      	cmp	r3, #4
 801129a:	d10a      	bne.n	80112b2 <_ux_host_stack_new_interface_create+0xf2>
 801129c:	68ba      	ldr	r2, [r7, #8]
 801129e:	6a3b      	ldr	r3, [r7, #32]
 80112a0:	429a      	cmp	r2, r3
 80112a2:	d006      	beq.n	80112b2 <_ux_host_stack_new_interface_create+0xf2>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 80112a4:	2242      	movs	r2, #66	@ 0x42
 80112a6:	2104      	movs	r1, #4
 80112a8:	2002      	movs	r0, #2
 80112aa:	f000 fa25 	bl	80116f8 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 80112ae:	2342      	movs	r3, #66	@ 0x42
 80112b0:	e00e      	b.n	80112d0 <_ux_host_stack_new_interface_create+0x110>
        }

        /* Jump to the next descriptor if we have not reached the end.  */
        descriptor +=  descriptor_length;
 80112b2:	68ba      	ldr	r2, [r7, #8]
 80112b4:	69fb      	ldr	r3, [r7, #28]
 80112b6:	4413      	add	r3, r2
 80112b8:	60bb      	str	r3, [r7, #8]
        length -=  descriptor_length;
 80112ba:	687a      	ldr	r2, [r7, #4]
 80112bc:	69fb      	ldr	r3, [r7, #28]
 80112be:	1ad3      	subs	r3, r2, r3
 80112c0:	607b      	str	r3, [r7, #4]
    while (length && (number_endpoints != 0))
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d002      	beq.n	80112ce <_ux_host_stack_new_interface_create+0x10e>
 80112c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d1be      	bne.n	801124c <_ux_host_stack_new_interface_create+0x8c>
    }

    /* Return success!  */
    return(UX_SUCCESS);
 80112ce:	2300      	movs	r3, #0
}
 80112d0:	4618      	mov	r0, r3
 80112d2:	3730      	adds	r7, #48	@ 0x30
 80112d4:	46bd      	mov	sp, r7
 80112d6:	bd80      	pop	{r7, pc}
 80112d8:	20000058 	.word	0x20000058

080112dc <_ux_host_stack_rh_change_process>:
/*                                            fixed registered HCD scan,  */
/*                                            resulting in version 6.1.2  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_rh_change_process(VOID)
{
 80112dc:	b580      	push	{r7, lr}
 80112de:	b08c      	sub	sp, #48	@ 0x30
 80112e0:	af00      	add	r7, sp, #0
UINT        port_index;
UX_INTERRUPT_SAVE_AREA

    /* This thread was maybe awaken by one or more HCD controllers. Check each 
       of the HCD to see where there has been a change of topology.  */
    for(hcd_index = 0; hcd_index < UX_SYSTEM_HOST_MAX_HCD_GET(); hcd_index++)
 80112e2:	2300      	movs	r3, #0
 80112e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80112e6:	e088      	b.n	80113fa <_ux_host_stack_rh_change_process+0x11e>
    {

        /* Pickup HCD pointer.  */
        hcd =  &_ux_system_host -> ux_system_host_hcd_array[hcd_index];
 80112e8:	4b48      	ldr	r3, [pc, #288]	@ (801140c <_ux_host_stack_rh_change_process+0x130>)
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	68da      	ldr	r2, [r3, #12]
 80112ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112f0:	2194      	movs	r1, #148	@ 0x94
 80112f2:	fb01 f303 	mul.w	r3, r1, r3
 80112f6:	4413      	add	r3, r2
 80112f8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Is this HCD operational?  */
        if (hcd -> ux_hcd_status == UX_HCD_STATUS_OPERATIONAL)
 80112fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80112fe:	2b02      	cmp	r3, #2
 8011300:	d178      	bne.n	80113f4 <_ux_host_stack_rh_change_process+0x118>
        {

            /* On each port of the root hub of the controller, get the port status */
            for (port_index = 0; port_index < hcd -> ux_hcd_nb_root_hubs; port_index++)
 8011302:	2300      	movs	r3, #0
 8011304:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011306:	e070      	b.n	80113ea <_ux_host_stack_rh_change_process+0x10e>
            {

                /* Was there any activity on this port ? */
                if (hcd -> ux_hcd_root_hub_signal[port_index] != 0)
 8011308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801130a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801130c:	3214      	adds	r2, #20
 801130e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011312:	2b00      	cmp	r3, #0
 8011314:	d066      	beq.n	80113e4 <_ux_host_stack_rh_change_process+0x108>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011316:	f3ef 8310 	mrs	r3, PRIMASK
 801131a:	617b      	str	r3, [r7, #20]
    return(posture);
 801131c:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 801131e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011320:	b672      	cpsid	i
    return(int_posture);
 8011322:	693b      	ldr	r3, [r7, #16]

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_CHANGE_PROCESS, port_index, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

                    /* Reset that port activity signal.  */
                    UX_DISABLE
 8011324:	623b      	str	r3, [r7, #32]
                    hcd -> ux_hcd_root_hub_signal[port_index]--;
 8011326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011328:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801132a:	3214      	adds	r2, #20
 801132c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011330:	1e59      	subs	r1, r3, #1
 8011332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011334:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011336:	3214      	adds	r2, #20
 8011338:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801133c:	6a3b      	ldr	r3, [r7, #32]
 801133e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011340:	69bb      	ldr	r3, [r7, #24]
 8011342:	f383 8810 	msr	PRIMASK, r3
}
 8011346:	bf00      	nop
                    UX_RESTORE

                    /* Call HCD for port status.  */
                    port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_GET_PORT_STATUS, (VOID *)((ALIGN_TYPE)port_index));
 8011348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801134a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801134c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801134e:	2102      	movs	r1, #2
 8011350:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011352:	4798      	blx	r3
 8011354:	61f8      	str	r0, [r7, #28]
    
                    /* Check return status.  */
                    if (port_status != UX_PORT_INDEX_UNKNOWN)
 8011356:	69fb      	ldr	r3, [r7, #28]
 8011358:	2b56      	cmp	r3, #86	@ 0x56
 801135a:	d043      	beq.n	80113e4 <_ux_host_stack_rh_change_process+0x108>
                    {
    
                        /* The port_status value is valid and will tell us if there is
                           a device attached\detached on the downstream port.  */
                        if (port_status & UX_PS_CCS)
 801135c:	69fb      	ldr	r3, [r7, #28]
 801135e:	f003 0301 	and.w	r3, r3, #1
 8011362:	2b00      	cmp	r3, #0
 8011364:	d031      	beq.n	80113ca <_ux_host_stack_rh_change_process+0xee>
                        {
    
                            /* There is a device attached to this port. Check if we know 
                               about it. If not, this is a device insertion signal.  */
                            if ((hcd -> ux_hcd_rh_device_connection & (ULONG)(1 << port_index)) == 0)
 8011366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011368:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801136a:	2101      	movs	r1, #1
 801136c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801136e:	fa01 f202 	lsl.w	r2, r1, r2
 8011372:	4013      	ands	r3, r2
 8011374:	2b00      	cmp	r3, #0
 8011376:	d104      	bne.n	8011382 <_ux_host_stack_rh_change_process+0xa6>
                            {
                              
                                /* We have a simple device insertion, we have not lost any signals.  
                                   the root hub and the stack enumeration module are in synch.  */
                                _ux_host_stack_rh_device_insertion(hcd,port_index);
 8011378:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801137a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801137c:	f000 f862 	bl	8011444 <_ux_host_stack_rh_device_insertion>
 8011380:	e030      	b.n	80113e4 <_ux_host_stack_rh_change_process+0x108>
                                   but we may have missed them of they were too close or the stack got too busy.
                                   We check the number of events in the root hub signal. If it is not zero
                                   we are out of synch, meaning we got a disconnection followed very quickly
                                   by a insertion.  */
                                
                                if (hcd -> ux_hcd_root_hub_signal[port_index] != 0)
 8011382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011384:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011386:	3214      	adds	r2, #20
 8011388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801138c:	2b00      	cmp	r3, #0
 801138e:	d029      	beq.n	80113e4 <_ux_host_stack_rh_change_process+0x108>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011390:	f3ef 8310 	mrs	r3, PRIMASK
 8011394:	60bb      	str	r3, [r7, #8]
    return(posture);
 8011396:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 8011398:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 801139a:	b672      	cpsid	i
    return(int_posture);
 801139c:	687b      	ldr	r3, [r7, #4]
                                {

                                    /* We need to get back in synch now.  */
                                    UX_DISABLE
 801139e:	623b      	str	r3, [r7, #32]
                                    hcd -> ux_hcd_root_hub_signal[port_index] = 0;
 80113a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80113a4:	3214      	adds	r2, #20
 80113a6:	2100      	movs	r1, #0
 80113a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80113ac:	6a3b      	ldr	r3, [r7, #32]
 80113ae:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	f383 8810 	msr	PRIMASK, r3
}
 80113b6:	bf00      	nop
                                    UX_RESTORE
                            
                                    /* First extract the device.  */
                                    _ux_host_stack_rh_device_extraction(hcd,port_index);
 80113b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80113ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80113bc:	f000 f828 	bl	8011410 <_ux_host_stack_rh_device_extraction>
                                    
                                    /* Now, insert it again.  */
                                    _ux_host_stack_rh_device_insertion(hcd,port_index);
 80113c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80113c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80113c4:	f000 f83e 	bl	8011444 <_ux_host_stack_rh_device_insertion>
 80113c8:	e00c      	b.n	80113e4 <_ux_host_stack_rh_change_process+0x108>
                        else
                        {
                              
                            /* There is no device attached to this port. Check if we know 
                               about it. If not, this is a device removal signal.  */
                            if ((hcd -> ux_hcd_rh_device_connection & (ULONG)(1 << port_index)) !=0)
 80113ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80113ce:	2101      	movs	r1, #1
 80113d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80113d2:	fa01 f202 	lsl.w	r2, r1, r2
 80113d6:	4013      	ands	r3, r2
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d003      	beq.n	80113e4 <_ux_host_stack_rh_change_process+0x108>
                            {
                                _ux_host_stack_rh_device_extraction(hcd,port_index);
 80113dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80113de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80113e0:	f000 f816 	bl	8011410 <_ux_host_stack_rh_device_extraction>
            for (port_index = 0; port_index < hcd -> ux_hcd_nb_root_hubs; port_index++)
 80113e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e6:	3301      	adds	r3, #1
 80113e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80113ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80113ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80113f0:	429a      	cmp	r2, r3
 80113f2:	d389      	bcc.n	8011308 <_ux_host_stack_rh_change_process+0x2c>
    for(hcd_index = 0; hcd_index < UX_SYSTEM_HOST_MAX_HCD_GET(); hcd_index++)
 80113f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113f6:	3301      	adds	r3, #1
 80113f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80113fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	f43f af73 	beq.w	80112e8 <_ux_host_stack_rh_change_process+0xc>
                    }
                }
            }
        }               
    }
}
 8011402:	bf00      	nop
 8011404:	bf00      	nop
 8011406:	3730      	adds	r7, #48	@ 0x30
 8011408:	46bd      	mov	sp, r7
 801140a:	bd80      	pop	{r7, pc}
 801140c:	20015fc4 	.word	0x20015fc4

08011410 <_ux_host_stack_rh_device_extraction>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_rh_device_extraction(UX_HCD *hcd, UINT port_index)
{
 8011410:	b580      	push	{r7, lr}
 8011412:	b082      	sub	sp, #8
 8011414:	af00      	add	r7, sp, #0
 8011416:	6078      	str	r0, [r7, #4]
 8011418:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_DEVICE_EXTRACTION, hcd, port_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Ask the stack to remove the device, pass the value 0 as the parent root hub.  */
    _ux_host_stack_device_remove(hcd, 0, port_index);
 801141a:	683a      	ldr	r2, [r7, #0]
 801141c:	2100      	movs	r1, #0
 801141e:	6878      	ldr	r0, [r7, #4]
 8011420:	f7ff f896 	bl	8010550 <_ux_host_stack_device_remove>

    /* The device has been removed, so the port is free again.  */
    hcd -> ux_hcd_rh_device_connection &= (ULONG)~(1 << port_index);
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011428:	2101      	movs	r1, #1
 801142a:	683a      	ldr	r2, [r7, #0]
 801142c:	fa01 f202 	lsl.w	r2, r1, r2
 8011430:	43d2      	mvns	r2, r2
 8011432:	401a      	ands	r2, r3
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	669a      	str	r2, [r3, #104]	@ 0x68

    /* That command should never fail!  */
    return(UX_SUCCESS);
 8011438:	2300      	movs	r3, #0
}
 801143a:	4618      	mov	r0, r3
 801143c:	3708      	adds	r7, #8
 801143e:	46bd      	mov	sp, r7
 8011440:	bd80      	pop	{r7, pc}
	...

08011444 <_ux_host_stack_rh_device_insertion>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_rh_device_insertion(UX_HCD *hcd, UINT port_index)
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b08a      	sub	sp, #40	@ 0x28
 8011448:	af02      	add	r7, sp, #8
 801144a:	6078      	str	r0, [r7, #4]
 801144c:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_DEVICE_INSERTION, hcd, port_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Perform a PORT_ENABLE command.  */
    port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_ENABLE_PORT, (VOID *)((ALIGN_TYPE)port_index));
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011452:	683a      	ldr	r2, [r7, #0]
 8011454:	2103      	movs	r1, #3
 8011456:	6878      	ldr	r0, [r7, #4]
 8011458:	4798      	blx	r3
 801145a:	61b8      	str	r0, [r7, #24]

    /* Check return status.  */
    if (port_status == UX_PORT_INDEX_UNKNOWN)
 801145c:	69bb      	ldr	r3, [r7, #24]
 801145e:	2b56      	cmp	r3, #86	@ 0x56
 8011460:	d101      	bne.n	8011466 <_ux_host_stack_rh_device_insertion+0x22>
        return(port_status);
 8011462:	69bb      	ldr	r3, [r7, #24]
 8011464:	e090      	b.n	8011588 <_ux_host_stack_rh_device_insertion+0x144>

    /* A debounce interval with a minimum duration of 100 ms on attach.  */
    _ux_utility_delay_ms(100);
 8011466:	2064      	movs	r0, #100	@ 0x64
 8011468:	f000 fa1a 	bl	80118a0 <_ux_utility_delay_ms>

    /* The first attempts to do a device enumeration may fail.
       Typically, after the port is reset and the first command is sent to
       the device, there is no answer. In this case, we reset the port again
       and retry. Usually that does the trick!  */
    for (index_loop = 0; index_loop < UX_RH_ENUMERATION_RETRY; index_loop++)
 801146c:	2300      	movs	r3, #0
 801146e:	61fb      	str	r3, [r7, #28]
 8011470:	e066      	b.n	8011540 <_ux_host_stack_rh_device_insertion+0xfc>
    {

        /* Now we have to do a PORT_RESET command.  */
        port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_RESET_PORT, (VOID *)((ALIGN_TYPE)port_index));
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011476:	683a      	ldr	r2, [r7, #0]
 8011478:	2109      	movs	r1, #9
 801147a:	6878      	ldr	r0, [r7, #4]
 801147c:	4798      	blx	r3
 801147e:	61b8      	str	r0, [r7, #24]
        if (port_status == UX_SUCCESS)
 8011480:	69bb      	ldr	r3, [r7, #24]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d156      	bne.n	8011534 <_ux_host_stack_rh_device_insertion+0xf0>
        {

            /* The port reset phase was successful. Before we invoke the device enumeration function,
               we need to know the speed of the device.  */
            port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_GET_PORT_STATUS, (VOID *)((ALIGN_TYPE)port_index));
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801148a:	683a      	ldr	r2, [r7, #0]
 801148c:	2102      	movs	r1, #2
 801148e:	6878      	ldr	r0, [r7, #4]
 8011490:	4798      	blx	r3
 8011492:	61b8      	str	r0, [r7, #24]

            /* Check return status.  */
            if (port_status == UX_PORT_INDEX_UNKNOWN)
 8011494:	69bb      	ldr	r3, [r7, #24]
 8011496:	2b56      	cmp	r3, #86	@ 0x56
 8011498:	d106      	bne.n	80114a8 <_ux_host_stack_rh_device_insertion+0x64>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ROOT_HUB, UX_DEVICE_ENUMERATION_FAILURE);
 801149a:	2244      	movs	r2, #68	@ 0x44
 801149c:	2105      	movs	r1, #5
 801149e:	2002      	movs	r0, #2
 80114a0:	f000 f92a 	bl	80116f8 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_ENUMERATION_FAILURE, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

                return(UX_DEVICE_ENUMERATION_FAILURE);
 80114a4:	2344      	movs	r3, #68	@ 0x44
 80114a6:	e06f      	b.n	8011588 <_ux_host_stack_rh_device_insertion+0x144>
            }

            /* Check if device is still connected.  */
            if ((port_status & UX_PS_CCS) == 0)
 80114a8:	69bb      	ldr	r3, [r7, #24]
 80114aa:	f003 0301 	and.w	r3, r3, #1
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d101      	bne.n	80114b6 <_ux_host_stack_rh_device_insertion+0x72>
            {

                /* Device disconnected during enumeration retries.  */
                return(UX_DEVICE_ENUMERATION_FAILURE);
 80114b2:	2344      	movs	r3, #68	@ 0x44
 80114b4:	e068      	b.n	8011588 <_ux_host_stack_rh_device_insertion+0x144>
            }

            /* Set the device speed.  */
            device_speed =  port_status >> UX_PS_DS;
 80114b6:	69bb      	ldr	r3, [r7, #24]
 80114b8:	099b      	lsrs	r3, r3, #6
 80114ba:	617b      	str	r3, [r7, #20]

            /* Ask the USB stack to enumerate this device. A root hub is considered self
               powered. */
            status =  _ux_host_stack_new_device_create(hcd, UX_NULL, port_index, device_speed, UX_MAX_SELF_POWER, &device);
 80114bc:	f107 030c 	add.w	r3, r7, #12
 80114c0:	9301      	str	r3, [sp, #4]
 80114c2:	23fa      	movs	r3, #250	@ 0xfa
 80114c4:	9300      	str	r3, [sp, #0]
 80114c6:	697b      	ldr	r3, [r7, #20]
 80114c8:	683a      	ldr	r2, [r7, #0]
 80114ca:	2100      	movs	r1, #0
 80114cc:	6878      	ldr	r0, [r7, #4]
 80114ce:	f7ff fce7 	bl	8010ea0 <_ux_host_stack_new_device_create>
 80114d2:	6138      	str	r0, [r7, #16]

            /* Check return status.  */
            if (status == UX_SUCCESS)
 80114d4:	693b      	ldr	r3, [r7, #16]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d118      	bne.n	801150c <_ux_host_stack_rh_device_insertion+0xc8>
                /* Successful device create.  */

                /* The device has been mounted properly, we have to remember this
                   so when the device is removed, we have to invoke the enumeration
                   function again */
                hcd -> ux_hcd_rh_device_connection |= (ULONG)(1 << port_index);
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80114de:	2101      	movs	r1, #1
 80114e0:	683a      	ldr	r2, [r7, #0]
 80114e2:	fa01 f202 	lsl.w	r2, r1, r2
 80114e6:	431a      	orrs	r2, r3
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	669a      	str	r2, [r3, #104]	@ 0x68

                /* If the device instance is ready, notify application for connection.  */
                if (_ux_system_host -> ux_system_host_change_function)
 80114ec:	4b28      	ldr	r3, [pc, #160]	@ (8011590 <_ux_host_stack_rh_device_insertion+0x14c>)
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d007      	beq.n	8011508 <_ux_host_stack_rh_device_insertion+0xc4>
                {
                    _ux_system_host -> ux_system_host_change_function(UX_DEVICE_CONNECTION, UX_NULL, (VOID*)device);
 80114f8:	4b25      	ldr	r3, [pc, #148]	@ (8011590 <_ux_host_stack_rh_device_insertion+0x14c>)
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8011500:	68fa      	ldr	r2, [r7, #12]
 8011502:	2100      	movs	r1, #0
 8011504:	2081      	movs	r0, #129	@ 0x81
 8011506:	4798      	blx	r3
                }

                /* Return success to the caller.  */
                return(UX_SUCCESS);
 8011508:	2300      	movs	r3, #0
 801150a:	e03d      	b.n	8011588 <_ux_host_stack_rh_device_insertion+0x144>
            }
            else
            {

                /* Return error if HCD is dead.  */
                if (hcd -> ux_hcd_status != UX_HCD_STATUS_OPERATIONAL)
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011510:	2b02      	cmp	r3, #2
 8011512:	d001      	beq.n	8011518 <_ux_host_stack_rh_device_insertion+0xd4>
                    return(UX_CONTROLLER_DEAD);
 8011514:	2333      	movs	r3, #51	@ 0x33
 8011516:	e037      	b.n	8011588 <_ux_host_stack_rh_device_insertion+0x144>

                /* No retry if there are too many devices.  */
                if (status == UX_TOO_MANY_DEVICES)
 8011518:	693b      	ldr	r3, [r7, #16]
 801151a:	2b11      	cmp	r3, #17
 801151c:	d014      	beq.n	8011548 <_ux_host_stack_rh_device_insertion+0x104>
                    break;

                /* No retry if there is no class found.  */
                if (status == UX_NO_CLASS_MATCH)
 801151e:	693b      	ldr	r3, [r7, #16]
 8011520:	2b57      	cmp	r3, #87	@ 0x57
 8011522:	d013      	beq.n	801154c <_ux_host_stack_rh_device_insertion+0x108>
                    break;

                /* Simulate remove to free allocated resources if retry.  */
                if (index_loop < UX_RH_ENUMERATION_RETRY - 1)
 8011524:	69fb      	ldr	r3, [r7, #28]
 8011526:	2b01      	cmp	r3, #1
 8011528:	d804      	bhi.n	8011534 <_ux_host_stack_rh_device_insertion+0xf0>
                    _ux_host_stack_device_remove(hcd, UX_NULL, port_index);
 801152a:	683a      	ldr	r2, [r7, #0]
 801152c:	2100      	movs	r1, #0
 801152e:	6878      	ldr	r0, [r7, #4]
 8011530:	f7ff f80e 	bl	8010550 <_ux_host_stack_device_remove>
        }

        /* We get here if something did not go well. Either the port did not respond
           well to the ENABLE\RESET phases or the device did not enumerate well
           so we try again ! */
        _ux_utility_delay_ms(UX_RH_ENUMERATION_RETRY_DELAY);
 8011534:	2064      	movs	r0, #100	@ 0x64
 8011536:	f000 f9b3 	bl	80118a0 <_ux_utility_delay_ms>
    for (index_loop = 0; index_loop < UX_RH_ENUMERATION_RETRY; index_loop++)
 801153a:	69fb      	ldr	r3, [r7, #28]
 801153c:	3301      	adds	r3, #1
 801153e:	61fb      	str	r3, [r7, #28]
 8011540:	69fb      	ldr	r3, [r7, #28]
 8011542:	2b02      	cmp	r3, #2
 8011544:	d995      	bls.n	8011472 <_ux_host_stack_rh_device_insertion+0x2e>
 8011546:	e002      	b.n	801154e <_ux_host_stack_rh_device_insertion+0x10a>
                    break;
 8011548:	bf00      	nop
 801154a:	e000      	b.n	801154e <_ux_host_stack_rh_device_insertion+0x10a>
                    break;
 801154c:	bf00      	nop
#endif /* defined(UX_HOST_STANDALONE)  */

    /* If we get here, the device did not enumerate completely.
       The device is still attached to the root hub and therefore
       there could be a physical connection with a unconfigured device.  */
    hcd -> ux_hcd_rh_device_connection |= (ULONG)(1 << port_index);
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011552:	2101      	movs	r1, #1
 8011554:	683a      	ldr	r2, [r7, #0]
 8011556:	fa01 f202 	lsl.w	r2, r1, r2
 801155a:	431a      	orrs	r2, r3
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Notify application for a physical connection failed to be enumed.
       Device instance NULL indicates too many devices.
       Device state unconfigured indicates enumeration fail.  */
    if (_ux_system_host -> ux_system_host_change_function)
 8011560:	4b0b      	ldr	r3, [pc, #44]	@ (8011590 <_ux_host_stack_rh_device_insertion+0x14c>)
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8011568:	2b00      	cmp	r3, #0
 801156a:	d007      	beq.n	801157c <_ux_host_stack_rh_device_insertion+0x138>
    {
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_CONNECTION, UX_NULL, (VOID*)device);
 801156c:	4b08      	ldr	r3, [pc, #32]	@ (8011590 <_ux_host_stack_rh_device_insertion+0x14c>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8011574:	68fa      	ldr	r2, [r7, #12]
 8011576:	2100      	movs	r1, #0
 8011578:	2081      	movs	r0, #129	@ 0x81
 801157a:	4798      	blx	r3
    }

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ROOT_HUB, UX_DEVICE_ENUMERATION_FAILURE);
 801157c:	2244      	movs	r2, #68	@ 0x44
 801157e:	2105      	movs	r1, #5
 8011580:	2002      	movs	r0, #2
 8011582:	f000 f8b9 	bl	80116f8 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_ENUMERATION_FAILURE, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return a failed enumeration.  */
    return(UX_DEVICE_ENUMERATION_FAILURE);
 8011586:	2344      	movs	r3, #68	@ 0x44
}
 8011588:	4618      	mov	r0, r3
 801158a:	3720      	adds	r7, #32
 801158c:	46bd      	mov	sp, r7
 801158e:	bd80      	pop	{r7, pc}
 8011590:	20015fc4 	.word	0x20015fc4

08011594 <_ux_host_stack_transfer_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_transfer_request(UX_TRANSFER *transfer_request)
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b08c      	sub	sp, #48	@ 0x30
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
UX_HCD          *hcd;
UINT            status;
    

    /* Get the endpoint container from the transfer_request */
    endpoint =  transfer_request -> ux_transfer_request_endpoint;
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	685b      	ldr	r3, [r3, #4]
 80115a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the device container from the endpoint.  */
    device =  endpoint -> ux_endpoint_device;
 80115a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80115a8:	f3ef 8310 	mrs	r3, PRIMASK
 80115ac:	61bb      	str	r3, [r7, #24]
    return(posture);
 80115ae:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80115b0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80115b2:	b672      	cpsid	i
    return(int_posture);
 80115b4:	697b      	ldr	r3, [r7, #20]

    /* Ensure we are not preempted by the enum thread while we check the device 
       state and set the transfer status.  */
    UX_DISABLE
 80115b6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if ((device -> ux_device_state == UX_DEVICE_ATTACHED) || (device -> ux_device_state == UX_DEVICE_ADDRESSED)
 80115b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115ba:	689b      	ldr	r3, [r3, #8]
 80115bc:	2b01      	cmp	r3, #1
 80115be:	d007      	beq.n	80115d0 <_ux_host_stack_transfer_request+0x3c>
 80115c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115c2:	689b      	ldr	r3, [r3, #8]
 80115c4:	2b02      	cmp	r3, #2
 80115c6:	d003      	beq.n	80115d0 <_ux_host_stack_transfer_request+0x3c>
            || (device -> ux_device_state == UX_DEVICE_CONFIGURED))
 80115c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115ca:	689b      	ldr	r3, [r3, #8]
 80115cc:	2b03      	cmp	r3, #3
 80115ce:	d118      	bne.n	8011602 <_ux_host_stack_transfer_request+0x6e>
    {

        /* Set the transfer to pending.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	2201      	movs	r2, #1
 80115d4:	635a      	str	r2, [r3, #52]	@ 0x34
#if !defined(UX_HOST_STANDALONE)
        /* Save the thread making this transfer. If we're under interrupt, this
           will be null.  */
        transfer_request -> ux_transfer_request_thread_pending =  _ux_utility_thread_identify();
 80115d6:	f000 fd95 	bl	8012104 <_ux_utility_thread_identify>
 80115da:	4602      	mov	r2, r0
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	661a      	str	r2, [r3, #96]	@ 0x60
 80115e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115e2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	f383 8810 	msr	PRIMASK, r3
}
 80115ea:	bf00      	nop

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_TRANSFER_REQUEST, device, endpoint, transfer_request, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* With the device we have the pointer to the HCD.  */
    hcd = UX_DEVICE_HCD_GET(device);
 80115ec:	4b24      	ldr	r3, [pc, #144]	@ (8011680 <_ux_host_stack_transfer_request+0xec>)
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	68db      	ldr	r3, [r3, #12]
 80115f2:	623b      	str	r3, [r7, #32]

    /* If this is endpoint 0, we protect the endpoint from a possible re-entry.  */
    if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 80115f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115f6:	695b      	ldr	r3, [r3, #20]
 80115f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d128      	bne.n	8011652 <_ux_host_stack_transfer_request+0xbe>
 8011600:	e016      	b.n	8011630 <_ux_host_stack_transfer_request+0x9c>
 8011602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011604:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011606:	693b      	ldr	r3, [r7, #16]
 8011608:	f383 8810 	msr	PRIMASK, r3
}
 801160c:	bf00      	nop
        if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 801160e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011610:	695b      	ldr	r3, [r3, #20]
 8011612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011616:	2b00      	cmp	r3, #0
 8011618:	d108      	bne.n	801162c <_ux_host_stack_transfer_request+0x98>
            if (!_ux_host_semaphore_waiting(&device -> ux_device_protection_semaphore))
 801161a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801161c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801161e:	2b00      	cmp	r3, #0
 8011620:	d104      	bne.n	801162c <_ux_host_stack_transfer_request+0x98>
                _ux_host_semaphore_put(&device -> ux_device_protection_semaphore);
 8011622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011624:	331c      	adds	r3, #28
 8011626:	4618      	mov	r0, r3
 8011628:	f000 fc9a 	bl	8011f60 <_ux_utility_semaphore_put>
        return(UX_TRANSFER_NOT_READY);
 801162c:	2325      	movs	r3, #37	@ 0x25
 801162e:	e023      	b.n	8011678 <_ux_host_stack_transfer_request+0xe4>
    {

        /* Check if the class has already protected it.  */
        if (_ux_host_semaphore_waiting(&device -> ux_device_protection_semaphore))        
 8011630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011634:	2b00      	cmp	r3, #0
 8011636:	d00c      	beq.n	8011652 <_ux_host_stack_transfer_request+0xbe>
        {

            /* We are using endpoint 0. Protect with semaphore.  */
            status =  _ux_host_semaphore_get(&device -> ux_device_protection_semaphore, UX_WAIT_FOREVER);
 8011638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801163a:	331c      	adds	r3, #28
 801163c:	f04f 31ff 	mov.w	r1, #4294967295
 8011640:	4618      	mov	r0, r3
 8011642:	f000 fc55 	bl	8011ef0 <_ux_utility_semaphore_get>
 8011646:	61f8      	str	r0, [r7, #28]
    
            /* Check for status.  */
            if (status != UX_SUCCESS)
 8011648:	69fb      	ldr	r3, [r7, #28]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d001      	beq.n	8011652 <_ux_host_stack_transfer_request+0xbe>
            
                /* Something went wrong. */
                return(status);
 801164e:	69fb      	ldr	r3, [r7, #28]
 8011650:	e012      	b.n	8011678 <_ux_host_stack_transfer_request+0xe4>
        }        
    }             
    
    /* Send the command to the controller.  */    
    status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_TRANSFER_REQUEST, transfer_request);
 8011652:	6a3b      	ldr	r3, [r7, #32]
 8011654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011656:	687a      	ldr	r2, [r7, #4]
 8011658:	210c      	movs	r1, #12
 801165a:	6a38      	ldr	r0, [r7, #32]
 801165c:	4798      	blx	r3
 801165e:	61f8      	str	r0, [r7, #28]

    /* If this is endpoint 0, we unprotect the endpoint. */
    if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 8011660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011662:	695b      	ldr	r3, [r3, #20]
 8011664:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011668:	2b00      	cmp	r3, #0
 801166a:	d104      	bne.n	8011676 <_ux_host_stack_transfer_request+0xe2>

        /* We are using endpoint 0. Unprotect with semaphore.  */
        _ux_host_semaphore_put(&device -> ux_device_protection_semaphore);
 801166c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801166e:	331c      	adds	r3, #28
 8011670:	4618      	mov	r0, r3
 8011672:	f000 fc75 	bl	8011f60 <_ux_utility_semaphore_put>

    /* And return the status.  */
    return(status);
 8011676:	69fb      	ldr	r3, [r7, #28]
#endif
}
 8011678:	4618      	mov	r0, r3
 801167a:	3730      	adds	r7, #48	@ 0x30
 801167c:	46bd      	mov	sp, r7
 801167e:	bd80      	pop	{r7, pc}
 8011680:	20015fc4 	.word	0x20015fc4

08011684 <_ux_host_stack_transfer_request_abort>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_transfer_request_abort(UX_TRANSFER *transfer_request)
{
 8011684:	b590      	push	{r4, r7, lr}
 8011686:	b085      	sub	sp, #20
 8011688:	af00      	add	r7, sp, #0
 801168a:	6078      	str	r0, [r7, #4]
        transfer_request -> ux_transfer_request_endpoint -> ux_endpoint_device,
        transfer_request -> ux_transfer_request_endpoint,
        transfer_request, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* With the device we have the pointer to the HCD.  */
    hcd = UX_DEVICE_HCD_GET(transfer_request -> ux_transfer_request_endpoint -> ux_endpoint_device);
 801168c:	4b19      	ldr	r3, [pc, #100]	@ (80116f4 <_ux_host_stack_transfer_request_abort+0x70>)
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	68db      	ldr	r3, [r3, #12]
 8011692:	60fb      	str	r3, [r7, #12]

    /* Check pending transaction.  */
    if (transfer_request -> ux_transfer_request_completion_code == UX_TRANSFER_STATUS_PENDING)
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011698:	2b01      	cmp	r3, #1
 801169a:	d126      	bne.n	80116ea <_ux_host_stack_transfer_request_abort+0x66>
    {
    
        /* Send the abort command to the controller.  */    
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_TRANSFER_ABORT, transfer_request);
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116a0:	687a      	ldr	r2, [r7, #4]
 80116a2:	210d      	movs	r1, #13
 80116a4:	68f8      	ldr	r0, [r7, #12]
 80116a6:	4798      	blx	r3
           reason we can't just assume its value is PENDING is that in between
           the completion code check and this line, it's possible that the transfer
           completed, which would've changed the completion code to SUCCESS.
           Such a case is valid, and we want to make sure we don't put() the
           transfer request's semaphore again.  */
        completion_code =  transfer_request -> ux_transfer_request_completion_code;
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80116ac:	60bb      	str	r3, [r7, #8]

        /* Set the transfer_request status to abort.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_ABORT;
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	2204      	movs	r2, #4
 80116b2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* We need to inform the class that owns this transfer_request of the 
           abort if there is a call back mechanism.  */
        if (transfer_request -> ux_transfer_request_completion_function != UX_NULL)
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d003      	beq.n	80116c4 <_ux_host_stack_transfer_request_abort+0x40>
            transfer_request -> ux_transfer_request_completion_function(transfer_request);
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116c0:	6878      	ldr	r0, [r7, #4]
 80116c2:	4798      	blx	r3
       
        /* Is a thread waiting on the semaphore?  */
        if (/* Is the transfer pending?  */
 80116c4:	68bb      	ldr	r3, [r7, #8]
 80116c6:	2b01      	cmp	r3, #1
 80116c8:	d10f      	bne.n	80116ea <_ux_host_stack_transfer_request_abort+0x66>
            completion_code == UX_TRANSFER_STATUS_PENDING &&
#if !defined(UX_HOST_STANDALONE)
            /* Is the thread waiting not this one? (clearly we're not waiting!)  */
            transfer_request -> ux_transfer_request_thread_pending != _ux_utility_thread_identify() && 
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 80116ce:	f000 fd19 	bl	8012104 <_ux_utility_thread_identify>
 80116d2:	4603      	mov	r3, r0
            completion_code == UX_TRANSFER_STATUS_PENDING &&
 80116d4:	429c      	cmp	r4, r3
 80116d6:	d008      	beq.n	80116ea <_ux_host_stack_transfer_request_abort+0x66>
#endif
            /* Does the transfer request not have a completion function?  */
            transfer_request -> ux_transfer_request_completion_function == UX_NULL)
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            transfer_request -> ux_transfer_request_thread_pending != _ux_utility_thread_identify() && 
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d104      	bne.n	80116ea <_ux_host_stack_transfer_request_abort+0x66>

            /* Wake up the semaphore for this request.  */
            _ux_host_semaphore_put(&transfer_request -> ux_transfer_request_semaphore);
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	3344      	adds	r3, #68	@ 0x44
 80116e4:	4618      	mov	r0, r3
 80116e6:	f000 fc3b 	bl	8011f60 <_ux_utility_semaphore_put>
    }
    
    /* This function never fails!  */
    return(UX_SUCCESS);       
 80116ea:	2300      	movs	r3, #0
}
 80116ec:	4618      	mov	r0, r3
 80116ee:	3714      	adds	r7, #20
 80116f0:	46bd      	mov	sp, r7
 80116f2:	bd90      	pop	{r4, r7, pc}
 80116f4:	20015fc4 	.word	0x20015fc4

080116f8 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b084      	sub	sp, #16
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	60f8      	str	r0, [r7, #12]
 8011700:	60b9      	str	r1, [r7, #8]
 8011702:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 8011704:	4b0c      	ldr	r3, [pc, #48]	@ (8011738 <_ux_system_error_handler+0x40>)
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	687a      	ldr	r2, [r7, #4]
 801170a:	651a      	str	r2, [r3, #80]	@ 0x50
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 801170c:	4b0a      	ldr	r3, [pc, #40]	@ (8011738 <_ux_system_error_handler+0x40>)
 801170e:	681b      	ldr	r3, [r3, #0]
 8011710:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011712:	3201      	adds	r2, #1
 8011714:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 8011716:	4b08      	ldr	r3, [pc, #32]	@ (8011738 <_ux_system_error_handler+0x40>)
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801171c:	2b00      	cmp	r3, #0
 801171e:	d006      	beq.n	801172e <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 8011720:	4b05      	ldr	r3, [pc, #20]	@ (8011738 <_ux_system_error_handler+0x40>)
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011726:	687a      	ldr	r2, [r7, #4]
 8011728:	68b9      	ldr	r1, [r7, #8]
 801172a:	68f8      	ldr	r0, [r7, #12]
 801172c:	4798      	blx	r3
    }
}
 801172e:	bf00      	nop
 8011730:	3710      	adds	r7, #16
 8011732:	46bd      	mov	sp, r7
 8011734:	bd80      	pop	{r7, pc}
 8011736:	bf00      	nop
 8011738:	20015fc8 	.word	0x20015fc8

0801173c <_ux_system_initialize>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size, 
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b08a      	sub	sp, #40	@ 0x28
 8011740:	af00      	add	r7, sp, #0
 8011742:	60f8      	str	r0, [r7, #12]
 8011744:	60b9      	str	r1, [r7, #8]
 8011746:	607a      	str	r2, [r7, #4]
 8011748:	603b      	str	r3, [r7, #0]
UINT                status;
#endif


    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 801174a:	68ba      	ldr	r2, [r7, #8]
 801174c:	2100      	movs	r1, #0
 801174e:	68f8      	ldr	r0, [r7, #12]
 8011750:	f000 fb52 	bl	8011df8 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 8011754:	4a4f      	ldr	r2, [pc, #316]	@ (8011894 <_ux_system_initialize+0x158>)
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 801175a:	235c      	movs	r3, #92	@ 0x5c
 801175c:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_DEVICE_SIDE_ONLY

    /* Set the _ux_system_host structure.  */
    _ux_system_host =  (UX_SYSTEM_HOST *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801175e:	68fa      	ldr	r2, [r7, #12]
 8011760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011762:	4413      	add	r3, r2
 8011764:	4a4c      	ldr	r2, [pc, #304]	@ (8011898 <_ux_system_initialize+0x15c>)
 8011766:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_HOST);
 8011768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801176a:	f503 73e6 	add.w	r3, r3, #460	@ 0x1cc
 801176e:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif 


    /* Set the cache safe memory for the dynamic pool */
    _ux_system -> ux_system_regular_memory_pool_start =  (UX_MEMORY_BLOCK *) (((UCHAR *) regular_memory_pool_start) 
 8011770:	4b48      	ldr	r3, [pc, #288]	@ (8011894 <_ux_system_initialize+0x158>)
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	68f9      	ldr	r1, [r7, #12]
 8011776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011778:	440a      	add	r2, r1
 801177a:	601a      	str	r2, [r3, #0]
                                                            + memory_pool_offset);

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start =   (ALIGN_TYPE) _ux_system -> ux_system_regular_memory_pool_start;
 801177c:	4b45      	ldr	r3, [pc, #276]	@ (8011894 <_ux_system_initialize+0x158>)
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	623b      	str	r3, [r7, #32]
    int_memory_pool_start +=  UX_ALIGN_MIN;
 8011784:	6a3b      	ldr	r3, [r7, #32]
 8011786:	330f      	adds	r3, #15
 8011788:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801178a:	6a3b      	ldr	r3, [r7, #32]
 801178c:	f023 030f 	bic.w	r3, r3, #15
 8011790:	623b      	str	r3, [r7, #32]
    
    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 8011792:	68fa      	ldr	r2, [r7, #12]
 8011794:	68bb      	ldr	r3, [r7, #8]
 8011796:	4413      	add	r3, r2
 8011798:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 801179a:	69fb      	ldr	r3, [r7, #28]
 801179c:	6a3a      	ldr	r2, [r7, #32]
 801179e:	429a      	cmp	r2, r3
 80117a0:	d301      	bcc.n	80117a6 <_ux_system_initialize+0x6a>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 80117a2:	2312      	movs	r3, #18
 80117a4:	e071      	b.n	801188a <_ux_system_initialize+0x14e>
    }

    /* Now, we have a project structure allocated, save the regular memory allocation details */
    _ux_system -> ux_system_regular_memory_pool_size =     (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 80117a6:	69f9      	ldr	r1, [r7, #28]
 80117a8:	4b3a      	ldr	r3, [pc, #232]	@ (8011894 <_ux_system_initialize+0x158>)
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	6a3a      	ldr	r2, [r7, #32]
 80117ae:	1a8a      	subs	r2, r1, r2
 80117b0:	605a      	str	r2, [r3, #4]
    _ux_system -> ux_system_regular_memory_pool_free =     _ux_system -> ux_system_regular_memory_pool_size;
 80117b2:	4b38      	ldr	r3, [pc, #224]	@ (8011894 <_ux_system_initialize+0x158>)
 80117b4:	681a      	ldr	r2, [r3, #0]
 80117b6:	4b37      	ldr	r3, [pc, #220]	@ (8011894 <_ux_system_initialize+0x158>)
 80117b8:	681b      	ldr	r3, [r3, #0]
 80117ba:	6852      	ldr	r2, [r2, #4]
 80117bc:	609a      	str	r2, [r3, #8]
    _ux_system -> ux_system_regular_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 80117be:	4b35      	ldr	r3, [pc, #212]	@ (8011894 <_ux_system_initialize+0x158>)
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	6a3a      	ldr	r2, [r7, #32]
 80117c4:	601a      	str	r2, [r3, #0]

    /* Build the first free memory block */
    memory_block =                             _ux_system -> ux_system_regular_memory_pool_start;
 80117c6:	4b33      	ldr	r3, [pc, #204]	@ (8011894 <_ux_system_initialize+0x158>)
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	61bb      	str	r3, [r7, #24]
    memory_block -> ux_memory_block_size =     _ux_system -> ux_system_regular_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 80117ce:	4b31      	ldr	r3, [pc, #196]	@ (8011894 <_ux_system_initialize+0x158>)
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	685b      	ldr	r3, [r3, #4]
 80117d4:	f1a3 0210 	sub.w	r2, r3, #16
 80117d8:	69bb      	ldr	r3, [r7, #24]
 80117da:	601a      	str	r2, [r3, #0]
    memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 80117dc:	69bb      	ldr	r3, [r7, #24]
 80117de:	2200      	movs	r2, #0
 80117e0:	605a      	str	r2, [r3, #4]

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if (cache_safe_memory_pool_start == UX_NULL)
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d112      	bne.n	801180e <_ux_system_initialize+0xd2>
    {

        /* Cache safe memory is the same as regular memory.  */
        _ux_system -> ux_system_cache_safe_memory_pool_size =  _ux_system -> ux_system_regular_memory_pool_size;
 80117e8:	4b2a      	ldr	r3, [pc, #168]	@ (8011894 <_ux_system_initialize+0x158>)
 80117ea:	681a      	ldr	r2, [r3, #0]
 80117ec:	4b29      	ldr	r3, [pc, #164]	@ (8011894 <_ux_system_initialize+0x158>)
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	6852      	ldr	r2, [r2, #4]
 80117f2:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =  _ux_system -> ux_system_regular_memory_pool_free;
 80117f4:	4b27      	ldr	r3, [pc, #156]	@ (8011894 <_ux_system_initialize+0x158>)
 80117f6:	681a      	ldr	r2, [r3, #0]
 80117f8:	4b26      	ldr	r3, [pc, #152]	@ (8011894 <_ux_system_initialize+0x158>)
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	6892      	ldr	r2, [r2, #8]
 80117fe:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start = _ux_system -> ux_system_regular_memory_pool_start;
 8011800:	4b24      	ldr	r3, [pc, #144]	@ (8011894 <_ux_system_initialize+0x158>)
 8011802:	681a      	ldr	r2, [r3, #0]
 8011804:	4b23      	ldr	r3, [pc, #140]	@ (8011894 <_ux_system_initialize+0x158>)
 8011806:	681b      	ldr	r3, [r3, #0]
 8011808:	6812      	ldr	r2, [r2, #0]
 801180a:	60da      	str	r2, [r3, #12]
 801180c:	e02f      	b.n	801186e <_ux_system_initialize+0x132>
    }
    else
    {
    
        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 8011812:	6a3b      	ldr	r3, [r7, #32]
 8011814:	330f      	adds	r3, #15
 8011816:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8011818:	6a3b      	ldr	r3, [r7, #32]
 801181a:	f023 030f 	bic.w	r3, r3, #15
 801181e:	623b      	str	r3, [r7, #32]
    
        /* Save the cache safe memory allocation details */
        _ux_system -> ux_system_cache_safe_memory_pool_size =     cache_safe_memory_size - UX_ALIGN_MIN;
 8011820:	4b1c      	ldr	r3, [pc, #112]	@ (8011894 <_ux_system_initialize+0x158>)
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	683a      	ldr	r2, [r7, #0]
 8011826:	3a0f      	subs	r2, #15
 8011828:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =     _ux_system -> ux_system_cache_safe_memory_pool_size;
 801182a:	4b1a      	ldr	r3, [pc, #104]	@ (8011894 <_ux_system_initialize+0x158>)
 801182c:	681a      	ldr	r2, [r3, #0]
 801182e:	4b19      	ldr	r3, [pc, #100]	@ (8011894 <_ux_system_initialize+0x158>)
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	6912      	ldr	r2, [r2, #16]
 8011834:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 8011836:	4b17      	ldr	r3, [pc, #92]	@ (8011894 <_ux_system_initialize+0x158>)
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	6a3a      	ldr	r2, [r7, #32]
 801183c:	60da      	str	r2, [r3, #12]
    
        /* Reset this memory block */
        _ux_utility_memory_set(_ux_system -> ux_system_cache_safe_memory_pool_start, 0, _ux_system -> ux_system_cache_safe_memory_pool_size); /* Use case of memset is verified. */
 801183e:	4b15      	ldr	r3, [pc, #84]	@ (8011894 <_ux_system_initialize+0x158>)
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	68d8      	ldr	r0, [r3, #12]
 8011844:	4b13      	ldr	r3, [pc, #76]	@ (8011894 <_ux_system_initialize+0x158>)
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	691b      	ldr	r3, [r3, #16]
 801184a:	461a      	mov	r2, r3
 801184c:	2100      	movs	r1, #0
 801184e:	f000 fad3 	bl	8011df8 <_ux_utility_memory_set>
    
        /* Build the first free memory block */
        memory_block =                             _ux_system -> ux_system_cache_safe_memory_pool_start;
 8011852:	4b10      	ldr	r3, [pc, #64]	@ (8011894 <_ux_system_initialize+0x158>)
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	68db      	ldr	r3, [r3, #12]
 8011858:	61bb      	str	r3, [r7, #24]
        memory_block -> ux_memory_block_size =     _ux_system -> ux_system_cache_safe_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 801185a:	4b0e      	ldr	r3, [pc, #56]	@ (8011894 <_ux_system_initialize+0x158>)
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	691b      	ldr	r3, [r3, #16]
 8011860:	f1a3 0210 	sub.w	r2, r3, #16
 8011864:	69bb      	ldr	r3, [r7, #24]
 8011866:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 8011868:	69bb      	ldr	r3, [r7, #24]
 801186a:	2200      	movs	r2, #0
 801186c:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_STANDALONE)

    /* Create the Mutex object used by USBX to control critical sections.  */
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
 801186e:	4b09      	ldr	r3, [pc, #36]	@ (8011894 <_ux_system_initialize+0x158>)
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	331c      	adds	r3, #28
 8011874:	4909      	ldr	r1, [pc, #36]	@ (801189c <_ux_system_initialize+0x160>)
 8011876:	4618      	mov	r0, r3
 8011878:	f000 fad8 	bl	8011e2c <_ux_utility_mutex_create>
 801187c:	6178      	str	r0, [r7, #20]
    if(status != UX_SUCCESS)
 801187e:	697b      	ldr	r3, [r7, #20]
 8011880:	2b00      	cmp	r3, #0
 8011882:	d001      	beq.n	8011888 <_ux_system_initialize+0x14c>
        return(UX_MUTEX_ERROR);
 8011884:	2317      	movs	r3, #23
 8011886:	e000      	b.n	801188a <_ux_system_initialize+0x14e>
#endif

    return(UX_SUCCESS);
 8011888:	2300      	movs	r3, #0
}
 801188a:	4618      	mov	r0, r3
 801188c:	3728      	adds	r7, #40	@ 0x28
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}
 8011892:	bf00      	nop
 8011894:	20015fc8 	.word	0x20015fc8
 8011898:	20015fc4 	.word	0x20015fc4
 801189c:	08018c40 	.word	0x08018c40

080118a0 <_ux_utility_delay_ms>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_delay_ms(ULONG ms_wait)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b084      	sub	sp, #16
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	6078      	str	r0, [r7, #4]
    while(_ux_utility_time_elapsed(ticks, _ux_utility_time_get()) <
            UX_MS_TO_TICK_NON_ZERO(ms_wait));
#else

    /* translate ms into ticks. */
    ticks = (ULONG)(ms_wait * UX_PERIODIC_RATE) / 1000;
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	2264      	movs	r2, #100	@ 0x64
 80118ac:	fb02 f303 	mul.w	r3, r2, r3
 80118b0:	4a07      	ldr	r2, [pc, #28]	@ (80118d0 <_ux_utility_delay_ms+0x30>)
 80118b2:	fba2 2303 	umull	r2, r3, r2, r3
 80118b6:	099b      	lsrs	r3, r3, #6
 80118b8:	60fb      	str	r3, [r7, #12]
    
    /* For safety add 1 to ticks.  */
    ticks++;
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	3301      	adds	r3, #1
 80118be:	60fb      	str	r3, [r7, #12]

    /* Call ThreadX sleep function.  */
    tx_thread_sleep(ticks);
 80118c0:	68f8      	ldr	r0, [r7, #12]
 80118c2:	f7fb ff9f 	bl	800d804 <_tx_thread_sleep>
#endif

    /* Return completion status.  */
    return;
 80118c6:	bf00      	nop
}
 80118c8:	3710      	adds	r7, #16
 80118ca:	46bd      	mov	sp, r7
 80118cc:	bd80      	pop	{r7, pc}
 80118ce:	bf00      	nop
 80118d0:	10624dd3 	.word	0x10624dd3

080118d4 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 80118d4:	b580      	push	{r7, lr}
 80118d6:	b084      	sub	sp, #16
 80118d8:	af00      	add	r7, sp, #0
 80118da:	60f8      	str	r0, [r7, #12]
 80118dc:	60b9      	str	r1, [r7, #8]
 80118de:	607a      	str	r2, [r7, #4]
 80118e0:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 80118e2:	e026      	b.n	8011932 <_ux_utility_descriptor_parse+0x5e>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 80118e4:	68bb      	ldr	r3, [r7, #8]
 80118e6:	1c5a      	adds	r2, r3, #1
 80118e8:	60ba      	str	r2, [r7, #8]
 80118ea:	781b      	ldrb	r3, [r3, #0]
 80118ec:	2b02      	cmp	r3, #2
 80118ee:	d00b      	beq.n	8011908 <_ux_utility_descriptor_parse+0x34>
 80118f0:	2b04      	cmp	r3, #4
 80118f2:	d113      	bne.n	801191c <_ux_utility_descriptor_parse+0x48>

        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 80118f4:	68f8      	ldr	r0, [r7, #12]
 80118f6:	f000 f835 	bl	8011964 <_ux_utility_long_get>
 80118fa:	4602      	mov	r2, r0
 80118fc:	683b      	ldr	r3, [r7, #0]
 80118fe:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	3304      	adds	r3, #4
 8011904:	60fb      	str	r3, [r7, #12]
            break;                   
 8011906:	e011      	b.n	801192c <_ux_utility_descriptor_parse+0x58>

        case 2:

            *((ULONG *) descriptor) = (ULONG) _ux_utility_short_get(raw_descriptor);
 8011908:	68f8      	ldr	r0, [r7, #12]
 801190a:	f000 fb36 	bl	8011f7a <_ux_utility_short_get>
 801190e:	4602      	mov	r2, r0
 8011910:	683b      	ldr	r3, [r7, #0]
 8011912:	601a      	str	r2, [r3, #0]
            raw_descriptor += 2;
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	3302      	adds	r3, #2
 8011918:	60fb      	str	r3, [r7, #12]
            break;                   
 801191a:	e007      	b.n	801192c <_ux_utility_descriptor_parse+0x58>

        default:

            *((ULONG *) descriptor) =  (ULONG) *raw_descriptor;
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	781b      	ldrb	r3, [r3, #0]
 8011920:	461a      	mov	r2, r3
 8011922:	683b      	ldr	r3, [r7, #0]
 8011924:	601a      	str	r2, [r3, #0]
            raw_descriptor++;
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	3301      	adds	r3, #1
 801192a:	60fb      	str	r3, [r7, #12]
        }

        /* Add the size of the component to the destination.  */
        descriptor +=  4;
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	3304      	adds	r3, #4
 8011930:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	1e5a      	subs	r2, r3, #1
 8011936:	607a      	str	r2, [r7, #4]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d1d3      	bne.n	80118e4 <_ux_utility_descriptor_parse+0x10>
    }

    /* Return to caller.  */
    return;
 801193c:	bf00      	nop
}
 801193e:	3710      	adds	r7, #16
 8011940:	46bd      	mov	sp, r7
 8011942:	bd80      	pop	{r7, pc}

08011944 <_ux_utility_error_callback_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_error_callback_register(VOID (*error_callback)(UINT system_level, UINT system_context, UINT error_code))

{
 8011944:	b480      	push	{r7}
 8011946:	b083      	sub	sp, #12
 8011948:	af00      	add	r7, sp, #0
 801194a:	6078      	str	r0, [r7, #4]

    /* The callback function is defined.  */
    _ux_system -> ux_system_error_callback_function = error_callback;
 801194c:	4b04      	ldr	r3, [pc, #16]	@ (8011960 <_ux_utility_error_callback_register+0x1c>)
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	687a      	ldr	r2, [r7, #4]
 8011952:	659a      	str	r2, [r3, #88]	@ 0x58

    /* We are done here. No return codes.  */
    return;
 8011954:	bf00      	nop
}
 8011956:	370c      	adds	r7, #12
 8011958:	46bd      	mov	sp, r7
 801195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801195e:	4770      	bx	lr
 8011960:	20015fc8 	.word	0x20015fc8

08011964 <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 8011964:	b480      	push	{r7}
 8011966:	b085      	sub	sp, #20
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	1c5a      	adds	r2, r3, #1
 8011970:	607a      	str	r2, [r7, #4]
 8011972:	781b      	ldrb	r3, [r3, #0]
 8011974:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	1c5a      	adds	r2, r3, #1
 801197a:	607a      	str	r2, [r7, #4]
 801197c:	781b      	ldrb	r3, [r3, #0]
 801197e:	021b      	lsls	r3, r3, #8
 8011980:	68fa      	ldr	r2, [r7, #12]
 8011982:	4313      	orrs	r3, r2
 8011984:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	1c5a      	adds	r2, r3, #1
 801198a:	607a      	str	r2, [r7, #4]
 801198c:	781b      	ldrb	r3, [r3, #0]
 801198e:	041b      	lsls	r3, r3, #16
 8011990:	68fa      	ldr	r2, [r7, #12]
 8011992:	4313      	orrs	r3, r2
 8011994:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	781b      	ldrb	r3, [r3, #0]
 801199a:	061b      	lsls	r3, r3, #24
 801199c:	68fa      	ldr	r2, [r7, #12]
 801199e:	4313      	orrs	r3, r2
 80119a0:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 80119a2:	68fb      	ldr	r3, [r7, #12]
}
 80119a4:	4618      	mov	r0, r3
 80119a6:	3714      	adds	r7, #20
 80119a8:	46bd      	mov	sp, r7
 80119aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ae:	4770      	bx	lr

080119b0 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b08c      	sub	sp, #48	@ 0x30
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	60f8      	str	r0, [r7, #12]
 80119b8:	60b9      	str	r1, [r7, #8]
 80119ba:	607a      	str	r2, [r7, #4]
UCHAR               *memory_buffer;
ALIGN_TYPE          int_memory_buffer;


    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 80119bc:	4b7d      	ldr	r3, [pc, #500]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	331c      	adds	r3, #28
 80119c2:	4618      	mov	r0, r3
 80119c4:	f000 fa56 	bl	8011e74 <_ux_utility_mutex_on>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119ce:	d101      	bne.n	80119d4 <_ux_utility_memory_allocate+0x24>
        memory_alignment = UX_NO_ALIGN;
 80119d0:	2300      	movs	r3, #0
 80119d2:	60fb      	str	r3, [r7, #12]
    
#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 80119d4:	68fb      	ldr	r3, [r7, #12]
 80119d6:	2b0e      	cmp	r3, #14
 80119d8:	d801      	bhi.n	80119de <_ux_utility_memory_allocate+0x2e>
        memory_alignment =  UX_ALIGN_MIN;
 80119da:	230f      	movs	r3, #15
 80119dc:	60fb      	str	r3, [r7, #12]

    /* Adjust the memory alignment since our macros are one minus the desired alignment.
       Also determine the amount of extra memory we need for the alignment, which is one
       minus the actual alignment.  */
    memory_for_alignment =  memory_alignment;
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_alignment++;
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	3301      	adds	r3, #1
 80119e6:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 16, so we need
       to add the amount of memory required such that the memory buffer after the block has 
       the correct alignment. For example, if the memory block has a size of 24, then we need
       to make sure it is placed on an 8-byte alignment that is after a 16-byte alignment so
       that the memory right after the memory block is 16-byte aligned (8 + 24 = 32).  */
    memory_size_requested =  (memory_size_requested +    UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	330f      	adds	r3, #15
 80119ec:	f023 030f 	bic.w	r3, r3, #15
 80119f0:	607b      	str	r3, [r7, #4]
    /* Try to find the best block for this memory by requesting the maximum amount of
       memory we'll need which is calculated as follows: the amount memory requested by
       the caller plus the maximum amount of memory wasted due to alignment plus 2 memory
       blocks structs - one for the new memory block we'll create for the user block and one
       that we might create if there is extra memory after doing the alignment.  */
    memory_block =  _ux_utility_memory_free_block_best_get(memory_cache_flag, memory_size_requested + memory_for_alignment + (ULONG)sizeof(UX_MEMORY_BLOCK));
 80119f2:	687a      	ldr	r2, [r7, #4]
 80119f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119f6:	4413      	add	r3, r2
 80119f8:	3310      	adds	r3, #16
 80119fa:	4619      	mov	r1, r3
 80119fc:	68b8      	ldr	r0, [r7, #8]
 80119fe:	f000 f9b9 	bl	8011d74 <_ux_utility_memory_free_block_best_get>
 8011a02:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* If the block returned is NULL, there is no free memory in the pool
       for that size. */
    if (memory_block == UX_NULL)
 8011a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d10c      	bne.n	8011a24 <_ux_utility_memory_allocate+0x74>
    {

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8011a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	331c      	adds	r3, #28
 8011a10:	4618      	mov	r0, r3
 8011a12:	f000 fa24 	bl	8011e5e <_ux_utility_mutex_off>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 8011a16:	2212      	movs	r2, #18
 8011a18:	2108      	movs	r1, #8
 8011a1a:	2002      	movs	r0, #2
 8011a1c:	f7ff fe6c 	bl	80116f8 <_ux_system_error_handler>

        /* Return NULL to indicate no block was found.  */
        return(UX_NULL);
 8011a20:	2300      	movs	r3, #0
 8011a22:	e0c3      	b.n	8011bac <_ux_utility_memory_allocate+0x1fc>
    }

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 8011a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a26:	3310      	adds	r3, #16
 8011a28:	623b      	str	r3, [r7, #32]

    /* Are we already aligned?  */
    if ((int_memory_buffer & (memory_alignment - 1)) == 0)
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	1e5a      	subs	r2, r3, #1
 8011a2e:	6a3b      	ldr	r3, [r7, #32]
 8011a30:	4013      	ands	r3, r2
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d126      	bne.n	8011a84 <_ux_utility_memory_allocate+0xd4>
    {

        /* Setup the new memory block.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	3310      	adds	r3, #16
 8011a3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011a3c:	4413      	add	r3, r2
 8011a3e:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 8011a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a42:	689a      	ldr	r2, [r3, #8]
 8011a44:	69fb      	ldr	r3, [r7, #28]
 8011a46:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 8011a48:	69fb      	ldr	r3, [r7, #28]
 8011a4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011a4c:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size - memory_size_requested - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8011a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a50:	681a      	ldr	r2, [r3, #0]
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	1ad3      	subs	r3, r2, r3
 8011a56:	f1a3 0210 	sub.w	r2, r3, #16
 8011a5a:	69fb      	ldr	r3, [r7, #28]
 8011a5c:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8011a5e:	69fb      	ldr	r3, [r7, #28]
 8011a60:	2200      	movs	r2, #0
 8011a62:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        memory_block -> ux_memory_block_size =  memory_size_requested;
 8011a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a66:	687a      	ldr	r2, [r7, #4]
 8011a68:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_next =  new_memory_block;
 8011a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a6c:	69fa      	ldr	r2, [r7, #28]
 8011a6e:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 8011a70:	68bb      	ldr	r3, [r7, #8]
 8011a72:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8011a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a78:	605a      	str	r2, [r3, #4]

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8011a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	3310      	adds	r3, #16
 8011a80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011a82:	e05e      	b.n	8011b42 <_ux_utility_memory_allocate+0x192>
    {

        /* Align the buffer. The first thing we do is increment by the size of a
           memory block because we have to make sure we have enough memory for at
           least that.  */
        int_memory_buffer +=  (ULONG)sizeof(UX_MEMORY_BLOCK);
 8011a84:	6a3b      	ldr	r3, [r7, #32]
 8011a86:	3310      	adds	r3, #16
 8011a88:	623b      	str	r3, [r7, #32]
        int_memory_buffer +=  memory_alignment - 1;
 8011a8a:	68fa      	ldr	r2, [r7, #12]
 8011a8c:	6a3b      	ldr	r3, [r7, #32]
 8011a8e:	4413      	add	r3, r2
 8011a90:	3b01      	subs	r3, #1
 8011a92:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~(((ALIGN_TYPE) memory_alignment) - 1);
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	425b      	negs	r3, r3
 8011a98:	6a3a      	ldr	r2, [r7, #32]
 8011a9a:	4013      	ands	r3, r2
 8011a9c:	623b      	str	r3, [r7, #32]

        /* Setup the new memory block. Note that its size is updated again later.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) (int_memory_buffer - (ULONG)sizeof(UX_MEMORY_BLOCK));
 8011a9e:	6a3b      	ldr	r3, [r7, #32]
 8011aa0:	3b10      	subs	r3, #16
 8011aa2:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 8011aa4:	69fb      	ldr	r3, [r7, #28]
 8011aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011aa8:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 8011aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011aac:	689a      	ldr	r2, [r3, #8]
 8011aae:	69fb      	ldr	r3, [r7, #28]
 8011ab0:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size;
 8011ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ab4:	681a      	ldr	r2, [r3, #0]
 8011ab6:	69fb      	ldr	r3, [r7, #28]
 8011ab8:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 8011aba:	68bb      	ldr	r3, [r7, #8]
 8011abc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8011ac0:	69fb      	ldr	r3, [r7, #28]
 8011ac2:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        int_memory_buffer =  (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 8011ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ac6:	3310      	adds	r3, #16
 8011ac8:	623b      	str	r3, [r7, #32]
        memory_block -> ux_memory_block_next =  new_memory_block;
 8011aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011acc:	69fa      	ldr	r2, [r7, #28]
 8011ace:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size =  (ULONG) ((ALIGN_TYPE) new_memory_block - int_memory_buffer);
 8011ad0:	69fa      	ldr	r2, [r7, #28]
 8011ad2:	6a3b      	ldr	r3, [r7, #32]
 8011ad4:	1ad2      	subs	r2, r2, r3
 8011ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ad8:	601a      	str	r2, [r3, #0]

        /* Update the new memory block's size.  */
        new_memory_block -> ux_memory_block_size -=  (memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK));
 8011ada:	69fb      	ldr	r3, [r7, #28]
 8011adc:	681a      	ldr	r2, [r3, #0]
 8011ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ae0:	681b      	ldr	r3, [r3, #0]
 8011ae2:	1ad3      	subs	r3, r2, r3
 8011ae4:	f1a3 0210 	sub.w	r2, r3, #16
 8011ae8:	69fb      	ldr	r3, [r7, #28]
 8011aea:	601a      	str	r2, [r3, #0]

        /* Calculate how much memory is leftover in the new memory block after doing
           the alignment.  */
        leftover =  new_memory_block -> ux_memory_block_size - memory_size_requested;
 8011aec:	69fb      	ldr	r3, [r7, #28]
 8011aee:	681a      	ldr	r2, [r3, #0]
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	1ad3      	subs	r3, r2, r3
 8011af4:	61bb      	str	r3, [r7, #24]

        /* Can we fit another block after the new block? */
        if (leftover > sizeof(UX_MEMORY_BLOCK))
 8011af6:	69bb      	ldr	r3, [r7, #24]
 8011af8:	2b10      	cmp	r3, #16
 8011afa:	d91c      	bls.n	8011b36 <_ux_utility_memory_allocate+0x186>
        {

            /* Setup the leftover memory block.  */
            leftover_memory_block = (UX_MEMORY_BLOCK *) ((ALIGN_TYPE) new_memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 8011afc:	69fa      	ldr	r2, [r7, #28]
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	4413      	add	r3, r2
 8011b02:	3310      	adds	r3, #16
 8011b04:	617b      	str	r3, [r7, #20]
            leftover_memory_block -> ux_memory_block_next =  new_memory_block -> ux_memory_block_next;
 8011b06:	69fb      	ldr	r3, [r7, #28]
 8011b08:	689a      	ldr	r2, [r3, #8]
 8011b0a:	697b      	ldr	r3, [r7, #20]
 8011b0c:	609a      	str	r2, [r3, #8]
            leftover_memory_block -> ux_memory_block_previous =  new_memory_block;
 8011b0e:	697b      	ldr	r3, [r7, #20]
 8011b10:	69fa      	ldr	r2, [r7, #28]
 8011b12:	60da      	str	r2, [r3, #12]
            leftover_memory_block -> ux_memory_block_size =  leftover - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8011b14:	69bb      	ldr	r3, [r7, #24]
 8011b16:	f1a3 0210 	sub.w	r2, r3, #16
 8011b1a:	697b      	ldr	r3, [r7, #20]
 8011b1c:	601a      	str	r2, [r3, #0]
            leftover_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8011b1e:	697b      	ldr	r3, [r7, #20]
 8011b20:	2200      	movs	r2, #0
 8011b22:	605a      	str	r2, [r3, #4]

            new_memory_block -> ux_memory_block_next =  leftover_memory_block;
 8011b24:	69fb      	ldr	r3, [r7, #28]
 8011b26:	697a      	ldr	r2, [r7, #20]
 8011b28:	609a      	str	r2, [r3, #8]
            new_memory_block -> ux_memory_block_size -=  leftover;
 8011b2a:	69fb      	ldr	r3, [r7, #28]
 8011b2c:	681a      	ldr	r2, [r3, #0]
 8011b2e:	69bb      	ldr	r3, [r7, #24]
 8011b30:	1ad2      	subs	r2, r2, r3
 8011b32:	69fb      	ldr	r3, [r7, #28]
 8011b34:	601a      	str	r2, [r3, #0]
        }

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  new_memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8011b36:	69fb      	ldr	r3, [r7, #28]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	3310      	adds	r3, #16
 8011b3c:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The new memory block is the one we give to the user.  */
        memory_block =  new_memory_block;
 8011b3e:	69fb      	ldr	r3, [r7, #28]
 8011b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* The memory to be returned is after the block header.  */
    memory_buffer =  ((UCHAR *) memory_block) + sizeof(UX_MEMORY_BLOCK);
 8011b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b44:	3310      	adds	r3, #16
 8011b46:	613b      	str	r3, [r7, #16]

    /* Clear the memory block.  */
    _ux_utility_memory_set(memory_buffer, 0, memory_size_requested); /* Use case of memset is verified. */
 8011b48:	687a      	ldr	r2, [r7, #4]
 8011b4a:	2100      	movs	r1, #0
 8011b4c:	6938      	ldr	r0, [r7, #16]
 8011b4e:	f000 f953 	bl	8011df8 <_ux_utility_memory_set>

    /* Update the memory free in the pool.  */
    if (_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 8011b52:	4b18      	ldr	r3, [pc, #96]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	68da      	ldr	r2, [r3, #12]
 8011b58:	4b16      	ldr	r3, [pc, #88]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	429a      	cmp	r2, r3
 8011b60:	d108      	bne.n	8011b74 <_ux_utility_memory_allocate+0x1c4>
    {

        /* There is only one memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 8011b62:	4b14      	ldr	r3, [pc, #80]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	6899      	ldr	r1, [r3, #8]
 8011b68:	4b12      	ldr	r3, [pc, #72]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011b6e:	1a8a      	subs	r2, r1, r2
 8011b70:	609a      	str	r2, [r3, #8]
 8011b72:	e014      	b.n	8011b9e <_ux_utility_memory_allocate+0x1ee>
    }
    else
    {

       switch (memory_cache_flag)
 8011b74:	68bb      	ldr	r3, [r7, #8]
 8011b76:	2b01      	cmp	r3, #1
 8011b78:	d108      	bne.n	8011b8c <_ux_utility_memory_allocate+0x1dc>
       {

            case UX_CACHE_SAFE_MEMORY:
                /* Update the amount of free memory in the cache safe memory pool.  */
                _ux_system -> ux_system_cache_safe_memory_pool_free -= memory_removed_from_pool;
 8011b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	6959      	ldr	r1, [r3, #20]
 8011b80:	4b0c      	ldr	r3, [pc, #48]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011b82:	681b      	ldr	r3, [r3, #0]
 8011b84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011b86:	1a8a      	subs	r2, r1, r2
 8011b88:	615a      	str	r2, [r3, #20]

            break;
 8011b8a:	e008      	b.n	8011b9e <_ux_utility_memory_allocate+0x1ee>

            default:
                /* Update the amount of free memory in the regular memory pool.  */
                _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 8011b8c:	4b09      	ldr	r3, [pc, #36]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	6899      	ldr	r1, [r3, #8]
 8011b92:	4b08      	ldr	r3, [pc, #32]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011b98:	1a8a      	subs	r2, r1, r2
 8011b9a:	609a      	str	r2, [r3, #8]
            break;
 8011b9c:	bf00      	nop
        _ux_system -> ux_system_cache_safe_memory_pool_min_free = _ux_system -> ux_system_cache_safe_memory_pool_free;

#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8011b9e:	4b05      	ldr	r3, [pc, #20]	@ (8011bb4 <_ux_utility_memory_allocate+0x204>)
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	331c      	adds	r3, #28
 8011ba4:	4618      	mov	r0, r3
 8011ba6:	f000 f95a 	bl	8011e5e <_ux_utility_mutex_off>

    /* The memory block pointer contains a memory area properly
       aligned.  */
    return(memory_buffer);
 8011baa:	693b      	ldr	r3, [r7, #16]
}                                
 8011bac:	4618      	mov	r0, r3
 8011bae:	3730      	adds	r7, #48	@ 0x30
 8011bb0:	46bd      	mov	sp, r7
 8011bb2:	bd80      	pop	{r7, pc}
 8011bb4:	20015fc8 	.word	0x20015fc8

08011bb8 <_ux_utility_memory_compare>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_compare(VOID *memory_source, VOID *memory_destination, ULONG length)
{
 8011bb8:	b480      	push	{r7}
 8011bba:	b087      	sub	sp, #28
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	60f8      	str	r0, [r7, #12]
 8011bc0:	60b9      	str	r1, [r7, #8]
 8011bc2:	607a      	str	r2, [r7, #4]
UCHAR *   source;
UCHAR *   destination;


    /* Setup source and destination byte oriented pointers.  */
    source =  (UCHAR *) memory_source;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8011bc8:	68bb      	ldr	r3, [r7, #8]
 8011bca:	613b      	str	r3, [r7, #16]

    /* Loop to compare blocks.  */
    while(length--)
 8011bcc:	e00b      	b.n	8011be6 <_ux_utility_memory_compare+0x2e>
    {

        /* Compare a single byte.  */
        if(*destination++ != *source++)
 8011bce:	693b      	ldr	r3, [r7, #16]
 8011bd0:	1c5a      	adds	r2, r3, #1
 8011bd2:	613a      	str	r2, [r7, #16]
 8011bd4:	781a      	ldrb	r2, [r3, #0]
 8011bd6:	697b      	ldr	r3, [r7, #20]
 8011bd8:	1c59      	adds	r1, r3, #1
 8011bda:	6179      	str	r1, [r7, #20]
 8011bdc:	781b      	ldrb	r3, [r3, #0]
 8011bde:	429a      	cmp	r2, r3
 8011be0:	d001      	beq.n	8011be6 <_ux_utility_memory_compare+0x2e>
        {

            /* Not equal, return an error.  */
            return(UX_ERROR);
 8011be2:	23ff      	movs	r3, #255	@ 0xff
 8011be4:	e005      	b.n	8011bf2 <_ux_utility_memory_compare+0x3a>
    while(length--)
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	1e5a      	subs	r2, r3, #1
 8011bea:	607a      	str	r2, [r7, #4]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d1ee      	bne.n	8011bce <_ux_utility_memory_compare+0x16>
        }
    } 
    
    /* Blocks are equal, return success.  */           
    return(UX_SUCCESS); 
 8011bf0:	2300      	movs	r3, #0
}
 8011bf2:	4618      	mov	r0, r3
 8011bf4:	371c      	adds	r7, #28
 8011bf6:	46bd      	mov	sp, r7
 8011bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bfc:	4770      	bx	lr

08011bfe <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 8011bfe:	b480      	push	{r7}
 8011c00:	b087      	sub	sp, #28
 8011c02:	af00      	add	r7, sp, #0
 8011c04:	60f8      	str	r0, [r7, #12]
 8011c06:	60b9      	str	r1, [r7, #8]
 8011c08:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 8011c0a:	68bb      	ldr	r3, [r7, #8]
 8011c0c:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 8011c12:	e007      	b.n	8011c24 <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 8011c14:	697a      	ldr	r2, [r7, #20]
 8011c16:	1c53      	adds	r3, r2, #1
 8011c18:	617b      	str	r3, [r7, #20]
 8011c1a:	693b      	ldr	r3, [r7, #16]
 8011c1c:	1c59      	adds	r1, r3, #1
 8011c1e:	6139      	str	r1, [r7, #16]
 8011c20:	7812      	ldrb	r2, [r2, #0]
 8011c22:	701a      	strb	r2, [r3, #0]
    while(length--)
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	1e5a      	subs	r2, r3, #1
 8011c28:	607a      	str	r2, [r7, #4]
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d1f2      	bne.n	8011c14 <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 8011c2e:	bf00      	nop
}
 8011c30:	371c      	adds	r7, #28
 8011c32:	46bd      	mov	sp, r7
 8011c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c38:	4770      	bx	lr
	...

08011c3c <_ux_utility_memory_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b086      	sub	sp, #24
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
UCHAR               *regular_start, *regular_end;
UCHAR               *cache_safe_start, *cache_safe_end;
#endif

    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 8011c44:	4b49      	ldr	r3, [pc, #292]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	331c      	adds	r3, #28
 8011c4a:	4618      	mov	r0, r3
 8011c4c:	f000 f912 	bl	8011e74 <_ux_utility_mutex_on>
    }
#endif

    /* The memory block for this memory pointer is located right before the
       memory.  */
    memory_block =  (UX_MEMORY_BLOCK *) (((UCHAR *) memory) - sizeof(UX_MEMORY_BLOCK));
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	3b10      	subs	r3, #16
 8011c54:	617b      	str	r3, [r7, #20]
    
    /* Keep track of the memory returned to the pool.  */
    memory_size_returned = memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8011c56:	697b      	ldr	r3, [r7, #20]
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	3310      	adds	r3, #16
 8011c5c:	60fb      	str	r3, [r7, #12]

    /* Check this memory block to see if it valid.  */
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 8011c5e:	697b      	ldr	r3, [r7, #20]
 8011c60:	685b      	ldr	r3, [r3, #4]
 8011c62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011c66:	d010      	beq.n	8011c8a <_ux_utility_memory_free+0x4e>
        memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_CACHE_SAFE_MEMORY))
 8011c68:	697b      	ldr	r3, [r7, #20]
 8011c6a:	685b      	ldr	r3, [r3, #4]
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 8011c6c:	4a40      	ldr	r2, [pc, #256]	@ (8011d70 <_ux_utility_memory_free+0x134>)
 8011c6e:	4293      	cmp	r3, r2
 8011c70:	d00b      	beq.n	8011c8a <_ux_utility_memory_free+0x4e>
    {

        /* Not valid. Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8011c72:	4b3e      	ldr	r3, [pc, #248]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	331c      	adds	r3, #28
 8011c78:	4618      	mov	r0, r3
 8011c7a:	f000 f8f0 	bl	8011e5e <_ux_utility_mutex_off>

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);
 8011c7e:	2219      	movs	r2, #25
 8011c80:	2108      	movs	r1, #8
 8011c82:	2002      	movs	r0, #2
 8011c84:	f7ff fd38 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_CORRUPTED, memory, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return to caller.  */
        return;
 8011c88:	e06c      	b.n	8011d64 <_ux_utility_memory_free+0x128>
        _ux_system -> ux_system_cache_safe_memory_pool_alloc_total -= memory_block -> ux_memory_block_size;
    }
#endif

    /* We mark this memory block as being unused.  */
    memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8011c8a:	697b      	ldr	r3, [r7, #20]
 8011c8c:	2200      	movs	r2, #0
 8011c8e:	605a      	str	r2, [r3, #4]
    
    /* Now we must concatenate as many free blocks as possible,
       that include the blocks before and the blocks after the current
       block.  Scan memory backwards.  */

     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 8011c90:	e007      	b.n	8011ca2 <_ux_utility_memory_free+0x66>
     {

        /* Check if the block is free.  */            
        if (memory_block -> ux_memory_block_previous -> ux_memory_block_status == UX_MEMORY_UNUSED)
 8011c92:	697b      	ldr	r3, [r7, #20]
 8011c94:	68db      	ldr	r3, [r3, #12]
 8011c96:	685b      	ldr	r3, [r3, #4]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d107      	bne.n	8011cac <_ux_utility_memory_free+0x70>

            /* The memory block before is free. This will be our starting point to 
               concatenate memory.  */
            memory_block =  memory_block -> ux_memory_block_previous;
 8011c9c:	697b      	ldr	r3, [r7, #20]
 8011c9e:	68db      	ldr	r3, [r3, #12]
 8011ca0:	617b      	str	r3, [r7, #20]
     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 8011ca2:	697b      	ldr	r3, [r7, #20]
 8011ca4:	68db      	ldr	r3, [r3, #12]
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d1f3      	bne.n	8011c92 <_ux_utility_memory_free+0x56>
 8011caa:	e000      	b.n	8011cae <_ux_utility_memory_free+0x72>

        else

            /* The previous memory block is not free.  */
            break;
 8011cac:	bf00      	nop
    }

    /* The pointer to the memory block is now our first free block. We use this 
       starting address to concatenate all the contiguous memory block.  */
    next_block =  memory_block -> ux_memory_block_next;
 8011cae:	697b      	ldr	r3, [r7, #20]
 8011cb0:	689b      	ldr	r3, [r3, #8]
 8011cb2:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 8011cb4:	e01a      	b.n	8011cec <_ux_utility_memory_free+0xb0>
    {

        /* Determine if the memory block is used.  */
        if (next_block -> ux_memory_block_status != UX_MEMORY_UNUSED)
 8011cb6:	693b      	ldr	r3, [r7, #16]
 8011cb8:	685b      	ldr	r3, [r3, #4]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d006      	beq.n	8011ccc <_ux_utility_memory_free+0x90>
        {

            /* Yes, move to next block.  */
            memory_block -> ux_memory_block_next =  next_block;
 8011cbe:	697b      	ldr	r3, [r7, #20]
 8011cc0:	693a      	ldr	r2, [r7, #16]
 8011cc2:	609a      	str	r2, [r3, #8]
            next_block -> ux_memory_block_previous =  memory_block;
 8011cc4:	693b      	ldr	r3, [r7, #16]
 8011cc6:	697a      	ldr	r2, [r7, #20]
 8011cc8:	60da      	str	r2, [r3, #12]
            break;
 8011cca:	e012      	b.n	8011cf2 <_ux_utility_memory_free+0xb6>
        }

        memory_block -> ux_memory_block_next =  next_block -> ux_memory_block_next;
 8011ccc:	693b      	ldr	r3, [r7, #16]
 8011cce:	689a      	ldr	r2, [r3, #8]
 8011cd0:	697b      	ldr	r3, [r7, #20]
 8011cd2:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size +=  next_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8011cd4:	697b      	ldr	r3, [r7, #20]
 8011cd6:	681a      	ldr	r2, [r3, #0]
 8011cd8:	693b      	ldr	r3, [r7, #16]
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	4413      	add	r3, r2
 8011cde:	f103 0210 	add.w	r2, r3, #16
 8011ce2:	697b      	ldr	r3, [r7, #20]
 8011ce4:	601a      	str	r2, [r3, #0]
        next_block =  next_block -> ux_memory_block_next;                       
 8011ce6:	693b      	ldr	r3, [r7, #16]
 8011ce8:	689b      	ldr	r3, [r3, #8]
 8011cea:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 8011cec:	693b      	ldr	r3, [r7, #16]
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d1e1      	bne.n	8011cb6 <_ux_utility_memory_free+0x7a>
    }

    /* Update the memory free in the appropriate pool.  We need to know if this 
       block is in regular memory or cache safe memory.  */
    if(_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 8011cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	68da      	ldr	r2, [r3, #12]
 8011cf8:	4b1c      	ldr	r3, [pc, #112]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	429a      	cmp	r2, r3
 8011d00:	d108      	bne.n	8011d14 <_ux_utility_memory_free+0xd8>
    {

        /* There is only one regular memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 8011d02:	4b1a      	ldr	r3, [pc, #104]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	6899      	ldr	r1, [r3, #8]
 8011d08:	4b18      	ldr	r3, [pc, #96]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	68fa      	ldr	r2, [r7, #12]
 8011d0e:	440a      	add	r2, r1
 8011d10:	609a      	str	r2, [r3, #8]
 8011d12:	e020      	b.n	8011d56 <_ux_utility_memory_free+0x11a>
    }
    else
    {

        /* Which pool is this memory in ?  */
        memory_address = (UCHAR *) _ux_system -> ux_system_regular_memory_pool_start;
 8011d14:	4b15      	ldr	r3, [pc, #84]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011d16:	681b      	ldr	r3, [r3, #0]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	60bb      	str	r3, [r7, #8]
        
        /* If the memory address is in this range, we are in the regular memory pool.  */
        if ((UCHAR *) memory_block >= memory_address && (UCHAR *) memory_block < (memory_address + _ux_system -> ux_system_regular_memory_pool_size))
 8011d1c:	697a      	ldr	r2, [r7, #20]
 8011d1e:	68bb      	ldr	r3, [r7, #8]
 8011d20:	429a      	cmp	r2, r3
 8011d22:	d310      	bcc.n	8011d46 <_ux_utility_memory_free+0x10a>
 8011d24:	4b11      	ldr	r3, [pc, #68]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011d26:	681b      	ldr	r3, [r3, #0]
 8011d28:	685b      	ldr	r3, [r3, #4]
 8011d2a:	68ba      	ldr	r2, [r7, #8]
 8011d2c:	4413      	add	r3, r2
 8011d2e:	697a      	ldr	r2, [r7, #20]
 8011d30:	429a      	cmp	r2, r3
 8011d32:	d208      	bcs.n	8011d46 <_ux_utility_memory_free+0x10a>

            /* Update the regular memory pool.  */
            _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 8011d34:	4b0d      	ldr	r3, [pc, #52]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	6899      	ldr	r1, [r3, #8]
 8011d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	68fa      	ldr	r2, [r7, #12]
 8011d40:	440a      	add	r2, r1
 8011d42:	609a      	str	r2, [r3, #8]
 8011d44:	e007      	b.n	8011d56 <_ux_utility_memory_free+0x11a>

        else
        
            /* Update the cache safe memory pool.  */
            _ux_system -> ux_system_cache_safe_memory_pool_free += memory_size_returned;
 8011d46:	4b09      	ldr	r3, [pc, #36]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	6959      	ldr	r1, [r3, #20]
 8011d4c:	4b07      	ldr	r3, [pc, #28]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	68fa      	ldr	r2, [r7, #12]
 8011d52:	440a      	add	r2, r1
 8011d54:	615a      	str	r2, [r3, #20]
        
    }

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8011d56:	4b05      	ldr	r3, [pc, #20]	@ (8011d6c <_ux_utility_memory_free+0x130>)
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	331c      	adds	r3, #28
 8011d5c:	4618      	mov	r0, r3
 8011d5e:	f000 f87e 	bl	8011e5e <_ux_utility_mutex_off>

    /* Return to caller.  */
    return;
 8011d62:	bf00      	nop
}
 8011d64:	3718      	adds	r7, #24
 8011d66:	46bd      	mov	sp, r7
 8011d68:	bd80      	pop	{r7, pc}
 8011d6a:	bf00      	nop
 8011d6c:	20015fc8 	.word	0x20015fc8
 8011d70:	80000001 	.word	0x80000001

08011d74 <_ux_utility_memory_free_block_best_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_MEMORY_BLOCK  *_ux_utility_memory_free_block_best_get(ULONG memory_cache_flag, 
                                                        ULONG memory_size_requested)
{
 8011d74:	b480      	push	{r7}
 8011d76:	b085      	sub	sp, #20
 8011d78:	af00      	add	r7, sp, #0
 8011d7a:	6078      	str	r0, [r7, #4]
 8011d7c:	6039      	str	r1, [r7, #0]
UX_MEMORY_BLOCK     *memory_block;
UX_MEMORY_BLOCK     *best_memory_block;
    

    /* Reset the free memory block.  */
    best_memory_block =  UX_NULL;
 8011d7e:	2300      	movs	r3, #0
 8011d80:	60bb      	str	r3, [r7, #8]
    
    /* Check the type of memory we need.  */
    switch (memory_cache_flag)
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d003      	beq.n	8011d90 <_ux_utility_memory_free_block_best_get+0x1c>
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	2b01      	cmp	r3, #1
 8011d8c:	d005      	beq.n	8011d9a <_ux_utility_memory_free_block_best_get+0x26>
 8011d8e:	e009      	b.n	8011da4 <_ux_utility_memory_free_block_best_get+0x30>
    {

        case UX_REGULAR_MEMORY            :

            /* Start at the beginning of the regular memory pool.  */
            memory_block =  _ux_system -> ux_system_regular_memory_pool_start;
 8011d90:	4b18      	ldr	r3, [pc, #96]	@ (8011df4 <_ux_utility_memory_free_block_best_get+0x80>)
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	60fb      	str	r3, [r7, #12]
            break;
 8011d98:	e006      	b.n	8011da8 <_ux_utility_memory_free_block_best_get+0x34>
            
        case UX_CACHE_SAFE_MEMORY       :

            /* Start at the beginning of the cache safe memory pool.  */
            memory_block =  _ux_system -> ux_system_cache_safe_memory_pool_start;
 8011d9a:	4b16      	ldr	r3, [pc, #88]	@ (8011df4 <_ux_utility_memory_free_block_best_get+0x80>)
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	68db      	ldr	r3, [r3, #12]
 8011da0:	60fb      	str	r3, [r7, #12]
            break;
 8011da2:	e001      	b.n	8011da8 <_ux_utility_memory_free_block_best_get+0x34>
        
        default                            :
        
            /* Wrong memory type.  */
            return(UX_NULL);
 8011da4:	2300      	movs	r3, #0
 8011da6:	e01e      	b.n	8011de6 <_ux_utility_memory_free_block_best_get+0x72>

    }

    /* Loop on all memory blocks from the beginning.  */
    while (memory_block != UX_NULL)
 8011da8:	e019      	b.n	8011dde <_ux_utility_memory_free_block_best_get+0x6a>
    {

        /* Check the memory block status.  */
        if (memory_block -> ux_memory_block_status == UX_MEMORY_UNUSED)
 8011daa:	68fb      	ldr	r3, [r7, #12]
 8011dac:	685b      	ldr	r3, [r3, #4]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d112      	bne.n	8011dd8 <_ux_utility_memory_free_block_best_get+0x64>
        {

            /* Check the size of this free block and see if it will 
               fit the memory requirement.  */
            if (memory_block -> ux_memory_block_size > memory_size_requested)
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	681b      	ldr	r3, [r3, #0]
 8011db6:	683a      	ldr	r2, [r7, #0]
 8011db8:	429a      	cmp	r2, r3
 8011dba:	d20d      	bcs.n	8011dd8 <_ux_utility_memory_free_block_best_get+0x64>
            {
                
                /* This memory block will do. Now see if it is the best.
                   The best memory block is the one whose memory is closest
                   to the memory requested.  */
                if (best_memory_block == UX_NULL)
 8011dbc:	68bb      	ldr	r3, [r7, #8]
 8011dbe:	2b00      	cmp	r3, #0
 8011dc0:	d102      	bne.n	8011dc8 <_ux_utility_memory_free_block_best_get+0x54>

                    /* Initialize the best block with the first free one.  */
                    best_memory_block =  memory_block;
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	60bb      	str	r3, [r7, #8]
 8011dc6:	e007      	b.n	8011dd8 <_ux_utility_memory_free_block_best_get+0x64>
                else
                {

                    if (memory_block -> ux_memory_block_size < best_memory_block -> ux_memory_block_size)
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	681a      	ldr	r2, [r3, #0]
 8011dcc:	68bb      	ldr	r3, [r7, #8]
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	429a      	cmp	r2, r3
 8011dd2:	d201      	bcs.n	8011dd8 <_ux_utility_memory_free_block_best_get+0x64>

                        /* We have discovered a better fit block.  */
                        best_memory_block =  memory_block;
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	60bb      	str	r3, [r7, #8]
                }                    
            }
        }

        /* Search the next free block until the end.  */            
        memory_block =  memory_block -> ux_memory_block_next;
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	689b      	ldr	r3, [r3, #8]
 8011ddc:	60fb      	str	r3, [r7, #12]
    while (memory_block != UX_NULL)
 8011dde:	68fb      	ldr	r3, [r7, #12]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d1e2      	bne.n	8011daa <_ux_utility_memory_free_block_best_get+0x36>
    }

    /* If no free memory block was found, the return value will be NULL.  */
    return(best_memory_block);        
 8011de4:	68bb      	ldr	r3, [r7, #8]
}                                
 8011de6:	4618      	mov	r0, r3
 8011de8:	3714      	adds	r7, #20
 8011dea:	46bd      	mov	sp, r7
 8011dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df0:	4770      	bx	lr
 8011df2:	bf00      	nop
 8011df4:	20015fc8 	.word	0x20015fc8

08011df8 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 8011df8:	b480      	push	{r7}
 8011dfa:	b087      	sub	sp, #28
 8011dfc:	af00      	add	r7, sp, #0
 8011dfe:	60f8      	str	r0, [r7, #12]
 8011e00:	460b      	mov	r3, r1
 8011e02:	607a      	str	r2, [r7, #4]
 8011e04:	72fb      	strb	r3, [r7, #11]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 8011e0a:	e004      	b.n	8011e16 <_ux_utility_memory_set+0x1e>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 8011e0c:	697b      	ldr	r3, [r7, #20]
 8011e0e:	1c5a      	adds	r2, r3, #1
 8011e10:	617a      	str	r2, [r7, #20]
 8011e12:	7afa      	ldrb	r2, [r7, #11]
 8011e14:	701a      	strb	r2, [r3, #0]
    while(length--)
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	1e5a      	subs	r2, r3, #1
 8011e1a:	607a      	str	r2, [r7, #4]
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	d1f5      	bne.n	8011e0c <_ux_utility_memory_set+0x14>
    }

    /* Return to caller.  */
    return; 
 8011e20:	bf00      	nop
}
 8011e22:	371c      	adds	r7, #28
 8011e24:	46bd      	mov	sp, r7
 8011e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e2a:	4770      	bx	lr

08011e2c <_ux_utility_mutex_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_mutex_create(UX_MUTEX *mutex, CHAR *mutex_name)
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	b084      	sub	sp, #16
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	6078      	str	r0, [r7, #4]
 8011e34:	6039      	str	r1, [r7, #0]

UINT    status;


    /* Call ThreadX to create the Mutex object.  */
    status =  tx_mutex_create(mutex, (CHAR *) mutex_name, TX_NO_INHERIT);   
 8011e36:	2334      	movs	r3, #52	@ 0x34
 8011e38:	2200      	movs	r2, #0
 8011e3a:	6839      	ldr	r1, [r7, #0]
 8011e3c:	6878      	ldr	r0, [r7, #4]
 8011e3e:	f7fc fe7b 	bl	800eb38 <_txe_mutex_create>
 8011e42:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d004      	beq.n	8011e54 <_ux_utility_mutex_create+0x28>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8011e4a:	68fa      	ldr	r2, [r7, #12]
 8011e4c:	2108      	movs	r1, #8
 8011e4e:	2002      	movs	r0, #2
 8011e50:	f7ff fc52 	bl	80116f8 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MUTEX_ERROR, mutex, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 8011e54:	68fb      	ldr	r3, [r7, #12]
}
 8011e56:	4618      	mov	r0, r3
 8011e58:	3710      	adds	r7, #16
 8011e5a:	46bd      	mov	sp, r7
 8011e5c:	bd80      	pop	{r7, pc}

08011e5e <_ux_utility_mutex_off>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_off(UX_MUTEX *mutex)
{
 8011e5e:	b580      	push	{r7, lr}
 8011e60:	b082      	sub	sp, #8
 8011e62:	af00      	add	r7, sp, #0
 8011e64:	6078      	str	r0, [r7, #4]

    /* Call ThreadX to release protection.  */
    tx_mutex_put(mutex);
 8011e66:	6878      	ldr	r0, [r7, #4]
 8011e68:	f7fc ff5e 	bl	800ed28 <_txe_mutex_put>

    /* Return to caller.  */
    return;
 8011e6c:	bf00      	nop
}
 8011e6e:	3708      	adds	r7, #8
 8011e70:	46bd      	mov	sp, r7
 8011e72:	bd80      	pop	{r7, pc}

08011e74 <_ux_utility_mutex_on>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_on(UX_MUTEX *mutex)
{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b084      	sub	sp, #16
 8011e78:	af00      	add	r7, sp, #0
 8011e7a:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to get system mutex.  */
    status =  tx_mutex_get(mutex, TX_WAIT_FOREVER);
 8011e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8011e80:	6878      	ldr	r0, [r7, #4]
 8011e82:	f7fc fef7 	bl	800ec74 <_txe_mutex_get>
 8011e86:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d005      	beq.n	8011e9a <_ux_utility_mutex_on+0x26>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8011e8e:	68fa      	ldr	r2, [r7, #12]
 8011e90:	2108      	movs	r1, #8
 8011e92:	2002      	movs	r0, #2
 8011e94:	f7ff fc30 	bl	80116f8 <_ux_system_error_handler>
    }

    /* Return to caller.  */
    return;
 8011e98:	bf00      	nop
 8011e9a:	bf00      	nop
}
 8011e9c:	3710      	adds	r7, #16
 8011e9e:	46bd      	mov	sp, r7
 8011ea0:	bd80      	pop	{r7, pc}

08011ea2 <_ux_utility_semaphore_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_create(UX_SEMAPHORE *semaphore, CHAR *semaphore_name, UINT initial_count)
{
 8011ea2:	b580      	push	{r7, lr}
 8011ea4:	b086      	sub	sp, #24
 8011ea6:	af00      	add	r7, sp, #0
 8011ea8:	60f8      	str	r0, [r7, #12]
 8011eaa:	60b9      	str	r1, [r7, #8]
 8011eac:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to create the semaphore.  */
    status =  tx_semaphore_create(semaphore, (CHAR *) semaphore_name, initial_count);
 8011eae:	231c      	movs	r3, #28
 8011eb0:	687a      	ldr	r2, [r7, #4]
 8011eb2:	68b9      	ldr	r1, [r7, #8]
 8011eb4:	68f8      	ldr	r0, [r7, #12]
 8011eb6:	f7fd f8b5 	bl	800f024 <_txe_semaphore_create>
 8011eba:	6178      	str	r0, [r7, #20]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8011ebc:	697b      	ldr	r3, [r7, #20]
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d004      	beq.n	8011ecc <_ux_utility_semaphore_create+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8011ec2:	697a      	ldr	r2, [r7, #20]
 8011ec4:	2108      	movs	r1, #8
 8011ec6:	2002      	movs	r0, #2
 8011ec8:	f7ff fc16 	bl	80116f8 <_ux_system_error_handler>
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_SEMAPHORE_ERROR, semaphore, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 8011ecc:	697b      	ldr	r3, [r7, #20]
}
 8011ece:	4618      	mov	r0, r3
 8011ed0:	3718      	adds	r7, #24
 8011ed2:	46bd      	mov	sp, r7
 8011ed4:	bd80      	pop	{r7, pc}

08011ed6 <_ux_utility_semaphore_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_delete(UX_SEMAPHORE *semaphore)
{
 8011ed6:	b580      	push	{r7, lr}
 8011ed8:	b084      	sub	sp, #16
 8011eda:	af00      	add	r7, sp, #0
 8011edc:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX Semaphore delete function.  */
    status =  tx_semaphore_delete(semaphore);
 8011ede:	6878      	ldr	r0, [r7, #4]
 8011ee0:	f7fd f936 	bl	800f150 <_txe_semaphore_delete>
 8011ee4:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8011ee6:	68fb      	ldr	r3, [r7, #12]
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3710      	adds	r7, #16
 8011eec:	46bd      	mov	sp, r7
 8011eee:	bd80      	pop	{r7, pc}

08011ef0 <_ux_utility_semaphore_get>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_get(UX_SEMAPHORE *semaphore, ULONG semaphore_signal)
{
 8011ef0:	b580      	push	{r7, lr}
 8011ef2:	b092      	sub	sp, #72	@ 0x48
 8011ef4:	af06      	add	r7, sp, #24
 8011ef6:	6078      	str	r0, [r7, #4]
 8011ef8:	6039      	str	r1, [r7, #0]
ULONG       time_slice;
UX_THREAD   *next_thread;
UX_THREAD   *suspended_thread;

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 8011efa:	f7fb fa61 	bl	800d3c0 <_tx_thread_identify>
 8011efe:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* Retrieve information about the previously created thread "my_thread." */
    tx_thread_info_get(my_thread, &name, &state, &run_count,
 8011f00:	f107 001c 	add.w	r0, r7, #28
 8011f04:	f107 0220 	add.w	r2, r7, #32
 8011f08:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8011f0c:	f107 0308 	add.w	r3, r7, #8
 8011f10:	9304      	str	r3, [sp, #16]
 8011f12:	f107 030c 	add.w	r3, r7, #12
 8011f16:	9303      	str	r3, [sp, #12]
 8011f18:	f107 0310 	add.w	r3, r7, #16
 8011f1c:	9302      	str	r3, [sp, #8]
 8011f1e:	f107 0314 	add.w	r3, r7, #20
 8011f22:	9301      	str	r3, [sp, #4]
 8011f24:	f107 0318 	add.w	r3, r7, #24
 8011f28:	9300      	str	r3, [sp, #0]
 8011f2a:	4603      	mov	r3, r0
 8011f2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011f2e:	f7fd facb 	bl	800f4c8 <_txe_thread_info_get>
                       &priority, &preemption_threshold,
                       &time_slice, &next_thread,&suspended_thread);

    /* Is this the lowest priority thread in the system trying to use TX services ? */
    if (priority > _ux_system -> ux_system_thread_lowest_priority)
 8011f32:	4b0a      	ldr	r3, [pc, #40]	@ (8011f5c <_ux_utility_semaphore_get+0x6c>)
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	699a      	ldr	r2, [r3, #24]
 8011f38:	69bb      	ldr	r3, [r7, #24]
 8011f3a:	429a      	cmp	r2, r3
 8011f3c:	d203      	bcs.n	8011f46 <_ux_utility_semaphore_get+0x56>
    {

        /* We need to remember this thread priority.  */
        _ux_system -> ux_system_thread_lowest_priority = priority;
 8011f3e:	4b07      	ldr	r3, [pc, #28]	@ (8011f5c <_ux_utility_semaphore_get+0x6c>)
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	69ba      	ldr	r2, [r7, #24]
 8011f44:	619a      	str	r2, [r3, #24]
        
    }

    /* Get ThreadX semaphore instance.  */
    status =  tx_semaphore_get(semaphore, semaphore_signal);
 8011f46:	6839      	ldr	r1, [r7, #0]
 8011f48:	6878      	ldr	r0, [r7, #4]
 8011f4a:	f7fd f93f 	bl	800f1cc <_txe_semaphore_get>
 8011f4e:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* Return completion status.  */
    return(status);
 8011f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8011f52:	4618      	mov	r0, r3
 8011f54:	3730      	adds	r7, #48	@ 0x30
 8011f56:	46bd      	mov	sp, r7
 8011f58:	bd80      	pop	{r7, pc}
 8011f5a:	bf00      	nop
 8011f5c:	20015fc8 	.word	0x20015fc8

08011f60 <_ux_utility_semaphore_put>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 8011f60:	b580      	push	{r7, lr}
 8011f62:	b084      	sub	sp, #16
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 8011f68:	6878      	ldr	r0, [r7, #4]
 8011f6a:	f7fd f971 	bl	800f250 <_txe_semaphore_put>
 8011f6e:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8011f70:	68fb      	ldr	r3, [r7, #12]
}
 8011f72:	4618      	mov	r0, r3
 8011f74:	3710      	adds	r7, #16
 8011f76:	46bd      	mov	sp, r7
 8011f78:	bd80      	pop	{r7, pc}

08011f7a <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 8011f7a:	b480      	push	{r7}
 8011f7c:	b085      	sub	sp, #20
 8011f7e:	af00      	add	r7, sp, #0
 8011f80:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	1c5a      	adds	r2, r3, #1
 8011f86:	607a      	str	r2, [r7, #4]
 8011f88:	781b      	ldrb	r3, [r3, #0]
 8011f8a:	81fb      	strh	r3, [r7, #14]
    value |=  (USHORT)(*address << 8);
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	781b      	ldrb	r3, [r3, #0]
 8011f90:	021b      	lsls	r3, r3, #8
 8011f92:	b29a      	uxth	r2, r3
 8011f94:	89fb      	ldrh	r3, [r7, #14]
 8011f96:	4313      	orrs	r3, r2
 8011f98:	81fb      	strh	r3, [r7, #14]

    /* Return to caller.  */
    return((ULONG) value);
 8011f9a:	89fb      	ldrh	r3, [r7, #14]
}
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	3714      	adds	r7, #20
 8011fa0:	46bd      	mov	sp, r7
 8011fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fa6:	4770      	bx	lr

08011fa8 <_ux_utility_short_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG   _ux_utility_short_get_big_endian(UCHAR * address)
{
 8011fa8:	b480      	push	{r7}
 8011faa:	b085      	sub	sp, #20
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	6078      	str	r0, [r7, #4]

USHORT  value;

    /* We read a byte at a time from the address.  */
    value =  (USHORT)((*address++) << 8);
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	1c5a      	adds	r2, r3, #1
 8011fb4:	607a      	str	r2, [r7, #4]
 8011fb6:	781b      	ldrb	r3, [r3, #0]
 8011fb8:	021b      	lsls	r3, r3, #8
 8011fba:	81fb      	strh	r3, [r7, #14]
    value =  (USHORT)(value | *address);
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	781b      	ldrb	r3, [r3, #0]
 8011fc0:	461a      	mov	r2, r3
 8011fc2:	89fb      	ldrh	r3, [r7, #14]
 8011fc4:	4313      	orrs	r3, r2
 8011fc6:	81fb      	strh	r3, [r7, #14]

    /* Return 16-bit value.  */
    return((ULONG) value);
 8011fc8:	89fb      	ldrh	r3, [r7, #14]
}
 8011fca:	4618      	mov	r0, r3
 8011fcc:	3714      	adds	r7, #20
 8011fce:	46bd      	mov	sp, r7
 8011fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fd4:	4770      	bx	lr

08011fd6 <_ux_utility_short_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_short_put(UCHAR * address, USHORT value)
{
 8011fd6:	b480      	push	{r7}
 8011fd8:	b083      	sub	sp, #12
 8011fda:	af00      	add	r7, sp, #0
 8011fdc:	6078      	str	r0, [r7, #4]
 8011fde:	460b      	mov	r3, r1
 8011fe0:	807b      	strh	r3, [r7, #2]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address */
    *address++ =  (UCHAR) (value & 0xff);
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	1c5a      	adds	r2, r3, #1
 8011fe6:	607a      	str	r2, [r7, #4]
 8011fe8:	887a      	ldrh	r2, [r7, #2]
 8011fea:	b2d2      	uxtb	r2, r2
 8011fec:	701a      	strb	r2, [r3, #0]
    *address = (UCHAR) ((value >> 8) & 0xff);
 8011fee:	887b      	ldrh	r3, [r7, #2]
 8011ff0:	0a1b      	lsrs	r3, r3, #8
 8011ff2:	b29b      	uxth	r3, r3
 8011ff4:	b2da      	uxtb	r2, r3
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 8011ffa:	bf00      	nop
}
 8011ffc:	370c      	adds	r7, #12
 8011ffe:	46bd      	mov	sp, r7
 8012000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012004:	4770      	bx	lr

08012006 <_ux_utility_string_length_check>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 8012006:	b580      	push	{r7, lr}
 8012008:	b086      	sub	sp, #24
 801200a:	af00      	add	r7, sp, #0
 801200c:	60f8      	str	r0, [r7, #12]
 801200e:	60b9      	str	r1, [r7, #8]
 8012010:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d101      	bne.n	801201c <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 8012018:	23ff      	movs	r3, #255	@ 0xff
 801201a:	e01d      	b.n	8012058 <_ux_utility_string_length_check+0x52>

    string_length = 0;
 801201c:	2300      	movs	r3, #0
 801201e:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 8012020:	68fa      	ldr	r2, [r7, #12]
 8012022:	697b      	ldr	r3, [r7, #20]
 8012024:	4413      	add	r3, r2
 8012026:	781b      	ldrb	r3, [r3, #0]
 8012028:	2b00      	cmp	r3, #0
 801202a:	d00d      	beq.n	8012048 <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 801202c:	697b      	ldr	r3, [r7, #20]
 801202e:	3301      	adds	r3, #1
 8012030:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 8012032:	697a      	ldr	r2, [r7, #20]
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	429a      	cmp	r2, r3
 8012038:	d9f2      	bls.n	8012020 <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 801203a:	22ff      	movs	r2, #255	@ 0xff
 801203c:	2108      	movs	r1, #8
 801203e:	2002      	movs	r0, #2
 8012040:	f7ff fb5a 	bl	80116f8 <_ux_system_error_handler>

            return(UX_ERROR);
 8012044:	23ff      	movs	r3, #255	@ 0xff
 8012046:	e007      	b.n	8012058 <_ux_utility_string_length_check+0x52>
            break;
 8012048:	bf00      	nop
        }
    }

    if (string_length_ptr)
 801204a:	68bb      	ldr	r3, [r7, #8]
 801204c:	2b00      	cmp	r3, #0
 801204e:	d002      	beq.n	8012056 <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 8012050:	68bb      	ldr	r3, [r7, #8]
 8012052:	697a      	ldr	r2, [r7, #20]
 8012054:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 8012056:	2300      	movs	r3, #0
}
 8012058:	4618      	mov	r0, r3
 801205a:	3718      	adds	r7, #24
 801205c:	46bd      	mov	sp, r7
 801205e:	bd80      	pop	{r7, pc}

08012060 <_ux_utility_string_length_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_string_length_get(UCHAR *string)
{
 8012060:	b480      	push	{r7}
 8012062:	b085      	sub	sp, #20
 8012064:	af00      	add	r7, sp, #0
 8012066:	6078      	str	r0, [r7, #4]

ULONG       length =  0;
 8012068:	2300      	movs	r3, #0
 801206a:	60fb      	str	r3, [r7, #12]

    /* Loop to find the length of the string.  */
    length =  0;
 801206c:	2300      	movs	r3, #0
 801206e:	60fb      	str	r3, [r7, #12]
    while (string[length])
 8012070:	e002      	b.n	8012078 <_ux_utility_string_length_get+0x18>
    {

        /* Move to next position.  */
        length++;
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	3301      	adds	r3, #1
 8012076:	60fb      	str	r3, [r7, #12]
    while (string[length])
 8012078:	687a      	ldr	r2, [r7, #4]
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	4413      	add	r3, r2
 801207e:	781b      	ldrb	r3, [r3, #0]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d1f6      	bne.n	8012072 <_ux_utility_string_length_get+0x12>
    }

    /* Return length to caller.  */
    return(length); 
 8012084:	68fb      	ldr	r3, [r7, #12]
}
 8012086:	4618      	mov	r0, r3
 8012088:	3714      	adds	r7, #20
 801208a:	46bd      	mov	sp, r7
 801208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012090:	4770      	bx	lr

08012092 <_ux_utility_thread_create>:
UINT  _ux_utility_thread_create(UX_THREAD *thread_ptr, CHAR *name, 
                VOID (*entry_function)(ULONG), ULONG entry_input,
                VOID *stack_start, ULONG stack_size, 
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start)
{
 8012092:	b580      	push	{r7, lr}
 8012094:	b08e      	sub	sp, #56	@ 0x38
 8012096:	af08      	add	r7, sp, #32
 8012098:	60f8      	str	r0, [r7, #12]
 801209a:	60b9      	str	r1, [r7, #8]
 801209c:	607a      	str	r2, [r7, #4]
 801209e:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Call ThreadX to create USBX thread.  */
    status =  tx_thread_create(thread_ptr,name,entry_function,entry_input,
 80120a0:	23b0      	movs	r3, #176	@ 0xb0
 80120a2:	9306      	str	r3, [sp, #24]
 80120a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80120a6:	9305      	str	r3, [sp, #20]
 80120a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120aa:	9304      	str	r3, [sp, #16]
 80120ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80120ae:	9303      	str	r3, [sp, #12]
 80120b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120b2:	9302      	str	r3, [sp, #8]
 80120b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120b6:	9301      	str	r3, [sp, #4]
 80120b8:	6a3b      	ldr	r3, [r7, #32]
 80120ba:	9300      	str	r3, [sp, #0]
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	687a      	ldr	r2, [r7, #4]
 80120c0:	68b9      	ldr	r1, [r7, #8]
 80120c2:	68f8      	ldr	r0, [r7, #12]
 80120c4:	f7fd f8e2 	bl	800f28c <_txe_thread_create>
 80120c8:	6178      	str	r0, [r7, #20]
                    stack_start,stack_size, priority,preempt_threshold,time_slice,auto_start);

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80120ca:	697b      	ldr	r3, [r7, #20]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d004      	beq.n	80120da <_ux_utility_thread_create+0x48>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 80120d0:	697a      	ldr	r2, [r7, #20]
 80120d2:	2108      	movs	r1, #8
 80120d4:	2002      	movs	r0, #2
 80120d6:	f7ff fb0f 	bl	80116f8 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_THREAD_ERROR, thread_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 80120da:	697b      	ldr	r3, [r7, #20]
}
 80120dc:	4618      	mov	r0, r3
 80120de:	3718      	adds	r7, #24
 80120e0:	46bd      	mov	sp, r7
 80120e2:	bd80      	pop	{r7, pc}

080120e4 <_ux_utility_thread_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_delete(UX_THREAD *thread_ptr)
{
 80120e4:	b580      	push	{r7, lr}
 80120e6:	b084      	sub	sp, #16
 80120e8:	af00      	add	r7, sp, #0
 80120ea:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to terminate the USBX thread.  */
    tx_thread_terminate(thread_ptr);
 80120ec:	6878      	ldr	r0, [r7, #4]
 80120ee:	f7fd fa71 	bl	800f5d4 <_txe_thread_terminate>

    /* Call ThreadX to delete the USBX thread.  */
    status =  tx_thread_delete(thread_ptr);
 80120f2:	6878      	ldr	r0, [r7, #4]
 80120f4:	f7fd f9bc 	bl	800f470 <_txe_thread_delete>
 80120f8:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 80120fa:	68fb      	ldr	r3, [r7, #12]
}
 80120fc:	4618      	mov	r0, r3
 80120fe:	3710      	adds	r7, #16
 8012100:	46bd      	mov	sp, r7
 8012102:	bd80      	pop	{r7, pc}

08012104 <_ux_utility_thread_identify>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_THREAD *_ux_utility_thread_identify(VOID)
{
 8012104:	b580      	push	{r7, lr}
 8012106:	b082      	sub	sp, #8
 8012108:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801210a:	f3ef 8305 	mrs	r3, IPSR
 801210e:	607b      	str	r3, [r7, #4]
    return(ipsr_value);
 8012110:	687a      	ldr	r2, [r7, #4]


    /* If we're under interrupt, the thread returned by tx_thread_identify
        is the thread running prior to the ISR. Instead, we set it to null.  */
    return(UX_THREAD_GET_SYSTEM_STATE() ? UX_NULL : tx_thread_identify());
 8012112:	4b07      	ldr	r3, [pc, #28]	@ (8012130 <_ux_utility_thread_identify+0x2c>)
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	4313      	orrs	r3, r2
 8012118:	2b00      	cmp	r3, #0
 801211a:	d103      	bne.n	8012124 <_ux_utility_thread_identify+0x20>
 801211c:	f7fb f950 	bl	800d3c0 <_tx_thread_identify>
 8012120:	4603      	mov	r3, r0
 8012122:	e000      	b.n	8012126 <_ux_utility_thread_identify+0x22>
 8012124:	2300      	movs	r3, #0
}
 8012126:	4618      	mov	r0, r3
 8012128:	3708      	adds	r7, #8
 801212a:	46bd      	mov	sp, r7
 801212c:	bd80      	pop	{r7, pc}
 801212e:	bf00      	nop
 8012130:	2000000c 	.word	0x2000000c

08012134 <_ux_utility_thread_relinquish>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_thread_relinquish(VOID)
{
 8012134:	b580      	push	{r7, lr}
 8012136:	af00      	add	r7, sp, #0

    /* Call ThreadX to relinquish a USBX thread.  */
    tx_thread_relinquish();
 8012138:	f7fd fa30 	bl	800f59c <_txe_thread_relinquish>

}
 801213c:	bf00      	nop
 801213e:	bd80      	pop	{r7, pc}

08012140 <_ux_utility_thread_schedule_other>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_schedule_other(UINT caller_priority)
{
 8012140:	b580      	push	{r7, lr}
 8012142:	b086      	sub	sp, #24
 8012144:	af00      	add	r7, sp, #0
 8012146:	6078      	str	r0, [r7, #4]
UX_THREAD   *my_thread;

    UX_PARAMETER_NOT_USED(caller_priority);

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 8012148:	f7fb f93a 	bl	800d3c0 <_tx_thread_identify>
 801214c:	6138      	str	r0, [r7, #16]

    /* Call ThreadX to change thread priority .  */
    status =  tx_thread_priority_change(my_thread, _ux_system -> ux_system_thread_lowest_priority, &old_priority);
 801214e:	4b0e      	ldr	r3, [pc, #56]	@ (8012188 <_ux_utility_thread_schedule_other+0x48>)
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	699b      	ldr	r3, [r3, #24]
 8012154:	f107 020c 	add.w	r2, r7, #12
 8012158:	4619      	mov	r1, r3
 801215a:	6938      	ldr	r0, [r7, #16]
 801215c:	f7fd f9e2 	bl	800f524 <_txe_thread_priority_change>
 8012160:	6178      	str	r0, [r7, #20]
    
    /* Check for error.  */
    if (status == TX_SUCCESS)
 8012162:	697b      	ldr	r3, [r7, #20]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d109      	bne.n	801217c <_ux_utility_thread_schedule_other+0x3c>
    {
    
        /* Wait until all other threads passed into the scheduler. */
        _ux_utility_thread_relinquish();
 8012168:	f7ff ffe4 	bl	8012134 <_ux_utility_thread_relinquish>
    
        /* And now return the priority of the thread to normal.  */
        status =  tx_thread_priority_change(my_thread, old_priority, &old_priority);
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	f107 020c 	add.w	r2, r7, #12
 8012172:	4619      	mov	r1, r3
 8012174:	6938      	ldr	r0, [r7, #16]
 8012176:	f7fd f9d5 	bl	800f524 <_txe_thread_priority_change>
 801217a:	6178      	str	r0, [r7, #20]
        
    }

    /* Return completion status.  */
    return(status);
 801217c:	697b      	ldr	r3, [r7, #20]
}
 801217e:	4618      	mov	r0, r3
 8012180:	3718      	adds	r7, #24
 8012182:	46bd      	mov	sp, r7
 8012184:	bd80      	pop	{r7, pc}
 8012186:	bf00      	nop
 8012188:	20015fc8 	.word	0x20015fc8

0801218c <_ux_host_class_printer_activate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_activate(UX_HOST_CLASS_COMMAND *command)
{
 801218c:	b580      	push	{r7, lr}
 801218e:	b086      	sub	sp, #24
 8012190:	af00      	add	r7, sp, #0
 8012192:	6078      	str	r0, [r7, #4]
#endif


    /* The printer is always activated by the interface descriptor and not the
       device descriptor.  */
    interface =  (UX_INTERFACE *) command -> ux_host_class_command_container;
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	685b      	ldr	r3, [r3, #4]
 8012198:	613b      	str	r3, [r7, #16]

    /* Obtain memory for this class instance.  */
    printer =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HOST_CLASS_PRINTER));
 801219a:	2278      	movs	r2, #120	@ 0x78
 801219c:	2100      	movs	r1, #0
 801219e:	2000      	movs	r0, #0
 80121a0:	f7ff fc06 	bl	80119b0 <_ux_utility_memory_allocate>
 80121a4:	60f8      	str	r0, [r7, #12]
    if (printer == UX_NULL)
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d101      	bne.n	80121b0 <_ux_host_class_printer_activate+0x24>
        return(UX_MEMORY_INSUFFICIENT);
 80121ac:	2312      	movs	r3, #18
 80121ae:	e05a      	b.n	8012266 <_ux_host_class_printer_activate+0xda>

    /* Store the class container into this instance.  */
    printer -> ux_host_class_printer_class =  command -> ux_host_class_command_class_ptr;
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	605a      	str	r2, [r3, #4]

    /* Store the interface container into the printer class instance.  */
    printer -> ux_host_class_printer_interface =  interface;
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	693a      	ldr	r2, [r7, #16]
 80121bc:	60da      	str	r2, [r3, #12]

    /* Store the device container into the printer class instance.  */
    printer -> ux_host_class_printer_device =  interface -> ux_interface_configuration -> ux_configuration_device;
 80121be:	693b      	ldr	r3, [r7, #16]
 80121c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80121c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	609a      	str	r2, [r3, #8]

    /* This instance of the device must also be stored in the interface container.  */
    interface -> ux_interface_class_instance =  (VOID *) printer;
 80121c8:	693b      	ldr	r3, [r7, #16]
 80121ca:	68fa      	ldr	r2, [r7, #12]
 80121cc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Create this class instance.  */
    _ux_host_stack_class_instance_create(printer -> ux_host_class_printer_class, (VOID *) printer);
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	685b      	ldr	r3, [r3, #4]
 80121d2:	68f9      	ldr	r1, [r7, #12]
 80121d4:	4618      	mov	r0, r3
 80121d6:	f7fd fd65 	bl	800fca4 <_ux_host_stack_class_instance_create>
    printer -> ux_host_class_printer_state = UX_HOST_CLASS_INSTANCE_MOUNTING;
    return(UX_SUCCESS);
#else

    /* Configure the printer.  */
    status =  _ux_host_class_printer_configure(printer);
 80121da:	68f8      	ldr	r0, [r7, #12]
 80121dc:	f000 f84c 	bl	8012278 <_ux_host_class_printer_configure>
 80121e0:	6178      	str	r0, [r7, #20]

    /* Get the printer endpoint(s). We may need to search for Bulk Out and Bulk In endpoints.  */
    if (status == UX_SUCCESS)
 80121e2:	697b      	ldr	r3, [r7, #20]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d103      	bne.n	80121f0 <_ux_host_class_printer_activate+0x64>
        status =  _ux_host_class_printer_endpoints_get(printer);
 80121e8:	68f8      	ldr	r0, [r7, #12]
 80121ea:	f000 f8e7 	bl	80123bc <_ux_host_class_printer_endpoints_get>
 80121ee:	6178      	str	r0, [r7, #20]

    /* Get the name of the printer from the 1284 descriptor.  */
    if (status == UX_SUCCESS)
 80121f0:	697b      	ldr	r3, [r7, #20]
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d103      	bne.n	80121fe <_ux_host_class_printer_activate+0x72>
        status =  _ux_host_class_printer_name_get(printer);
 80121f6:	68f8      	ldr	r0, [r7, #12]
 80121f8:	f000 fa08 	bl	801260c <_ux_host_class_printer_name_get>
 80121fc:	6178      	str	r0, [r7, #20]

    /* Create the semaphore to protect 2 threads from accessing the same printer instance.  */
    if (status == UX_SUCCESS)
 80121fe:	697b      	ldr	r3, [r7, #20]
 8012200:	2b00      	cmp	r3, #0
 8012202:	d10c      	bne.n	801221e <_ux_host_class_printer_activate+0x92>
    {
        status =  _ux_host_semaphore_create(&printer -> ux_host_class_printer_semaphore, "ux_host_class_printer_semaphore", 1);
 8012204:	68fb      	ldr	r3, [r7, #12]
 8012206:	335c      	adds	r3, #92	@ 0x5c
 8012208:	2201      	movs	r2, #1
 801220a:	4919      	ldr	r1, [pc, #100]	@ (8012270 <_ux_host_class_printer_activate+0xe4>)
 801220c:	4618      	mov	r0, r3
 801220e:	f7ff fe48 	bl	8011ea2 <_ux_utility_semaphore_create>
 8012212:	6178      	str	r0, [r7, #20]
        if (status != UX_SUCCESS)
 8012214:	697b      	ldr	r3, [r7, #20]
 8012216:	2b00      	cmp	r3, #0
 8012218:	d001      	beq.n	801221e <_ux_host_class_printer_activate+0x92>
            status = UX_SEMAPHORE_ERROR;
 801221a:	2315      	movs	r3, #21
 801221c:	617b      	str	r3, [r7, #20]
    }

    /* Success things.  */
    if (status == UX_SUCCESS)
 801221e:	697b      	ldr	r3, [r7, #20]
 8012220:	2b00      	cmp	r3, #0
 8012222:	d113      	bne.n	801224c <_ux_host_class_printer_activate+0xc0>
    {

        /* Mark the printer as live now.  */
        printer -> ux_host_class_printer_state =  UX_HOST_CLASS_INSTANCE_LIVE;
 8012224:	68fb      	ldr	r3, [r7, #12]
 8012226:	2201      	movs	r2, #1
 8012228:	619a      	str	r2, [r3, #24]

        /* If all is fine and the device is mounted, we may need to inform the application
        if a function has been programmed in the system structure.  */
        if (_ux_system_host -> ux_system_host_change_function != UX_NULL)
 801222a:	4b12      	ldr	r3, [pc, #72]	@ (8012274 <_ux_host_class_printer_activate+0xe8>)
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8012232:	2b00      	cmp	r3, #0
 8012234:	d008      	beq.n	8012248 <_ux_host_class_printer_activate+0xbc>
        {

            /* Call system change function.  */
            _ux_system_host ->  ux_system_host_change_function(UX_DEVICE_INSERTION, printer -> ux_host_class_printer_class, (VOID *) printer);
 8012236:	4b0f      	ldr	r3, [pc, #60]	@ (8012274 <_ux_host_class_printer_activate+0xe8>)
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 801223e:	68fa      	ldr	r2, [r7, #12]
 8012240:	6851      	ldr	r1, [r2, #4]
 8012242:	68fa      	ldr	r2, [r7, #12]
 8012244:	2001      	movs	r0, #1
 8012246:	4798      	blx	r3

        /* If trace is enabled, register this object.  */
        UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_INTERFACE, printer, 0, 0, 0)

        /* Return success.  */
        return(UX_SUCCESS);
 8012248:	2300      	movs	r3, #0
 801224a:	e00c      	b.n	8012266 <_ux_host_class_printer_activate+0xda>
    }

    /* On error, free resources.  */
    _ux_host_stack_class_instance_destroy(printer -> ux_host_class_printer_class, (VOID *) printer);
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	685b      	ldr	r3, [r3, #4]
 8012250:	68f9      	ldr	r1, [r7, #12]
 8012252:	4618      	mov	r0, r3
 8012254:	f7fd fd47 	bl	800fce6 <_ux_host_stack_class_instance_destroy>
    interface -> ux_interface_class_instance = UX_NULL;
 8012258:	693b      	ldr	r3, [r7, #16]
 801225a:	2200      	movs	r2, #0
 801225c:	635a      	str	r2, [r3, #52]	@ 0x34
    _ux_utility_memory_free(printer);
 801225e:	68f8      	ldr	r0, [r7, #12]
 8012260:	f7ff fcec 	bl	8011c3c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 8012264:	697b      	ldr	r3, [r7, #20]

#endif
}
 8012266:	4618      	mov	r0, r3
 8012268:	3718      	adds	r7, #24
 801226a:	46bd      	mov	sp, r7
 801226c:	bd80      	pop	{r7, pc}
 801226e:	bf00      	nop
 8012270:	08018c50 	.word	0x08018c50
 8012274:	20015fc4 	.word	0x20015fc4

08012278 <_ux_host_class_printer_configure>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_configure(UX_HOST_CLASS_PRINTER *printer)
{
 8012278:	b580      	push	{r7, lr}
 801227a:	b086      	sub	sp, #24
 801227c:	af00      	add	r7, sp, #0
 801227e:	6078      	str	r0, [r7, #4]
#endif


    /* If the device has been configured already, we don't need to do it
       again. */
    if (printer -> ux_host_class_printer_device -> ux_device_state == UX_DEVICE_CONFIGURED)
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	689b      	ldr	r3, [r3, #8]
 8012284:	689b      	ldr	r3, [r3, #8]
 8012286:	2b03      	cmp	r3, #3
 8012288:	d101      	bne.n	801228e <_ux_host_class_printer_configure+0x16>
        return(UX_SUCCESS);
 801228a:	2300      	movs	r3, #0
 801228c:	e044      	b.n	8012318 <_ux_host_class_printer_configure+0xa0>

    /* A printer normally has one configuration. So retrieve the 1st configuration
       only.  */
    status =  _ux_host_stack_device_configuration_get(printer -> ux_host_class_printer_device, 0, &configuration);
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	689b      	ldr	r3, [r3, #8]
 8012292:	f107 020c 	add.w	r2, r7, #12
 8012296:	2100      	movs	r1, #0
 8012298:	4618      	mov	r0, r3
 801229a:	f7fe f84b 	bl	8010334 <_ux_host_stack_device_configuration_get>
 801229e:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 80122a0:	697b      	ldr	r3, [r7, #20]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d006      	beq.n	80122b4 <_ux_host_class_printer_configure+0x3c>
    {
    
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 80122a6:	2251      	movs	r2, #81	@ 0x51
 80122a8:	2107      	movs	r1, #7
 80122aa:	2002      	movs	r0, #2
 80122ac:	f7ff fa24 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, printer -> ux_host_class_printer_device, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 80122b0:	2351      	movs	r3, #81	@ 0x51
 80122b2:	e031      	b.n	8012318 <_ux_host_class_printer_configure+0xa0>
    }

#if UX_MAX_DEVICES > 1
    /* Check the printer power source and check the parent power source for 
       incompatible connections.  */
    if (printer -> ux_host_class_printer_device -> ux_device_power_source == UX_DEVICE_BUS_POWERED)
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	689b      	ldr	r3, [r3, #8]
 80122b8:	695b      	ldr	r3, [r3, #20]
 80122ba:	2b01      	cmp	r3, #1
 80122bc:	d112      	bne.n	80122e4 <_ux_host_class_printer_configure+0x6c>
    {

        /* Get parent device pointer.  */
        parent_device =  printer -> ux_host_class_printer_device -> ux_device_parent;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	689b      	ldr	r3, [r3, #8]
 80122c2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80122c6:	613b      	str	r3, [r7, #16]
        
        /* If the device is NULL, the parent is the root printer and we don't have to worry 
           if the parent is not the root printer, check for its power source.  */
        if ((parent_device != UX_NULL) && (parent_device -> ux_device_power_source == UX_DEVICE_BUS_POWERED))
 80122c8:	693b      	ldr	r3, [r7, #16]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d00a      	beq.n	80122e4 <_ux_host_class_printer_configure+0x6c>
 80122ce:	693b      	ldr	r3, [r7, #16]
 80122d0:	695b      	ldr	r3, [r3, #20]
 80122d2:	2b01      	cmp	r3, #1
 80122d4:	d106      	bne.n	80122e4 <_ux_host_class_printer_configure+0x6c>
        {                        

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONNECTION_INCOMPATIBLE);
 80122d6:	225a      	movs	r2, #90	@ 0x5a
 80122d8:	2107      	movs	r1, #7
 80122da:	2002      	movs	r0, #2
 80122dc:	f7ff fa0c 	bl	80116f8 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONNECTION_INCOMPATIBLE, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_CONNECTION_INCOMPATIBLE);
 80122e0:	235a      	movs	r3, #90	@ 0x5a
 80122e2:	e019      	b.n	8012318 <_ux_host_class_printer_configure+0xa0>
        }            
    }
#endif

    /* We have the valid configuration. Ask the USBX stack to set this configuration.  */        
    status =  _ux_host_stack_device_configuration_select(configuration);
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	4618      	mov	r0, r3
 80122e8:	f7fe f858 	bl	801039c <_ux_host_stack_device_configuration_select>
 80122ec:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 80122ee:	697b      	ldr	r3, [r7, #20]
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	d001      	beq.n	80122f8 <_ux_host_class_printer_configure+0x80>
        return(status);
 80122f4:	697b      	ldr	r3, [r7, #20]
 80122f6:	e00f      	b.n	8012318 <_ux_host_class_printer_configure+0xa0>

    /* If the operation went well, the printer default alternate setting for the printer interface is 
       active and the interrupt endpoint is now enabled. We have to memorize the first interface since 
       the interrupt endpoint is hooked to it. */
    status =  _ux_host_stack_configuration_interface_get(configuration, 0, 0, &printer -> ux_host_class_printer_interface);
 80122f8:	68f8      	ldr	r0, [r7, #12]
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	330c      	adds	r3, #12
 80122fe:	2200      	movs	r2, #0
 8012300:	2100      	movs	r1, #0
 8012302:	f7fd fe9a 	bl	801003a <_ux_host_stack_configuration_interface_get>
 8012306:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 8012308:	697b      	ldr	r3, [r7, #20]
 801230a:	2b00      	cmp	r3, #0
 801230c:	d003      	beq.n	8012316 <_ux_host_class_printer_configure+0x9e>
    {

        /* Store the instance in the interface container, this is for the USB stack
           when it needs to invoke the class.  */        
        printer -> ux_host_class_printer_interface -> ux_interface_class_instance =  (VOID *) printer;
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	68db      	ldr	r3, [r3, #12]
 8012312:	687a      	ldr	r2, [r7, #4]
 8012314:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 8012316:	697b      	ldr	r3, [r7, #20]
}
 8012318:	4618      	mov	r0, r3
 801231a:	3718      	adds	r7, #24
 801231c:	46bd      	mov	sp, r7
 801231e:	bd80      	pop	{r7, pc}

08012320 <_ux_host_class_printer_deactivate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_deactivate(UX_HOST_CLASS_COMMAND *command)
{
 8012320:	b580      	push	{r7, lr}
 8012322:	b084      	sub	sp, #16
 8012324:	af00      	add	r7, sp, #0
 8012326:	6078      	str	r0, [r7, #4]
UINT                        status;
#endif


    /* Get the instance for this class.  */
    printer =  (UX_HOST_CLASS_PRINTER *) command -> ux_host_class_command_instance;
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	689b      	ldr	r3, [r3, #8]
 801232c:	60fb      	str	r3, [r7, #12]

    /* The printer is being shut down.  */
    printer -> ux_host_class_printer_state =  UX_HOST_CLASS_INSTANCE_SHUTDOWN;
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	2202      	movs	r2, #2
 8012332:	619a      	str	r2, [r3, #24]

#if !defined(UX_HOST_STANDALONE)

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	335c      	adds	r3, #92	@ 0x5c
 8012338:	f04f 31ff 	mov.w	r1, #4294967295
 801233c:	4618      	mov	r0, r3
 801233e:	f7ff fdd7 	bl	8011ef0 <_ux_utility_semaphore_get>
 8012342:	60b8      	str	r0, [r7, #8]
    if (status != UX_SUCCESS)
 8012344:	68bb      	ldr	r3, [r7, #8]
 8012346:	2b00      	cmp	r3, #0
 8012348:	d001      	beq.n	801234e <_ux_host_class_printer_deactivate+0x2e>

        /* Return error.  */
        return(status);
 801234a:	68bb      	ldr	r3, [r7, #8]
 801234c:	e02f      	b.n	80123ae <_ux_host_class_printer_deactivate+0x8e>
#endif

    /* We need to abort transactions on the bulk out pipe.  */
    _ux_host_stack_endpoint_transfer_abort(printer -> ux_host_class_printer_bulk_out_endpoint);
 801234e:	68fb      	ldr	r3, [r7, #12]
 8012350:	691b      	ldr	r3, [r3, #16]
 8012352:	4618      	mov	r0, r3
 8012354:	f7fe fa9a 	bl	801088c <_ux_host_stack_endpoint_transfer_abort>

    /* If the printer is bidirectional, we need to abort transactions on the bulk in pipe.  */
    if (printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL)
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	68db      	ldr	r3, [r3, #12]
 801235c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801235e:	2b02      	cmp	r3, #2
 8012360:	d104      	bne.n	801236c <_ux_host_class_printer_deactivate+0x4c>
        _ux_host_stack_endpoint_transfer_abort(printer -> ux_host_class_printer_bulk_in_endpoint);
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	695b      	ldr	r3, [r3, #20]
 8012366:	4618      	mov	r0, r3
 8012368:	f7fe fa90 	bl	801088c <_ux_host_stack_endpoint_transfer_abort>

#if !defined(UX_HOST_STANDALONE)

    /* The enumeration thread needs to sleep a while to allow the application or the class that may be using
       endpoints to exit properly.  */
    _ux_host_thread_schedule_other(UX_THREAD_PRIORITY_ENUM);
 801236c:	2014      	movs	r0, #20
 801236e:	f7ff fee7 	bl	8012140 <_ux_utility_thread_schedule_other>
    if (printer -> ux_host_class_printer_allocated)
        _ux_utility_memory_free(printer -> ux_host_class_printer_allocated);
#endif

    /* Destroy the instance.  */
    _ux_host_stack_class_instance_destroy(printer -> ux_host_class_printer_class, (VOID *) printer);
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	685b      	ldr	r3, [r3, #4]
 8012376:	68f9      	ldr	r1, [r7, #12]
 8012378:	4618      	mov	r0, r3
 801237a:	f7fd fcb4 	bl	800fce6 <_ux_host_stack_class_instance_destroy>

#if !defined(UX_HOST_STANDALONE)

    /* Destroy the semaphore.  */
    _ux_host_semaphore_delete(&printer -> ux_host_class_printer_semaphore);
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	335c      	adds	r3, #92	@ 0x5c
 8012382:	4618      	mov	r0, r3
 8012384:	f7ff fda7 	bl	8011ed6 <_ux_utility_semaphore_delete>
#endif

    /* Before we free the device resources, we need to inform the application
        that the device is removed.  */
    if (_ux_system_host -> ux_system_host_change_function != UX_NULL)
 8012388:	4b0b      	ldr	r3, [pc, #44]	@ (80123b8 <_ux_host_class_printer_deactivate+0x98>)
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8012390:	2b00      	cmp	r3, #0
 8012392:	d008      	beq.n	80123a6 <_ux_host_class_printer_deactivate+0x86>
    {

        /* Inform the application the device is removed.  */
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_REMOVAL, printer -> ux_host_class_printer_class, (VOID *) printer);
 8012394:	4b08      	ldr	r3, [pc, #32]	@ (80123b8 <_ux_host_class_printer_deactivate+0x98>)
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 801239c:	68fa      	ldr	r2, [r7, #12]
 801239e:	6851      	ldr	r1, [r2, #4]
 80123a0:	68fa      	ldr	r2, [r7, #12]
 80123a2:	2002      	movs	r0, #2
 80123a4:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(printer);

    /* Free the printer instance memory.  */
    _ux_utility_memory_free(printer);
 80123a6:	68f8      	ldr	r0, [r7, #12]
 80123a8:	f7ff fc48 	bl	8011c3c <_ux_utility_memory_free>

    /* Return successful status.  */
    return(UX_SUCCESS);
 80123ac:	2300      	movs	r3, #0
}
 80123ae:	4618      	mov	r0, r3
 80123b0:	3710      	adds	r7, #16
 80123b2:	46bd      	mov	sp, r7
 80123b4:	bd80      	pop	{r7, pc}
 80123b6:	bf00      	nop
 80123b8:	20015fc4 	.word	0x20015fc4

080123bc <_ux_host_class_printer_endpoints_get>:
/*                                            initialized timeout values, */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_endpoints_get(UX_HOST_CLASS_PRINTER *printer)
{
 80123bc:	b580      	push	{r7, lr}
 80123be:	b086      	sub	sp, #24
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	6078      	str	r0, [r7, #4]
UINT            endpoint_index;
UX_ENDPOINT     *endpoint;


    /* Search the bulk OUT endpoint. It is attached to the interface container.  */
    for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 80123c4:	2300      	movs	r3, #0
 80123c6:	617b      	str	r3, [r7, #20]
 80123c8:	e025      	b.n	8012416 <_ux_host_class_printer_endpoints_get+0x5a>
                        endpoint_index++)
    {                        

        /* Get interface endpoint.  */
        status =  _ux_host_stack_interface_endpoint_get(printer -> ux_host_class_printer_interface, endpoint_index, &endpoint);
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	68db      	ldr	r3, [r3, #12]
 80123ce:	f107 020c 	add.w	r2, r7, #12
 80123d2:	6979      	ldr	r1, [r7, #20]
 80123d4:	4618      	mov	r0, r3
 80123d6:	f7fe fc57 	bl	8010c88 <_ux_host_stack_interface_endpoint_get>
 80123da:	6138      	str	r0, [r7, #16]

        /* Check the completion status.  */
        if (status == UX_SUCCESS)
 80123dc:	693b      	ldr	r3, [r7, #16]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d116      	bne.n	8012410 <_ux_host_class_printer_endpoints_get+0x54>
        {

            /* Check if endpoint is bulk and OUT.  */
            if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_OUT) &&
 80123e2:	68fb      	ldr	r3, [r7, #12]
 80123e4:	695b      	ldr	r3, [r3, #20]
 80123e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d110      	bne.n	8012410 <_ux_host_class_printer_endpoints_get+0x54>
                ((endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT))
 80123ee:	68fb      	ldr	r3, [r7, #12]
 80123f0:	699b      	ldr	r3, [r3, #24]
 80123f2:	f003 0303 	and.w	r3, r3, #3
            if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_OUT) &&
 80123f6:	2b02      	cmp	r3, #2
 80123f8:	d10a      	bne.n	8012410 <_ux_host_class_printer_endpoints_get+0x54>
            {

                /* This transfer_request always have the OUT direction.  */
                endpoint -> ux_endpoint_transfer_request.ux_transfer_request_type =  UX_REQUEST_OUT;
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	2200      	movs	r2, #0
 80123fe:	645a      	str	r2, [r3, #68]	@ 0x44

                /* By default wait UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT.  */
                endpoint -> ux_endpoint_transfer_request.ux_transfer_request_timeout_value =
 8012400:	68fb      	ldr	r3, [r7, #12]
 8012402:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012406:	661a      	str	r2, [r3, #96]	@ 0x60
                                UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT);

                /* We have found the bulk endpoint, save it.  */
                printer -> ux_host_class_printer_bulk_out_endpoint =  endpoint;
 8012408:	68fa      	ldr	r2, [r7, #12]
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	611a      	str	r2, [r3, #16]
                break;
 801240e:	e008      	b.n	8012422 <_ux_host_class_printer_endpoints_get+0x66>
                        endpoint_index++)
 8012410:	697b      	ldr	r3, [r7, #20]
 8012412:	3301      	adds	r3, #1
 8012414:	617b      	str	r3, [r7, #20]
    for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	68db      	ldr	r3, [r3, #12]
 801241a:	69db      	ldr	r3, [r3, #28]
 801241c:	697a      	ldr	r2, [r7, #20]
 801241e:	429a      	cmp	r2, r3
 8012420:	d3d3      	bcc.n	80123ca <_ux_host_class_printer_endpoints_get+0xe>
            }
        }                
    }            

    /* The bulk out endpoint is mandatory.  */
    if (printer -> ux_host_class_printer_bulk_out_endpoint == UX_NULL)
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	691b      	ldr	r3, [r3, #16]
 8012426:	2b00      	cmp	r3, #0
 8012428:	d101      	bne.n	801242e <_ux_host_class_printer_endpoints_get+0x72>
    {

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 801242a:	2353      	movs	r3, #83	@ 0x53
 801242c:	e03f      	b.n	80124ae <_ux_host_class_printer_endpoints_get+0xf2>
    }
            
    /* Search the bulk IN endpoint. This endpoint is optional and only valid for
       bidirectional printers. It is attached to the interface container.  */
    if ((printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == 
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	68db      	ldr	r3, [r3, #12]
 8012432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012434:	2b02      	cmp	r3, #2
 8012436:	d004      	beq.n	8012442 <_ux_host_class_printer_endpoints_get+0x86>
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL) ||
        (printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == 
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	68db      	ldr	r3, [r3, #12]
 801243c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL) ||
 801243e:	2b03      	cmp	r3, #3
 8012440:	d134      	bne.n	80124ac <_ux_host_class_printer_endpoints_get+0xf0>
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_IEEE_1284_4_BI_DIR))
    {                                                        

        for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 8012442:	2300      	movs	r3, #0
 8012444:	617b      	str	r3, [r7, #20]
 8012446:	e025      	b.n	8012494 <_ux_host_class_printer_endpoints_get+0xd8>
                            endpoint_index++)
        {                        

            /* Get the endpoint handle.  */
            status =  _ux_host_stack_interface_endpoint_get(printer -> ux_host_class_printer_interface, endpoint_index, &endpoint);
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	68db      	ldr	r3, [r3, #12]
 801244c:	f107 020c 	add.w	r2, r7, #12
 8012450:	6979      	ldr	r1, [r7, #20]
 8012452:	4618      	mov	r0, r3
 8012454:	f7fe fc18 	bl	8010c88 <_ux_host_stack_interface_endpoint_get>
 8012458:	6138      	str	r0, [r7, #16]

            /* Check the completion status.  */
            if (status == UX_SUCCESS)
 801245a:	693b      	ldr	r3, [r7, #16]
 801245c:	2b00      	cmp	r3, #0
 801245e:	d116      	bne.n	801248e <_ux_host_class_printer_endpoints_get+0xd2>
            {

                /* Check if endpoint is bulk and IN.  */
                if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN) &&
 8012460:	68fb      	ldr	r3, [r7, #12]
 8012462:	695b      	ldr	r3, [r3, #20]
 8012464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012468:	2b00      	cmp	r3, #0
 801246a:	d010      	beq.n	801248e <_ux_host_class_printer_endpoints_get+0xd2>
                    ((endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT))
 801246c:	68fb      	ldr	r3, [r7, #12]
 801246e:	699b      	ldr	r3, [r3, #24]
 8012470:	f003 0303 	and.w	r3, r3, #3
                if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN) &&
 8012474:	2b02      	cmp	r3, #2
 8012476:	d10a      	bne.n	801248e <_ux_host_class_printer_endpoints_get+0xd2>
                {

                    /* This transfer_request always have the IN direction.  */
                    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_type =  UX_REQUEST_IN;
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	2280      	movs	r2, #128	@ 0x80
 801247c:	645a      	str	r2, [r3, #68]	@ 0x44

                    /* By default wait UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT.  */
                    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_timeout_value =
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012484:	661a      	str	r2, [r3, #96]	@ 0x60
                                    UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT);

                    /* We have found the bulk endpoint, save it.  */
                    printer -> ux_host_class_printer_bulk_in_endpoint =  endpoint;
 8012486:	68fa      	ldr	r2, [r7, #12]
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	615a      	str	r2, [r3, #20]
                    break;
 801248c:	e008      	b.n	80124a0 <_ux_host_class_printer_endpoints_get+0xe4>
                            endpoint_index++)
 801248e:	697b      	ldr	r3, [r7, #20]
 8012490:	3301      	adds	r3, #1
 8012492:	617b      	str	r3, [r7, #20]
        for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	68db      	ldr	r3, [r3, #12]
 8012498:	69db      	ldr	r3, [r3, #28]
 801249a:	697a      	ldr	r2, [r7, #20]
 801249c:	429a      	cmp	r2, r3
 801249e:	d3d3      	bcc.n	8012448 <_ux_host_class_printer_endpoints_get+0x8c>
                }
            }                
        }    

        /* The bulk in endpoint is mandatory for these protocol.  */
        if (printer -> ux_host_class_printer_bulk_in_endpoint == UX_NULL)
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	695b      	ldr	r3, [r3, #20]
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d101      	bne.n	80124ac <_ux_host_class_printer_endpoints_get+0xf0>
        {

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_ENDPOINT_HANDLE_UNKNOWN);
 80124a8:	2353      	movs	r3, #83	@ 0x53
 80124aa:	e000      	b.n	80124ae <_ux_host_class_printer_endpoints_get+0xf2>
        }
    }            

    /* All endpoints have been mounted.  */
    return(UX_SUCCESS);
 80124ac:	2300      	movs	r3, #0
}
 80124ae:	4618      	mov	r0, r3
 80124b0:	3718      	adds	r7, #24
 80124b2:	46bd      	mov	sp, r7
 80124b4:	bd80      	pop	{r7, pc}

080124b6 <_ux_host_class_printer_entry>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_entry(UX_HOST_CLASS_COMMAND *command)
{
 80124b6:	b580      	push	{r7, lr}
 80124b8:	b084      	sub	sp, #16
 80124ba:	af00      	add	r7, sp, #0
 80124bc:	6078      	str	r0, [r7, #4]
UINT    status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_host_class_command_request)
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	681b      	ldr	r3, [r3, #0]
 80124c2:	2b03      	cmp	r3, #3
 80124c4:	d018      	beq.n	80124f8 <_ux_host_class_printer_entry+0x42>
 80124c6:	2b03      	cmp	r3, #3
 80124c8:	d81c      	bhi.n	8012504 <_ux_host_class_printer_entry+0x4e>
 80124ca:	2b01      	cmp	r3, #1
 80124cc:	d002      	beq.n	80124d4 <_ux_host_class_printer_entry+0x1e>
 80124ce:	2b02      	cmp	r3, #2
 80124d0:	d00c      	beq.n	80124ec <_ux_host_class_printer_entry+0x36>
 80124d2:	e017      	b.n	8012504 <_ux_host_class_printer_entry+0x4e>

    case UX_HOST_CLASS_COMMAND_QUERY:

        /* The query command is used to let the stack enumeration process know if we want to own
           this device or not.  */
        if((command -> ux_host_class_command_usage == UX_HOST_CLASS_COMMAND_USAGE_CSP) &&
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	68db      	ldr	r3, [r3, #12]
 80124d8:	2b02      	cmp	r3, #2
 80124da:	d105      	bne.n	80124e8 <_ux_host_class_printer_entry+0x32>
                             (command -> ux_host_class_command_class == UX_HOST_CLASS_PRINTER_CLASS))
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	699b      	ldr	r3, [r3, #24]
        if((command -> ux_host_class_command_usage == UX_HOST_CLASS_COMMAND_USAGE_CSP) &&
 80124e0:	2b07      	cmp	r3, #7
 80124e2:	d101      	bne.n	80124e8 <_ux_host_class_printer_entry+0x32>
            return(UX_SUCCESS);                        
 80124e4:	2300      	movs	r3, #0
 80124e6:	e00e      	b.n	8012506 <_ux_host_class_printer_entry+0x50>
        else            
            return(UX_NO_CLASS_MATCH);                        
 80124e8:	2357      	movs	r3, #87	@ 0x57
 80124ea:	e00c      	b.n	8012506 <_ux_host_class_printer_entry+0x50>
                
    case UX_HOST_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the device inserted has found a parent and
           is ready to complete the enumeration.  */
        status =  _ux_host_class_printer_activate(command);
 80124ec:	6878      	ldr	r0, [r7, #4]
 80124ee:	f7ff fe4d 	bl	801218c <_ux_host_class_printer_activate>
 80124f2:	60f8      	str	r0, [r7, #12]
        return(status);
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	e006      	b.n	8012506 <_ux_host_class_printer_entry+0x50>

    case UX_HOST_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted either      
           directly or when its parents has been extracted.  */
        status =  _ux_host_class_printer_deactivate(command);
 80124f8:	6878      	ldr	r0, [r7, #4]
 80124fa:	f7ff ff11 	bl	8012320 <_ux_host_class_printer_deactivate>
 80124fe:	60f8      	str	r0, [r7, #12]
        return(status);
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	e000      	b.n	8012506 <_ux_host_class_printer_entry+0x50>
    default: 
            
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_FUNCTION_NOT_SUPPORTED);
 8012504:	2354      	movs	r3, #84	@ 0x54
    }   
}
 8012506:	4618      	mov	r0, r3
 8012508:	3710      	adds	r7, #16
 801250a:	46bd      	mov	sp, r7
 801250c:	bd80      	pop	{r7, pc}
	...

08012510 <_ux_host_class_printer_name_parse>:
static inline
#else
VOID _ux_host_class_printer_name_parse(UX_HOST_CLASS_PRINTER *printer, UCHAR *descriptor_buffer, ULONG descriptor_length);
#endif
VOID _ux_host_class_printer_name_parse(UX_HOST_CLASS_PRINTER *printer, UCHAR *descriptor_buffer, ULONG descriptor_length)
{
 8012510:	b580      	push	{r7, lr}
 8012512:	b088      	sub	sp, #32
 8012514:	af00      	add	r7, sp, #0
 8012516:	60f8      	str	r0, [r7, #12]
 8012518:	60b9      	str	r1, [r7, #8]
 801251a:	607a      	str	r2, [r7, #4]
UCHAR *         printer_name_buffer;
UCHAR *         printer_name;
UINT            printer_name_length;

    /* Cannot use descriptor buffer, so copy it to 1284 buffer.  */
    printer_name_buffer =  descriptor_buffer;
 801251c:	68bb      	ldr	r3, [r7, #8]
 801251e:	61fb      	str	r3, [r7, #28]

    /* Retrieve the printer name which is a USHORT at the beginning of the returned buffer.  */
    length =  (USHORT)_ux_utility_short_get_big_endian(printer_name_buffer);
 8012520:	69f8      	ldr	r0, [r7, #28]
 8012522:	f7ff fd41 	bl	8011fa8 <_ux_utility_short_get_big_endian>
 8012526:	4603      	mov	r3, r0
 8012528:	b29b      	uxth	r3, r3
 801252a:	613b      	str	r3, [r7, #16]
    if (length < descriptor_length)
 801252c:	693a      	ldr	r2, [r7, #16]
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	429a      	cmp	r2, r3
 8012532:	d201      	bcs.n	8012538 <_ux_host_class_printer_name_parse+0x28>
        descriptor_length = length;
 8012534:	693b      	ldr	r3, [r7, #16]
 8012536:	607b      	str	r3, [r7, #4]

    /* Point the name buffer after the length.  */
    printer_name_buffer +=  2;
 8012538:	69fb      	ldr	r3, [r7, #28]
 801253a:	3302      	adds	r3, #2
 801253c:	61fb      	str	r3, [r7, #28]

    /* Parse the name for a tag which is in the form DES: or DESCRIPTOR:  */
    while (descriptor_length != 0)
 801253e:	e02d      	b.n	801259c <_ux_host_class_printer_name_parse+0x8c>
    {

        if (descriptor_length > 12)
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	2b0c      	cmp	r3, #12
 8012544:	d910      	bls.n	8012568 <_ux_host_class_printer_name_parse+0x58>
        {

            /* Compare the current pointer position with the DESCRIPTOR: tag.  */
            if (_ux_utility_memory_compare(printer_name_buffer, UX_HOST_CLASS_PRINTER_TAG_DESCRIPTION, 12) == UX_SUCCESS)
 8012546:	220c      	movs	r2, #12
 8012548:	492d      	ldr	r1, [pc, #180]	@ (8012600 <_ux_host_class_printer_name_parse+0xf0>)
 801254a:	69f8      	ldr	r0, [r7, #28]
 801254c:	f7ff fb34 	bl	8011bb8 <_ux_utility_memory_compare>
 8012550:	4603      	mov	r3, r0
 8012552:	2b00      	cmp	r3, #0
 8012554:	d108      	bne.n	8012568 <_ux_host_class_printer_name_parse+0x58>
            {

                printer_name_buffer +=  12;
 8012556:	69fb      	ldr	r3, [r7, #28]
 8012558:	330c      	adds	r3, #12
 801255a:	61fb      	str	r3, [r7, #28]
                descriptor_length =  (USHORT)(descriptor_length - 12);
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	b29b      	uxth	r3, r3
 8012560:	3b0c      	subs	r3, #12
 8012562:	b29b      	uxth	r3, r3
 8012564:	607b      	str	r3, [r7, #4]
                break;
 8012566:	e01c      	b.n	80125a2 <_ux_host_class_printer_name_parse+0x92>
            }
        }

        if (descriptor_length > 4)
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	2b04      	cmp	r3, #4
 801256c:	d910      	bls.n	8012590 <_ux_host_class_printer_name_parse+0x80>
        {

            /* Compare the current pointer position with the DES: tag.  */
            if (_ux_utility_memory_compare(printer_name_buffer, UX_HOST_CLASS_PRINTER_TAG_DES, 4) == UX_SUCCESS)
 801256e:	2204      	movs	r2, #4
 8012570:	4924      	ldr	r1, [pc, #144]	@ (8012604 <_ux_host_class_printer_name_parse+0xf4>)
 8012572:	69f8      	ldr	r0, [r7, #28]
 8012574:	f7ff fb20 	bl	8011bb8 <_ux_utility_memory_compare>
 8012578:	4603      	mov	r3, r0
 801257a:	2b00      	cmp	r3, #0
 801257c:	d108      	bne.n	8012590 <_ux_host_class_printer_name_parse+0x80>
            {

                printer_name_buffer +=  4;
 801257e:	69fb      	ldr	r3, [r7, #28]
 8012580:	3304      	adds	r3, #4
 8012582:	61fb      	str	r3, [r7, #28]
                descriptor_length = (USHORT)(descriptor_length - 4);
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	b29b      	uxth	r3, r3
 8012588:	3b04      	subs	r3, #4
 801258a:	b29b      	uxth	r3, r3
 801258c:	607b      	str	r3, [r7, #4]
                break;
 801258e:	e008      	b.n	80125a2 <_ux_host_class_printer_name_parse+0x92>
            }
        }
        
        /* And reduce the remaining length by 1.  */
        descriptor_length--;
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	3b01      	subs	r3, #1
 8012594:	607b      	str	r3, [r7, #4]

        /* Increment the descriptor pointer.  */
        printer_name_buffer++;
 8012596:	69fb      	ldr	r3, [r7, #28]
 8012598:	3301      	adds	r3, #1
 801259a:	61fb      	str	r3, [r7, #28]
    while (descriptor_length != 0)
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d1ce      	bne.n	8012540 <_ux_host_class_printer_name_parse+0x30>
    }

    /* If the length remaining is 0, we have not found the descriptor tag we wanted.  */
    if (descriptor_length == 0)
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	d107      	bne.n	80125b8 <_ux_host_class_printer_name_parse+0xa8>
    {

        /* Use the generic USB printer name.  */
        _ux_utility_memory_copy(printer -> ux_host_class_printer_name, UX_HOST_CLASS_PRINTER_GENERIC_NAME, 11); /* Use case of memcpy is verified. */
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	331c      	adds	r3, #28
 80125ac:	220b      	movs	r2, #11
 80125ae:	4916      	ldr	r1, [pc, #88]	@ (8012608 <_ux_host_class_printer_name_parse+0xf8>)
 80125b0:	4618      	mov	r0, r3
 80125b2:	f7ff fb24 	bl	8011bfe <_ux_utility_memory_copy>
                /* Copy the name of the printer to the printer instance character
                    by character.  */
                *printer_name++ =  *printer_name_buffer++;
        }
    }
}
 80125b6:	e01f      	b.n	80125f8 <_ux_host_class_printer_name_parse+0xe8>
        printer_name =  printer -> ux_host_class_printer_name;
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	331c      	adds	r3, #28
 80125bc:	61bb      	str	r3, [r7, #24]
        printer_name_length =  UX_HOST_CLASS_PRINTER_NAME_LENGTH;
 80125be:	2340      	movs	r3, #64	@ 0x40
 80125c0:	617b      	str	r3, [r7, #20]
        while ((descriptor_length--) && (printer_name_length--))
 80125c2:	e00f      	b.n	80125e4 <_ux_host_class_printer_name_parse+0xd4>
            if((*printer_name_buffer == 0) || (*printer_name_buffer == ';'))
 80125c4:	69fb      	ldr	r3, [r7, #28]
 80125c6:	781b      	ldrb	r3, [r3, #0]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d015      	beq.n	80125f8 <_ux_host_class_printer_name_parse+0xe8>
 80125cc:	69fb      	ldr	r3, [r7, #28]
 80125ce:	781b      	ldrb	r3, [r3, #0]
 80125d0:	2b3b      	cmp	r3, #59	@ 0x3b
 80125d2:	d011      	beq.n	80125f8 <_ux_host_class_printer_name_parse+0xe8>
                *printer_name++ =  *printer_name_buffer++;
 80125d4:	69fa      	ldr	r2, [r7, #28]
 80125d6:	1c53      	adds	r3, r2, #1
 80125d8:	61fb      	str	r3, [r7, #28]
 80125da:	69bb      	ldr	r3, [r7, #24]
 80125dc:	1c59      	adds	r1, r3, #1
 80125de:	61b9      	str	r1, [r7, #24]
 80125e0:	7812      	ldrb	r2, [r2, #0]
 80125e2:	701a      	strb	r2, [r3, #0]
        while ((descriptor_length--) && (printer_name_length--))
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	1e5a      	subs	r2, r3, #1
 80125e8:	607a      	str	r2, [r7, #4]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d004      	beq.n	80125f8 <_ux_host_class_printer_name_parse+0xe8>
 80125ee:	697b      	ldr	r3, [r7, #20]
 80125f0:	1e5a      	subs	r2, r3, #1
 80125f2:	617a      	str	r2, [r7, #20]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d1e5      	bne.n	80125c4 <_ux_host_class_printer_name_parse+0xb4>
}
 80125f8:	bf00      	nop
 80125fa:	3720      	adds	r7, #32
 80125fc:	46bd      	mov	sp, r7
 80125fe:	bd80      	pop	{r7, pc}
 8012600:	08018c70 	.word	0x08018c70
 8012604:	08018c80 	.word	0x08018c80
 8012608:	08018c88 	.word	0x08018c88

0801260c <_ux_host_class_printer_name_get>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_name_get(UX_HOST_CLASS_PRINTER *printer)
{
 801260c:	b580      	push	{r7, lr}
 801260e:	b088      	sub	sp, #32
 8012610:	af00      	add	r7, sp, #0
 8012612:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_CLASS_PRINTER_NAME_GET, printer, 0, 0, 0, UX_TRACE_HOST_CLASS_EVENTS, 0, 0)

    /* We need to get the default control endpoint transfer request pointer.  */
    control_endpoint =  &printer -> ux_host_class_printer_device -> ux_device_control_endpoint;
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	689b      	ldr	r3, [r3, #8]
 8012618:	337c      	adds	r3, #124	@ 0x7c
 801261a:	61fb      	str	r3, [r7, #28]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 801261c:	69fb      	ldr	r3, [r7, #28]
 801261e:	3330      	adds	r3, #48	@ 0x30
 8012620:	61bb      	str	r3, [r7, #24]

    /* Need to allocate memory for the 1284 descriptor.  */
    descriptor_buffer =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH);
 8012622:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012626:	2101      	movs	r1, #1
 8012628:	f04f 30ff 	mov.w	r0, #4294967295
 801262c:	f7ff f9c0 	bl	80119b0 <_ux_utility_memory_allocate>
 8012630:	6178      	str	r0, [r7, #20]
    if(descriptor_buffer == UX_NULL)
 8012632:	697b      	ldr	r3, [r7, #20]
 8012634:	2b00      	cmp	r3, #0
 8012636:	d101      	bne.n	801263c <_ux_host_class_printer_name_get+0x30>
        return(UX_MEMORY_INSUFFICIENT);
 8012638:	2312      	movs	r3, #18
 801263a:	e02b      	b.n	8012694 <_ux_host_class_printer_name_get+0x88>

    /* Need interface for wIndex.  */
    interface = printer -> ux_host_class_printer_interface;
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	68db      	ldr	r3, [r3, #12]
 8012640:	613b      	str	r3, [r7, #16]

    /* Create a transfer request for the GET_DEVICE_ID request.  */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor_buffer;
 8012642:	69bb      	ldr	r3, [r7, #24]
 8012644:	697a      	ldr	r2, [r7, #20]
 8012646:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH;
 8012648:	69bb      	ldr	r3, [r7, #24]
 801264a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801264e:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_HOST_CLASS_PRINTER_GET_DEVICE_ID;
 8012650:	69bb      	ldr	r3, [r7, #24]
 8012652:	2200      	movs	r2, #0
 8012654:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_CLASS | UX_REQUEST_TARGET_INTERFACE;
 8012656:	69bb      	ldr	r3, [r7, #24]
 8012658:	22a1      	movs	r2, #161	@ 0xa1
 801265a:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             0; /* Do not support multiple configuration for now.  */
 801265c:	69bb      	ldr	r3, [r7, #24]
 801265e:	2200      	movs	r2, #0
 8012660:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             (interface -> ux_interface_descriptor.bInterfaceNumber  << 8) |
 8012662:	693b      	ldr	r3, [r7, #16]
 8012664:	695b      	ldr	r3, [r3, #20]
 8012666:	021a      	lsls	r2, r3, #8
                                                                (interface -> ux_interface_descriptor.bAlternateSetting     );
 8012668:	693b      	ldr	r3, [r7, #16]
 801266a:	699b      	ldr	r3, [r3, #24]
    transfer_request -> ux_transfer_request_index =             (interface -> ux_interface_descriptor.bInterfaceNumber  << 8) |
 801266c:	431a      	orrs	r2, r3
 801266e:	69bb      	ldr	r3, [r7, #24]
 8012670:	621a      	str	r2, [r3, #32]
    UX_TRANSFER_STATE_RESET(transfer_request);
    return(UX_SUCCESS);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8012672:	69b8      	ldr	r0, [r7, #24]
 8012674:	f7fe ff8e 	bl	8011594 <_ux_host_stack_transfer_request>
 8012678:	60f8      	str	r0, [r7, #12]

    /* Check for correct transfer. We do not check for entire length as it may vary.  */
    if(status == UX_SUCCESS)
 801267a:	68fb      	ldr	r3, [r7, #12]
 801267c:	2b00      	cmp	r3, #0
 801267e:	d105      	bne.n	801268c <_ux_host_class_printer_name_get+0x80>
    {

        _ux_host_class_printer_name_parse(printer, descriptor_buffer,
 8012680:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012684:	6979      	ldr	r1, [r7, #20]
 8012686:	6878      	ldr	r0, [r7, #4]
 8012688:	f7ff ff42 	bl	8012510 <_ux_host_class_printer_name_parse>
                                    UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH);
                }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor_buffer);
 801268c:	6978      	ldr	r0, [r7, #20]
 801268e:	f7ff fad5 	bl	8011c3c <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 8012692:	68fb      	ldr	r3, [r7, #12]

#endif
}
 8012694:	4618      	mov	r0, r3
 8012696:	3720      	adds	r7, #32
 8012698:	46bd      	mov	sp, r7
 801269a:	bd80      	pop	{r7, pc}

0801269c <_ux_host_class_printer_status_get>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_status_get(UX_HOST_CLASS_PRINTER *printer, ULONG *printer_status)
{
 801269c:	b580      	push	{r7, lr}
 801269e:	b088      	sub	sp, #32
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	6078      	str	r0, [r7, #4]
 80126a4:	6039      	str	r1, [r7, #0]
UX_TRANSFER     *transfer_request;
UINT            status;
UCHAR *         printer_status_buffer;

    /* Ensure the instance is valid.  */
    if (printer -> ux_host_class_printer_state !=  UX_HOST_CLASS_INSTANCE_LIVE)
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	699b      	ldr	r3, [r3, #24]
 80126aa:	2b01      	cmp	r3, #1
 80126ac:	d001      	beq.n	80126b2 <_ux_host_class_printer_status_get+0x16>
    {        

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 80126ae:	235b      	movs	r3, #91	@ 0x5b
 80126b0:	e097      	b.n	80127e2 <_ux_host_class_printer_status_get+0x146>
    printer -> ux_host_class_printer_device -> ux_device_flags |= UX_DEVICE_FLAG_LOCK;
    UX_RESTORE
#else

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	335c      	adds	r3, #92	@ 0x5c
 80126b6:	f04f 31ff 	mov.w	r1, #4294967295
 80126ba:	4618      	mov	r0, r3
 80126bc:	f7ff fc18 	bl	8011ef0 <_ux_utility_semaphore_get>
 80126c0:	61f8      	str	r0, [r7, #28]
    if (status != UX_SUCCESS)
 80126c2:	69fb      	ldr	r3, [r7, #28]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d001      	beq.n	80126cc <_ux_host_class_printer_status_get+0x30>

        /* Return error.  */
        return(status);
 80126c8:	69fb      	ldr	r3, [r7, #28]
 80126ca:	e08a      	b.n	80127e2 <_ux_host_class_printer_status_get+0x146>

    /* Protect the control endpoint semaphore here.  It will be unprotected in the
       transfer request function.  */
    status =  _ux_utility_semaphore_get(&printer -> ux_host_class_printer_device -> ux_device_protection_semaphore, UX_WAIT_FOREVER);
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	689b      	ldr	r3, [r3, #8]
 80126d0:	331c      	adds	r3, #28
 80126d2:	f04f 31ff 	mov.w	r1, #4294967295
 80126d6:	4618      	mov	r0, r3
 80126d8:	f7ff fc0a 	bl	8011ef0 <_ux_utility_semaphore_get>
 80126dc:	61f8      	str	r0, [r7, #28]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80126de:	69fb      	ldr	r3, [r7, #28]
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d006      	beq.n	80126f2 <_ux_host_class_printer_status_get+0x56>
    {
        _ux_utility_semaphore_put(&printer -> ux_host_class_printer_semaphore);
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	335c      	adds	r3, #92	@ 0x5c
 80126e8:	4618      	mov	r0, r3
 80126ea:	f7ff fc39 	bl	8011f60 <_ux_utility_semaphore_put>
        return(status);
 80126ee:	69fb      	ldr	r3, [r7, #28]
 80126f0:	e077      	b.n	80127e2 <_ux_host_class_printer_status_get+0x146>
    }
#endif

    /* We need to get the default control endpoint transfer_request pointer.  */
    control_endpoint =  &printer -> ux_host_class_printer_device -> ux_device_control_endpoint;
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	689b      	ldr	r3, [r3, #8]
 80126f6:	337c      	adds	r3, #124	@ 0x7c
 80126f8:	61bb      	str	r3, [r7, #24]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 80126fa:	69bb      	ldr	r3, [r7, #24]
 80126fc:	3330      	adds	r3, #48	@ 0x30
 80126fe:	617b      	str	r3, [r7, #20]

    /* Need to allocate memory for the descriptor.  */
    printer_status_buffer =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_HOST_CLASS_PRINTER_STATUS_LENGTH);
 8012700:	2204      	movs	r2, #4
 8012702:	2101      	movs	r1, #1
 8012704:	f04f 30ff 	mov.w	r0, #4294967295
 8012708:	f7ff f952 	bl	80119b0 <_ux_utility_memory_allocate>
 801270c:	6138      	str	r0, [r7, #16]
    if (printer_status_buffer == UX_NULL)
 801270e:	693b      	ldr	r3, [r7, #16]
 8012710:	2b00      	cmp	r3, #0
 8012712:	d106      	bne.n	8012722 <_ux_host_class_printer_status_get+0x86>
    {

        /* Unprotect thread reentry to this instance */
        _ux_host_class_printer_unlock(printer);
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	335c      	adds	r3, #92	@ 0x5c
 8012718:	4618      	mov	r0, r3
 801271a:	f7ff fc21 	bl	8011f60 <_ux_utility_semaphore_put>
        return(UX_MEMORY_INSUFFICIENT);
 801271e:	2312      	movs	r3, #18
 8012720:	e05f      	b.n	80127e2 <_ux_host_class_printer_status_get+0x146>
    }

    /* Need interface for wIndex.  */
    interface = printer -> ux_host_class_printer_interface;
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	68db      	ldr	r3, [r3, #12]
 8012726:	60fb      	str	r3, [r7, #12]

    /* Create a transfer_request for the GET_STATUS request.  */
    transfer_request -> ux_transfer_request_data_pointer =      printer_status_buffer;
 8012728:	697b      	ldr	r3, [r7, #20]
 801272a:	693a      	ldr	r2, [r7, #16]
 801272c:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_HOST_CLASS_PRINTER_STATUS_LENGTH;
 801272e:	697b      	ldr	r3, [r7, #20]
 8012730:	2204      	movs	r2, #4
 8012732:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_HOST_CLASS_PRINTER_GET_STATUS;
 8012734:	697b      	ldr	r3, [r7, #20]
 8012736:	2201      	movs	r2, #1
 8012738:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_CLASS | UX_REQUEST_TARGET_INTERFACE;
 801273a:	697b      	ldr	r3, [r7, #20]
 801273c:	22a1      	movs	r2, #161	@ 0xa1
 801273e:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             0;
 8012740:	697b      	ldr	r3, [r7, #20]
 8012742:	2200      	movs	r2, #0
 8012744:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             interface -> ux_interface_descriptor.bInterfaceNumber;
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	695a      	ldr	r2, [r3, #20]
 801274a:	697b      	ldr	r3, [r7, #20]
 801274c:	621a      	str	r2, [r3, #32]
    /* Enable auto unlock device.  */
    transfer_request -> ux_transfer_request_flags |= UX_TRANSFER_FLAG_AUTO_DEVICE_UNLOCK;
#endif

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 801274e:	6978      	ldr	r0, [r7, #20]
 8012750:	f7fe ff20 	bl	8011594 <_ux_host_stack_transfer_request>
 8012754:	61f8      	str	r0, [r7, #28]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) &&
 8012756:	69fb      	ldr	r3, [r7, #28]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d134      	bne.n	80127c6 <_ux_host_class_printer_status_get+0x12a>
        (transfer_request -> ux_transfer_request_actual_length > 0) &&
 801275c:	697b      	ldr	r3, [r7, #20]
 801275e:	691b      	ldr	r3, [r3, #16]
    if ((status == UX_SUCCESS) &&
 8012760:	2b00      	cmp	r3, #0
 8012762:	d030      	beq.n	80127c6 <_ux_host_class_printer_status_get+0x12a>
        (transfer_request -> ux_transfer_request_actual_length <= UX_HOST_CLASS_PRINTER_STATUS_LENGTH))
 8012764:	697b      	ldr	r3, [r7, #20]
 8012766:	691b      	ldr	r3, [r3, #16]
        (transfer_request -> ux_transfer_request_actual_length > 0) &&
 8012768:	2b04      	cmp	r3, #4
 801276a:	d82c      	bhi.n	80127c6 <_ux_host_class_printer_status_get+0x12a>
    {

        /* Retrieve the printer status and translate it locally for endianness.  */
        *printer_status = printer_status_buffer[0];
 801276c:	693b      	ldr	r3, [r7, #16]
 801276e:	781b      	ldrb	r3, [r3, #0]
 8012770:	461a      	mov	r2, r3
 8012772:	683b      	ldr	r3, [r7, #0]
 8012774:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 1)
 8012776:	697b      	ldr	r3, [r7, #20]
 8012778:	691b      	ldr	r3, [r3, #16]
 801277a:	2b01      	cmp	r3, #1
 801277c:	d908      	bls.n	8012790 <_ux_host_class_printer_status_get+0xf4>
            *printer_status |= (ULONG)(printer_status_buffer[1] << 8);
 801277e:	683b      	ldr	r3, [r7, #0]
 8012780:	681a      	ldr	r2, [r3, #0]
 8012782:	693b      	ldr	r3, [r7, #16]
 8012784:	3301      	adds	r3, #1
 8012786:	781b      	ldrb	r3, [r3, #0]
 8012788:	021b      	lsls	r3, r3, #8
 801278a:	431a      	orrs	r2, r3
 801278c:	683b      	ldr	r3, [r7, #0]
 801278e:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 2)
 8012790:	697b      	ldr	r3, [r7, #20]
 8012792:	691b      	ldr	r3, [r3, #16]
 8012794:	2b02      	cmp	r3, #2
 8012796:	d908      	bls.n	80127aa <_ux_host_class_printer_status_get+0x10e>
            *printer_status |= (ULONG)(printer_status_buffer[2] << 16);
 8012798:	683b      	ldr	r3, [r7, #0]
 801279a:	681a      	ldr	r2, [r3, #0]
 801279c:	693b      	ldr	r3, [r7, #16]
 801279e:	3302      	adds	r3, #2
 80127a0:	781b      	ldrb	r3, [r3, #0]
 80127a2:	041b      	lsls	r3, r3, #16
 80127a4:	431a      	orrs	r2, r3
 80127a6:	683b      	ldr	r3, [r7, #0]
 80127a8:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 3)
 80127aa:	697b      	ldr	r3, [r7, #20]
 80127ac:	691b      	ldr	r3, [r3, #16]
 80127ae:	2b03      	cmp	r3, #3
 80127b0:	d90e      	bls.n	80127d0 <_ux_host_class_printer_status_get+0x134>
            *printer_status |= (ULONG)(printer_status_buffer[3] << 24);
 80127b2:	683b      	ldr	r3, [r7, #0]
 80127b4:	681a      	ldr	r2, [r3, #0]
 80127b6:	693b      	ldr	r3, [r7, #16]
 80127b8:	3303      	adds	r3, #3
 80127ba:	781b      	ldrb	r3, [r3, #0]
 80127bc:	061b      	lsls	r3, r3, #24
 80127be:	431a      	orrs	r2, r3
 80127c0:	683b      	ldr	r3, [r7, #0]
 80127c2:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 3)
 80127c4:	e004      	b.n	80127d0 <_ux_host_class_printer_status_get+0x134>
    }
    else
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 80127c6:	69fa      	ldr	r2, [r7, #28]
 80127c8:	2107      	movs	r1, #7
 80127ca:	2002      	movs	r0, #2
 80127cc:	f7fe ff94 	bl	80116f8 <_ux_system_error_handler>
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(printer_status_buffer);
 80127d0:	6938      	ldr	r0, [r7, #16]
 80127d2:	f7ff fa33 	bl	8011c3c <_ux_utility_memory_free>

    /* Unprotect thread reentry to this instance.  */
    _ux_host_class_printer_unlock(printer);
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	335c      	adds	r3, #92	@ 0x5c
 80127da:	4618      	mov	r0, r3
 80127dc:	f7ff fbc0 	bl	8011f60 <_ux_utility_semaphore_put>

    /* Return completion status.  */
    return(status);
 80127e0:	69fb      	ldr	r3, [r7, #28]
}
 80127e2:	4618      	mov	r0, r3
 80127e4:	3720      	adds	r7, #32
 80127e6:	46bd      	mov	sp, r7
 80127e8:	bd80      	pop	{r7, pc}

080127ea <_ux_host_class_printer_write>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_write(UX_HOST_CLASS_PRINTER *printer, UCHAR * data_pointer, 
                                    ULONG requested_length, ULONG *actual_length)
{
 80127ea:	b580      	push	{r7, lr}
 80127ec:	b088      	sub	sp, #32
 80127ee:	af00      	add	r7, sp, #0
 80127f0:	60f8      	str	r0, [r7, #12]
 80127f2:	60b9      	str	r1, [r7, #8]
 80127f4:	607a      	str	r2, [r7, #4]
 80127f6:	603b      	str	r3, [r7, #0]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_CLASS_PRINTER_WRITE, printer, data_pointer, requested_length, 0, UX_TRACE_HOST_CLASS_EVENTS, 0, 0)

    /* Ensure the instance is valid.  */
    if (printer -> ux_host_class_printer_state !=  UX_HOST_CLASS_INSTANCE_LIVE)
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	699b      	ldr	r3, [r3, #24]
 80127fc:	2b01      	cmp	r3, #1
 80127fe:	d006      	beq.n	801280e <_ux_host_class_printer_write+0x24>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 8012800:	225b      	movs	r2, #91	@ 0x5b
 8012802:	2107      	movs	r1, #7
 8012804:	2002      	movs	r0, #2
 8012806:	f7fe ff77 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 801280a:	235b      	movs	r3, #91	@ 0x5b
 801280c:	e07a      	b.n	8012904 <_ux_host_class_printer_write+0x11a>
    printer -> ux_host_class_printer_flags |= UX_HOST_CLASS_PRINTER_FLAG_LOCK;
    UX_RESTORE
#else

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	335c      	adds	r3, #92	@ 0x5c
 8012812:	f04f 31ff 	mov.w	r1, #4294967295
 8012816:	4618      	mov	r0, r3
 8012818:	f7ff fb6a 	bl	8011ef0 <_ux_utility_semaphore_get>
 801281c:	61b8      	str	r0, [r7, #24]
    if (status != UX_SUCCESS)
 801281e:	69bb      	ldr	r3, [r7, #24]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d001      	beq.n	8012828 <_ux_host_class_printer_write+0x3e>

        /* Return error.  */
        return(status);
 8012824:	69bb      	ldr	r3, [r7, #24]
 8012826:	e06d      	b.n	8012904 <_ux_host_class_printer_write+0x11a>
#endif

    /* Start by resetting the actual length of the transfer.  */
    *actual_length =  0;
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	2200      	movs	r2, #0
 801282c:	601a      	str	r2, [r3, #0]

    /* Get the pointer to the bulk out endpoint transfer request.  */
    transfer_request =  &printer -> ux_host_class_printer_bulk_out_endpoint -> ux_endpoint_transfer_request;
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	691b      	ldr	r3, [r3, #16]
 8012832:	3330      	adds	r3, #48	@ 0x30
 8012834:	617b      	str	r3, [r7, #20]
       completed or when there is an error.  */
    do
    {

        /* Program the maximum authorized length for this transfer_request.  */
        if (requested_length > transfer_request -> ux_transfer_request_maximum_length)
 8012836:	697b      	ldr	r3, [r7, #20]
 8012838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801283a:	687a      	ldr	r2, [r7, #4]
 801283c:	429a      	cmp	r2, r3
 801283e:	d903      	bls.n	8012848 <_ux_host_class_printer_write+0x5e>
            transfer_request_length =  transfer_request -> ux_transfer_request_maximum_length;
 8012840:	697b      	ldr	r3, [r7, #20]
 8012842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012844:	61fb      	str	r3, [r7, #28]
 8012846:	e001      	b.n	801284c <_ux_host_class_printer_write+0x62>
        else
            transfer_request_length =  requested_length;
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	61fb      	str	r3, [r7, #28]
                    
        /* Initialize the transfer_request.  */
        transfer_request -> ux_transfer_request_data_pointer =  data_pointer;
 801284c:	697b      	ldr	r3, [r7, #20]
 801284e:	68ba      	ldr	r2, [r7, #8]
 8012850:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  transfer_request_length;
 8012852:	697b      	ldr	r3, [r7, #20]
 8012854:	69fa      	ldr	r2, [r7, #28]
 8012856:	60da      	str	r2, [r3, #12]
        
        /* Perform the transfer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 8012858:	6978      	ldr	r0, [r7, #20]
 801285a:	f7fe fe9b 	bl	8011594 <_ux_host_stack_transfer_request>
 801285e:	61b8      	str	r0, [r7, #24]

        /* If the transfer is successful, we need to wait for the transfer request to be completed.  */
        if (status == UX_SUCCESS)
 8012860:	69bb      	ldr	r3, [r7, #24]
 8012862:	2b00      	cmp	r3, #0
 8012864:	d123      	bne.n	80128ae <_ux_host_class_printer_write+0xc4>
        {
#if !defined(UX_HOST_STANDALONE)
            
            /* Wait for the completion of the transfer request.  */
            status =  _ux_host_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT));
 8012866:	697b      	ldr	r3, [r7, #20]
 8012868:	3344      	adds	r3, #68	@ 0x44
 801286a:	f247 5130 	movw	r1, #30000	@ 0x7530
 801286e:	4618      	mov	r0, r3
 8012870:	f7ff fb3e 	bl	8011ef0 <_ux_utility_semaphore_get>
 8012874:	61b8      	str	r0, [r7, #24]

            /* If the semaphore did not succeed we probably have a time out.  */
            if (status != UX_SUCCESS)
 8012876:	69bb      	ldr	r3, [r7, #24]
 8012878:	2b00      	cmp	r3, #0
 801287a:	d01f      	beq.n	80128bc <_ux_host_class_printer_write+0xd2>
            {

                /* All transfers pending need to abort. There may have been a partial transfer.  */
                _ux_host_stack_transfer_request_abort(transfer_request);
 801287c:	6978      	ldr	r0, [r7, #20]
 801287e:	f7fe ff01 	bl	8011684 <_ux_host_stack_transfer_request_abort>
                
                /* Update the length of the actual data transferred. We do this after the 
                   abort of the transfer_request in case some data actually went out.  */
                *actual_length +=  transfer_request -> ux_transfer_request_actual_length;
 8012882:	683b      	ldr	r3, [r7, #0]
 8012884:	681a      	ldr	r2, [r3, #0]
 8012886:	697b      	ldr	r3, [r7, #20]
 8012888:	691b      	ldr	r3, [r3, #16]
 801288a:	441a      	add	r2, r3
 801288c:	683b      	ldr	r3, [r7, #0]
 801288e:	601a      	str	r2, [r3, #0]
            
                /* Unprotect thread reentry to this instance.  */
                _ux_host_class_printer_unlock(printer);
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	335c      	adds	r3, #92	@ 0x5c
 8012894:	4618      	mov	r0, r3
 8012896:	f7ff fb63 	bl	8011f60 <_ux_utility_semaphore_put>

                /* Set the completion code.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 801289a:	697b      	ldr	r3, [r7, #20]
 801289c:	225c      	movs	r2, #92	@ 0x5c
 801289e:	635a      	str	r2, [r3, #52]	@ 0x34
        
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_TRANSFER_TIMEOUT);
 80128a0:	225c      	movs	r2, #92	@ 0x5c
 80128a2:	2107      	movs	r1, #7
 80128a4:	2002      	movs	r0, #2
 80128a6:	f7fe ff27 	bl	80116f8 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)
        
                /* There was an error, return to the caller.  */
                return(UX_TRANSFER_TIMEOUT);
 80128aa:	235c      	movs	r3, #92	@ 0x5c
 80128ac:	e02a      	b.n	8012904 <_ux_host_class_printer_write+0x11a>
            /* Restore transfer options.  */
            transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

            /* Unprotect thread reentry to this instance.  */
            _ux_host_class_printer_unlock(printer);
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	335c      	adds	r3, #92	@ 0x5c
 80128b2:	4618      	mov	r0, r3
 80128b4:	f7ff fb54 	bl	8011f60 <_ux_utility_semaphore_put>

            /* There was a non transfer error, no partial transfer to be checked */
            return(status);
 80128b8:	69bb      	ldr	r3, [r7, #24]
 80128ba:	e023      	b.n	8012904 <_ux_host_class_printer_write+0x11a>
        }

        /* Update the length of the transfer. Normally all the data has to be sent.  */
        *actual_length +=  transfer_request -> ux_transfer_request_actual_length;
 80128bc:	683b      	ldr	r3, [r7, #0]
 80128be:	681a      	ldr	r2, [r3, #0]
 80128c0:	697b      	ldr	r3, [r7, #20]
 80128c2:	691b      	ldr	r3, [r3, #16]
 80128c4:	441a      	add	r2, r3
 80128c6:	683b      	ldr	r3, [r7, #0]
 80128c8:	601a      	str	r2, [r3, #0]
        
        /* Check for completion of transfer. If the transfer is partial, return to caller.
           The transfer is marked as successful but the caller will need to check the length
           actually sent and determine if a partial transfer is OK. */
        if (transfer_request_length !=  transfer_request -> ux_transfer_request_actual_length)
 80128ca:	697b      	ldr	r3, [r7, #20]
 80128cc:	691b      	ldr	r3, [r3, #16]
 80128ce:	69fa      	ldr	r2, [r7, #28]
 80128d0:	429a      	cmp	r2, r3
 80128d2:	d006      	beq.n	80128e2 <_ux_host_class_printer_write+0xf8>
            /* Restore transfer options.  */
            transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

            /* Unprotect thread reentry to this instance.  */
            _ux_host_class_printer_unlock(printer);
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	335c      	adds	r3, #92	@ 0x5c
 80128d8:	4618      	mov	r0, r3
 80128da:	f7ff fb41 	bl	8011f60 <_ux_utility_semaphore_put>

            /* Return success.  */
            return(UX_SUCCESS);
 80128de:	2300      	movs	r3, #0
 80128e0:	e010      	b.n	8012904 <_ux_host_class_printer_write+0x11a>
        }

        /* Update the data pointer for next transfer.  */        
        data_pointer +=  transfer_request_length;
 80128e2:	68ba      	ldr	r2, [r7, #8]
 80128e4:	69fb      	ldr	r3, [r7, #28]
 80128e6:	4413      	add	r3, r2
 80128e8:	60bb      	str	r3, [r7, #8]
        
        /* Update what is left to send out.  */
        requested_length -=  transfer_request_length;          
 80128ea:	687a      	ldr	r2, [r7, #4]
 80128ec:	69fb      	ldr	r3, [r7, #28]
 80128ee:	1ad3      	subs	r3, r2, r3
 80128f0:	607b      	str	r3, [r7, #4]
    } while (requested_length);
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d19e      	bne.n	8012836 <_ux_host_class_printer_write+0x4c>
    /* Restore transfer options.  */
    transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

    /* Unprotect thread reentry to this instance.  */
    _ux_host_class_printer_unlock(printer);
 80128f8:	68fb      	ldr	r3, [r7, #12]
 80128fa:	335c      	adds	r3, #92	@ 0x5c
 80128fc:	4618      	mov	r0, r3
 80128fe:	f7ff fb2f 	bl	8011f60 <_ux_utility_semaphore_put>

    /* We get here when all the transfers went through without errors.  */
    return(UX_SUCCESS); 
 8012902:	2300      	movs	r3, #0
}
 8012904:	4618      	mov	r0, r3
 8012906:	3720      	adds	r7, #32
 8012908:	46bd      	mov	sp, r7
 801290a:	bd80      	pop	{r7, pc}

0801290c <HAL_HCD_Connect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 801290c:	b580      	push	{r7, lr}
 801290e:	b084      	sub	sp, #16
 8012910:	af00      	add	r7, sp, #0
 8012912:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801291a:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012920:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012926:	1c5a      	adds	r2, r3, #1
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a ATTACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 801292c:	68bb      	ldr	r3, [r7, #8]
 801292e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012930:	f043 0201 	orr.w	r2, r3, #1
 8012934:	68bb      	ldr	r3, [r7, #8]
 8012936:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 8012938:	68bb      	ldr	r3, [r7, #8]
 801293a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801293c:	f023 0202 	bic.w	r2, r3, #2
 8012940:	68bb      	ldr	r3, [r7, #8]
 8012942:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 8012944:	4b04      	ldr	r3, [pc, #16]	@ (8012958 <HAL_HCD_Connect_Callback+0x4c>)
 8012946:	681b      	ldr	r3, [r3, #0]
 8012948:	33d8      	adds	r3, #216	@ 0xd8
 801294a:	4618      	mov	r0, r3
 801294c:	f7ff fb08 	bl	8011f60 <_ux_utility_semaphore_put>
}
 8012950:	bf00      	nop
 8012952:	3710      	adds	r7, #16
 8012954:	46bd      	mov	sp, r7
 8012956:	bd80      	pop	{r7, pc}
 8012958:	20015fc4 	.word	0x20015fc4

0801295c <HAL_HCD_Disconnect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 801295c:	b580      	push	{r7, lr}
 801295e:	b084      	sub	sp, #16
 8012960:	af00      	add	r7, sp, #0
 8012962:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801296a:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 801296c:	68fb      	ldr	r3, [r7, #12]
 801296e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012970:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012976:	1c5a      	adds	r2, r3, #1
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a DETACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 801297c:	68bb      	ldr	r3, [r7, #8]
 801297e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012980:	f043 0202 	orr.w	r2, r3, #2
 8012984:	68bb      	ldr	r3, [r7, #8]
 8012986:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 8012988:	68bb      	ldr	r3, [r7, #8]
 801298a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801298c:	f023 0201 	bic.w	r2, r3, #1
 8012990:	68bb      	ldr	r3, [r7, #8]
 8012992:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 8012994:	4b04      	ldr	r3, [pc, #16]	@ (80129a8 <HAL_HCD_Disconnect_Callback+0x4c>)
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	33d8      	adds	r3, #216	@ 0xd8
 801299a:	4618      	mov	r0, r3
 801299c:	f7ff fae0 	bl	8011f60 <_ux_utility_semaphore_put>
}
 80129a0:	bf00      	nop
 80129a2:	3710      	adds	r7, #16
 80129a4:	46bd      	mov	sp, r7
 80129a6:	bd80      	pop	{r7, pc}
 80129a8:	20015fc4 	.word	0x20015fc4

080129ac <HAL_HCD_HC_NotifyURBChange_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80129ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80129ae:	b08b      	sub	sp, #44	@ 0x2c
 80129b0:	af04      	add	r7, sp, #16
 80129b2:	6078      	str	r0, [r7, #4]
 80129b4:	460b      	mov	r3, r1
 80129b6:	70fb      	strb	r3, [r7, #3]
 80129b8:	4613      	mov	r3, r2
 80129ba:	70bb      	strb	r3, [r7, #2]
UX_HCD_STM32_ED     *ed;
UX_TRANSFER         *transfer_request;


    /* Check the URB state.  */
    if (urb_state == URB_DONE || urb_state == URB_STALL || urb_state == URB_ERROR || urb_state == URB_NOTREADY)
 80129bc:	78bb      	ldrb	r3, [r7, #2]
 80129be:	2b01      	cmp	r3, #1
 80129c0:	d009      	beq.n	80129d6 <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 80129c2:	78bb      	ldrb	r3, [r7, #2]
 80129c4:	2b05      	cmp	r3, #5
 80129c6:	d006      	beq.n	80129d6 <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 80129c8:	78bb      	ldrb	r3, [r7, #2]
 80129ca:	2b04      	cmp	r3, #4
 80129cc:	d003      	beq.n	80129d6 <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 80129ce:	78bb      	ldrb	r3, [r7, #2]
 80129d0:	2b02      	cmp	r3, #2
 80129d2:	f040 80db 	bne.w	8012b8c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
    {

        /* Get the pointer to the HCD & HCD_STM32.  */
        hcd = (UX_HCD*)hhcd -> pData;
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80129dc:	617b      	str	r3, [r7, #20]
        hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 80129de:	697b      	ldr	r3, [r7, #20]
 80129e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80129e2:	613b      	str	r3, [r7, #16]

        /* Check if driver is still valid.  */
        if (hcd_stm32 == UX_NULL)
 80129e4:	693b      	ldr	r3, [r7, #16]
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	f000 80cb 	beq.w	8012b82 <HAL_HCD_HC_NotifyURBChange_Callback+0x1d6>
            return;

        /* Load the ED for the channel.  */
        ed =  hcd_stm32 -> ux_hcd_stm32_channels_ed[chnum];
 80129ec:	78fa      	ldrb	r2, [r7, #3]
 80129ee:	693b      	ldr	r3, [r7, #16]
 80129f0:	3202      	adds	r2, #2
 80129f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129f6:	60fb      	str	r3, [r7, #12]

        /* Check if ED is still valid.  */
        if (ed == UX_NULL)
 80129f8:	68fb      	ldr	r3, [r7, #12]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	f000 80c3 	beq.w	8012b86 <HAL_HCD_HC_NotifyURBChange_Callback+0x1da>

            return;
        }

        /* Get transfer request.  */
        transfer_request = ed -> ux_stm32_ed_transfer_request;
 8012a00:	68fb      	ldr	r3, [r7, #12]
 8012a02:	689b      	ldr	r3, [r3, #8]
 8012a04:	60bb      	str	r3, [r7, #8]

        /* Check if ED is still valid.  */
        if (transfer_request == UX_NULL)
 8012a06:	68bb      	ldr	r3, [r7, #8]
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	f000 80be 	beq.w	8012b8a <HAL_HCD_HC_NotifyURBChange_Callback+0x1de>

            return;
        }

        /* Check if URB state is not URB_NOTREADY.  */
        if (urb_state != URB_NOTREADY)
 8012a0e:	78bb      	ldrb	r3, [r7, #2]
 8012a10:	2b02      	cmp	r3, #2
 8012a12:	d07e      	beq.n	8012b12 <HAL_HCD_HC_NotifyURBChange_Callback+0x166>
        {

            /* Handle URB states.  */
            switch (urb_state)
 8012a14:	78bb      	ldrb	r3, [r7, #2]
 8012a16:	2b01      	cmp	r3, #1
 8012a18:	d005      	beq.n	8012a26 <HAL_HCD_HC_NotifyURBChange_Callback+0x7a>
 8012a1a:	2b05      	cmp	r3, #5
 8012a1c:	d164      	bne.n	8012ae8 <HAL_HCD_HC_NotifyURBChange_Callback+0x13c>
            {
            case URB_STALL:

                /* Set the completion code to stalled.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STALLED;
 8012a1e:	68bb      	ldr	r3, [r7, #8]
 8012a20:	2221      	movs	r2, #33	@ 0x21
 8012a22:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 8012a24:	e063      	b.n	8012aee <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            case URB_DONE:

                /* Check the request direction.  */
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 8012a26:	68fb      	ldr	r3, [r7, #12]
 8012a28:	685b      	ldr	r3, [r3, #4]
 8012a2a:	699b      	ldr	r3, [r3, #24]
 8012a2c:	f003 0303 	and.w	r3, r3, #3
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d010      	beq.n	8012a56 <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                    (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 8012a34:	68bb      	ldr	r3, [r7, #8]
 8012a36:	695b      	ldr	r3, [r3, #20]
 8012a38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d00a      	beq.n	8012a56 <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                {

                    /* Get transfer size for receiving direction.  */
                    transfer_request -> ux_transfer_request_actual_length = HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 8012a40:	693b      	ldr	r3, [r7, #16]
 8012a42:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012a44:	68fb      	ldr	r3, [r7, #12]
 8012a46:	7b5b      	ldrb	r3, [r3, #13]
 8012a48:	4619      	mov	r1, r3
 8012a4a:	4610      	mov	r0, r2
 8012a4c:	f7f0 fe89 	bl	8003762 <HAL_HCD_HC_GetXferCount>
 8012a50:	4602      	mov	r2, r0
 8012a52:	68bb      	ldr	r3, [r7, #8]
 8012a54:	611a      	str	r2, [r3, #16]
                }

                /* Check if the request is for bulk OUT or control OUT.  */
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 8012a56:	68fb      	ldr	r3, [r7, #12]
 8012a58:	685b      	ldr	r3, [r3, #4]
 8012a5a:	699b      	ldr	r3, [r3, #24]
 8012a5c:	f003 0303 	and.w	r3, r3, #3
 8012a60:	2b02      	cmp	r3, #2
 8012a62:	d006      	beq.n	8012a72 <HAL_HCD_HC_NotifyURBChange_Callback+0xc6>
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 8012a64:	68fb      	ldr	r3, [r7, #12]
 8012a66:	685b      	ldr	r3, [r3, #4]
 8012a68:	699b      	ldr	r3, [r3, #24]
 8012a6a:	f003 0303 	and.w	r3, r3, #3
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d136      	bne.n	8012ae0 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                     (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_OUT)
 8012a72:	68bb      	ldr	r3, [r7, #8]
 8012a74:	695b      	ldr	r3, [r3, #20]
 8012a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d130      	bne.n	8012ae0 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                {

                    /* Update actual transfer length.  */
                    transfer_request -> ux_transfer_request_actual_length += transfer_request -> ux_transfer_request_packet_length;
 8012a7e:	68bb      	ldr	r3, [r7, #8]
 8012a80:	691a      	ldr	r2, [r3, #16]
 8012a82:	68bb      	ldr	r3, [r7, #8]
 8012a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012a86:	441a      	add	r2, r3
 8012a88:	68bb      	ldr	r3, [r7, #8]
 8012a8a:	611a      	str	r2, [r3, #16]

                    /* Check if there is more data to send.  */
                    if (transfer_request -> ux_transfer_request_requested_length > transfer_request -> ux_transfer_request_actual_length)
 8012a8c:	68bb      	ldr	r3, [r7, #8]
 8012a8e:	68da      	ldr	r2, [r3, #12]
 8012a90:	68bb      	ldr	r3, [r7, #8]
 8012a92:	691b      	ldr	r3, [r3, #16]
 8012a94:	429a      	cmp	r2, r3
 8012a96:	d923      	bls.n	8012ae0 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                    {

                        /* Adjust the transmit length.  */
                        transfer_request -> ux_transfer_request_packet_length = UX_MIN(ed->ux_stm32_ed_endpoint->ux_endpoint_descriptor.wMaxPacketSize,
 8012a98:	68bb      	ldr	r3, [r7, #8]
 8012a9a:	68da      	ldr	r2, [r3, #12]
 8012a9c:	68bb      	ldr	r3, [r7, #8]
 8012a9e:	691b      	ldr	r3, [r3, #16]
 8012aa0:	1ad2      	subs	r2, r2, r3
 8012aa2:	68fb      	ldr	r3, [r7, #12]
 8012aa4:	685b      	ldr	r3, [r3, #4]
 8012aa6:	69db      	ldr	r3, [r3, #28]
 8012aa8:	429a      	cmp	r2, r3
 8012aaa:	bf28      	it	cs
 8012aac:	461a      	movcs	r2, r3
 8012aae:	68bb      	ldr	r3, [r7, #8]
 8012ab0:	639a      	str	r2, [r3, #56]	@ 0x38
                                transfer_request -> ux_transfer_request_requested_length - transfer_request -> ux_transfer_request_actual_length);

                        /* Submit the transmit request.  */
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8012ab2:	693b      	ldr	r3, [r7, #16]
 8012ab4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8012ab6:	68fb      	ldr	r3, [r7, #12]
 8012ab8:	7b59      	ldrb	r1, [r3, #13]
                                 0, EP_TYPE_BULK, USBH_PID_DATA,
                                 transfer_request->ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 8012aba:	68bb      	ldr	r3, [r7, #8]
 8012abc:	689a      	ldr	r2, [r3, #8]
 8012abe:	68bb      	ldr	r3, [r7, #8]
 8012ac0:	691b      	ldr	r3, [r3, #16]
 8012ac2:	4413      	add	r3, r2
                                 transfer_request -> ux_transfer_request_packet_length, 0);
 8012ac4:	68ba      	ldr	r2, [r7, #8]
 8012ac6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8012ac8:	b292      	uxth	r2, r2
 8012aca:	2400      	movs	r4, #0
 8012acc:	9403      	str	r4, [sp, #12]
 8012ace:	9202      	str	r2, [sp, #8]
 8012ad0:	9301      	str	r3, [sp, #4]
 8012ad2:	2301      	movs	r3, #1
 8012ad4:	9300      	str	r3, [sp, #0]
 8012ad6:	2302      	movs	r3, #2
 8012ad8:	2200      	movs	r2, #0
 8012ada:	f7f0 fb4f 	bl	800317c <HAL_HCD_HC_SubmitRequest>
                        return;
 8012ade:	e055      	b.n	8012b8c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
                    }
                }

                /* Set the completion code to SUCCESS.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_SUCCESS;
 8012ae0:	68bb      	ldr	r3, [r7, #8]
 8012ae2:	2200      	movs	r2, #0
 8012ae4:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 8012ae6:	e002      	b.n	8012aee <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            default:
                /* Set the completion code to transfer error.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_ERROR;
 8012ae8:	68bb      	ldr	r3, [r7, #8]
 8012aea:	2223      	movs	r2, #35	@ 0x23
 8012aec:	635a      	str	r2, [r3, #52]	@ 0x34
            }

            /* Move to next transfer.  */
            ed -> ux_stm32_ed_transfer_request = transfer_request -> ux_transfer_request_next_transfer_request;
 8012aee:	68bb      	ldr	r3, [r7, #8]
 8012af0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	609a      	str	r2, [r3, #8]

            /* Invoke callback function.  */
            if (transfer_request -> ux_transfer_request_completion_function)
 8012af6:	68bb      	ldr	r3, [r7, #8]
 8012af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d003      	beq.n	8012b06 <HAL_HCD_HC_NotifyURBChange_Callback+0x15a>
                transfer_request -> ux_transfer_request_completion_function(transfer_request);
 8012afe:	68bb      	ldr	r3, [r7, #8]
 8012b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b02:	68b8      	ldr	r0, [r7, #8]
 8012b04:	4798      	blx	r3

            /* Wake up the transfer request thread.  */
            _ux_utility_semaphore_put(&transfer_request -> ux_transfer_request_semaphore);
 8012b06:	68bb      	ldr	r3, [r7, #8]
 8012b08:	3344      	adds	r3, #68	@ 0x44
 8012b0a:	4618      	mov	r0, r3
 8012b0c:	f7ff fa28 	bl	8011f60 <_ux_utility_semaphore_put>
 8012b10:	e03c      	b.n	8012b8c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
        else
        {

            /* Handle URB_NOTREADY state here.  */
            /* Check if we need to retry the transfer by checking the status.  */
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 8012b12:	68fb      	ldr	r3, [r7, #12]
 8012b14:	7b1b      	ldrb	r3, [r3, #12]
 8012b16:	2b03      	cmp	r3, #3
 8012b18:	d00b      	beq.n	8012b32 <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	7b1b      	ldrb	r3, [r3, #12]
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 8012b1e:	2b05      	cmp	r3, #5
 8012b20:	d007      	beq.n	8012b32 <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 8012b26:	2b07      	cmp	r3, #7
 8012b28:	d003      	beq.n	8012b32 <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_BULK_OUT))
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 8012b2e:	2b09      	cmp	r3, #9
 8012b30:	d12c      	bne.n	8012b8c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            {

                /* Submit the transmit request.  */
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 8012b32:	693b      	ldr	r3, [r7, #16]
 8012b34:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8012b36:	68fb      	ldr	r3, [r7, #12]
 8012b38:	7b59      	ldrb	r1, [r3, #13]
                                        ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ? EP_TYPE_BULK : EP_TYPE_CTRL,
 8012b3a:	68fb      	ldr	r3, [r7, #12]
 8012b3c:	685b      	ldr	r3, [r3, #4]
 8012b3e:	699b      	ldr	r3, [r3, #24]
 8012b40:	f003 0303 	and.w	r3, r3, #3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 8012b44:	2b02      	cmp	r3, #2
 8012b46:	d101      	bne.n	8012b4c <HAL_HCD_HC_NotifyURBChange_Callback+0x1a0>
 8012b48:	2402      	movs	r4, #2
 8012b4a:	e000      	b.n	8012b4e <HAL_HCD_HC_NotifyURBChange_Callback+0x1a2>
 8012b4c:	2400      	movs	r4, #0
                                         ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP ? USBH_PID_SETUP : USBH_PID_DATA,
 8012b4e:	68fb      	ldr	r3, [r7, #12]
 8012b50:	7b1b      	ldrb	r3, [r3, #12]
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 8012b52:	2b03      	cmp	r3, #3
 8012b54:	bf14      	ite	ne
 8012b56:	2301      	movne	r3, #1
 8012b58:	2300      	moveq	r3, #0
 8012b5a:	b2db      	uxtb	r3, r3
 8012b5c:	461e      	mov	r6, r3
                                         transfer_request -> ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 8012b5e:	68bb      	ldr	r3, [r7, #8]
 8012b60:	689a      	ldr	r2, [r3, #8]
 8012b62:	68bb      	ldr	r3, [r7, #8]
 8012b64:	691b      	ldr	r3, [r3, #16]
 8012b66:	4413      	add	r3, r2
                                         transfer_request -> ux_transfer_request_packet_length, 0);
 8012b68:	68ba      	ldr	r2, [r7, #8]
 8012b6a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 8012b6c:	b292      	uxth	r2, r2
 8012b6e:	2500      	movs	r5, #0
 8012b70:	9503      	str	r5, [sp, #12]
 8012b72:	9202      	str	r2, [sp, #8]
 8012b74:	9301      	str	r3, [sp, #4]
 8012b76:	9600      	str	r6, [sp, #0]
 8012b78:	4623      	mov	r3, r4
 8012b7a:	2200      	movs	r2, #0
 8012b7c:	f7f0 fafe 	bl	800317c <HAL_HCD_HC_SubmitRequest>
 8012b80:	e004      	b.n	8012b8c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 8012b82:	bf00      	nop
 8012b84:	e002      	b.n	8012b8c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 8012b86:	bf00      	nop
 8012b88:	e000      	b.n	8012b8c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 8012b8a:	bf00      	nop
            }

        }
    }
}
 8012b8c:	371c      	adds	r7, #28
 8012b8e:	46bd      	mov	sp, r7
 8012b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08012b94 <HAL_HCD_SOF_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8012b94:	b580      	push	{r7, lr}
 8012b96:	b084      	sub	sp, #16
 8012b98:	af00      	add	r7, sp, #0
 8012b9a:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8012ba2:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 8012ba4:	68fb      	ldr	r3, [r7, #12]
 8012ba6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012ba8:	60bb      	str	r3, [r7, #8]

    if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_SOF) == 0)
 8012baa:	68bb      	ldr	r3, [r7, #8]
 8012bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012bae:	f003 0304 	and.w	r3, r3, #4
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d111      	bne.n	8012bda <HAL_HCD_SOF_Callback+0x46>
    {
        hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 8012bb6:	68bb      	ldr	r3, [r7, #8]
 8012bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012bba:	f043 0204 	orr.w	r2, r3, #4
 8012bbe:	68bb      	ldr	r3, [r7, #8]
 8012bc0:	645a      	str	r2, [r3, #68]	@ 0x44
        hcd -> ux_hcd_thread_signal++;
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012bc6:	1c5a      	adds	r2, r3, #1
 8012bc8:	68fb      	ldr	r3, [r7, #12]
 8012bca:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Wake up the scheduler.  */
        _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_hcd_semaphore);
 8012bcc:	4b05      	ldr	r3, [pc, #20]	@ (8012be4 <HAL_HCD_SOF_Callback+0x50>)
 8012bce:	681b      	ldr	r3, [r3, #0]
 8012bd0:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	f7ff f9c3 	bl	8011f60 <_ux_utility_semaphore_put>
    }
}
 8012bda:	bf00      	nop
 8012bdc:	3710      	adds	r7, #16
 8012bde:	46bd      	mov	sp, r7
 8012be0:	bd80      	pop	{r7, pc}
 8012be2:	bf00      	nop
 8012be4:	20015fc4 	.word	0x20015fc4

08012be8 <_ux_hcd_stm32_controller_disable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_controller_disable(UX_HCD_STM32 *hcd_stm32)
{
 8012be8:	b480      	push	{r7}
 8012bea:	b085      	sub	sp, #20
 8012bec:	af00      	add	r7, sp, #0
 8012bee:	6078      	str	r0, [r7, #4]

UX_HCD      *hcd;

    /* Point to the generic portion of the host controller structure instance.  */
    hcd =  hcd_stm32 -> ux_hcd_stm32_hcd_owner;
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	60fb      	str	r3, [r7, #12]

    /* Reflect the state of the controller in the main structure.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_HALTED;
 8012bf6:	68fb      	ldr	r3, [r7, #12]
 8012bf8:	2201      	movs	r2, #1
 8012bfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8012bfc:	2300      	movs	r3, #0
}
 8012bfe:	4618      	mov	r0, r3
 8012c00:	3714      	adds	r7, #20
 8012c02:	46bd      	mov	sp, r7
 8012c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c08:	4770      	bx	lr
	...

08012c0c <_ux_hcd_stm32_ed_obtain>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UX_HCD_STM32_ED  *_ux_hcd_stm32_ed_obtain(UX_HCD_STM32 *hcd_stm32)
{
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b084      	sub	sp, #16
 8012c10:	af00      	add	r7, sp, #0
 8012c12:	6078      	str	r0, [r7, #4]
UX_HCD_STM32_ED       *ed;
ULONG                 ed_index;


    /* Start the search from the beginning of the list.  */
    ed =  hcd_stm32 -> ux_hcd_stm32_ed_list;
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	685b      	ldr	r3, [r3, #4]
 8012c18:	60fb      	str	r3, [r7, #12]
    for (ed_index = 0; ed_index < _ux_system_host -> ux_system_host_max_ed; ed_index++)
 8012c1a:	2300      	movs	r3, #0
 8012c1c:	60bb      	str	r3, [r7, #8]
 8012c1e:	e016      	b.n	8012c4e <_ux_hcd_stm32_ed_obtain+0x42>
    {

        /* Check the ED status, a free ED is marked with the UNUSED flag.  */
        if (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_FREE)
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	7b1b      	ldrb	r3, [r3, #12]
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	d10c      	bne.n	8012c42 <_ux_hcd_stm32_ed_obtain+0x36>
        {

            /* The ED may have been used, so we reset all fields.  */
            _ux_utility_memory_set(ed, 0, sizeof(UX_HCD_STM32_ED));
 8012c28:	2210      	movs	r2, #16
 8012c2a:	2100      	movs	r1, #0
 8012c2c:	68f8      	ldr	r0, [r7, #12]
 8012c2e:	f7ff f8e3 	bl	8011df8 <_ux_utility_memory_set>

            /* This ED is now marked as ALLOCATED.  */
            ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_ALLOCATED;
 8012c32:	68fb      	ldr	r3, [r7, #12]
 8012c34:	2201      	movs	r2, #1
 8012c36:	731a      	strb	r2, [r3, #12]

            /* Reset the channel.  */
            ed -> ux_stm32_ed_channel =  UX_HCD_STM32_NO_CHANNEL_ASSIGNED;
 8012c38:	68fb      	ldr	r3, [r7, #12]
 8012c3a:	22ff      	movs	r2, #255	@ 0xff
 8012c3c:	735a      	strb	r2, [r3, #13]

            /* Return ED pointer.  */
            return(ed);
 8012c3e:	68fb      	ldr	r3, [r7, #12]
 8012c40:	e00c      	b.n	8012c5c <_ux_hcd_stm32_ed_obtain+0x50>
        }

        /* Point to the next ED.  */
        ed++;
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	3310      	adds	r3, #16
 8012c46:	60fb      	str	r3, [r7, #12]
    for (ed_index = 0; ed_index < _ux_system_host -> ux_system_host_max_ed; ed_index++)
 8012c48:	68bb      	ldr	r3, [r7, #8]
 8012c4a:	3301      	adds	r3, #1
 8012c4c:	60bb      	str	r3, [r7, #8]
 8012c4e:	4b05      	ldr	r3, [pc, #20]	@ (8012c64 <_ux_hcd_stm32_ed_obtain+0x58>)
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	699b      	ldr	r3, [r3, #24]
 8012c54:	68ba      	ldr	r2, [r7, #8]
 8012c56:	429a      	cmp	r2, r3
 8012c58:	d3e2      	bcc.n	8012c20 <_ux_hcd_stm32_ed_obtain+0x14>
    }

    /* There is no available ED in the ED list.  */
    return(UX_NULL);
 8012c5a:	2300      	movs	r3, #0
}
 8012c5c:	4618      	mov	r0, r3
 8012c5e:	3710      	adds	r7, #16
 8012c60:	46bd      	mov	sp, r7
 8012c62:	bd80      	pop	{r7, pc}
 8012c64:	20015fc4 	.word	0x20015fc4

08012c68 <_ux_hcd_stm32_endpoint_create>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_create(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 8012c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c6a:	b08d      	sub	sp, #52	@ 0x34
 8012c6c:	af04      	add	r7, sp, #16
 8012c6e:	6078      	str	r0, [r7, #4]
 8012c70:	6039      	str	r1, [r7, #0]
UINT                    device_speed;
UINT                    endpoint_type;


    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 8012c72:	683b      	ldr	r3, [r7, #0]
 8012c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c76:	613b      	str	r3, [r7, #16]

    /* Set device speed.  */
    switch (device -> ux_device_speed)
 8012c78:	693b      	ldr	r3, [r7, #16]
 8012c7a:	691b      	ldr	r3, [r3, #16]
 8012c7c:	2b02      	cmp	r3, #2
 8012c7e:	d006      	beq.n	8012c8e <_ux_hcd_stm32_endpoint_create+0x26>
 8012c80:	2b02      	cmp	r3, #2
 8012c82:	d80d      	bhi.n	8012ca0 <_ux_hcd_stm32_endpoint_create+0x38>
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d008      	beq.n	8012c9a <_ux_hcd_stm32_endpoint_create+0x32>
 8012c88:	2b01      	cmp	r3, #1
 8012c8a:	d003      	beq.n	8012c94 <_ux_hcd_stm32_endpoint_create+0x2c>
 8012c8c:	e008      	b.n	8012ca0 <_ux_hcd_stm32_endpoint_create+0x38>
    {
    case UX_HIGH_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_HIGH;
 8012c8e:	2300      	movs	r3, #0
 8012c90:	61bb      	str	r3, [r7, #24]
        break;
 8012c92:	e007      	b.n	8012ca4 <_ux_hcd_stm32_endpoint_create+0x3c>
    case UX_FULL_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_FULL;
 8012c94:	2301      	movs	r3, #1
 8012c96:	61bb      	str	r3, [r7, #24]
        break;
 8012c98:	e004      	b.n	8012ca4 <_ux_hcd_stm32_endpoint_create+0x3c>
    case UX_LOW_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_LOW;
 8012c9a:	2302      	movs	r3, #2
 8012c9c:	61bb      	str	r3, [r7, #24]
        break;
 8012c9e:	e001      	b.n	8012ca4 <_ux_hcd_stm32_endpoint_create+0x3c>
    default:
        return(UX_ERROR);
 8012ca0:	23ff      	movs	r3, #255	@ 0xff
 8012ca2:	e0e1      	b.n	8012e68 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Set endpoint type.  */
    switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 8012ca4:	683b      	ldr	r3, [r7, #0]
 8012ca6:	699b      	ldr	r3, [r3, #24]
 8012ca8:	f003 0303 	and.w	r3, r3, #3
 8012cac:	2b03      	cmp	r3, #3
 8012cae:	d817      	bhi.n	8012ce0 <_ux_hcd_stm32_endpoint_create+0x78>
 8012cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8012cb8 <_ux_hcd_stm32_endpoint_create+0x50>)
 8012cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012cb6:	bf00      	nop
 8012cb8:	08012cc9 	.word	0x08012cc9
 8012cbc:	08012cdb 	.word	0x08012cdb
 8012cc0:	08012ccf 	.word	0x08012ccf
 8012cc4:	08012cd5 	.word	0x08012cd5
    {
    case UX_CONTROL_ENDPOINT:
        endpoint_type =  EP_TYPE_CTRL;
 8012cc8:	2300      	movs	r3, #0
 8012cca:	617b      	str	r3, [r7, #20]
        break;
 8012ccc:	e00a      	b.n	8012ce4 <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_BULK_ENDPOINT:
        endpoint_type =  EP_TYPE_BULK;
 8012cce:	2302      	movs	r3, #2
 8012cd0:	617b      	str	r3, [r7, #20]
        break;
 8012cd2:	e007      	b.n	8012ce4 <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_INTERRUPT_ENDPOINT:
        endpoint_type =  EP_TYPE_INTR;
 8012cd4:	2303      	movs	r3, #3
 8012cd6:	617b      	str	r3, [r7, #20]
       break;
 8012cd8:	e004      	b.n	8012ce4 <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_ISOCHRONOUS_ENDPOINT:
        endpoint_type =  EP_TYPE_ISOC;
 8012cda:	2301      	movs	r3, #1
 8012cdc:	617b      	str	r3, [r7, #20]
        break;
 8012cde:	e001      	b.n	8012ce4 <_ux_hcd_stm32_endpoint_create+0x7c>
    default:
        return(UX_FUNCTION_NOT_SUPPORTED);
 8012ce0:	2354      	movs	r3, #84	@ 0x54
 8012ce2:	e0c1      	b.n	8012e68 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Obtain a ED for this new endpoint. This ED will live as long as the endpoint is active
       and will be the container for the tds.  */
    ed =  _ux_hcd_stm32_ed_obtain(hcd_stm32);
 8012ce4:	6878      	ldr	r0, [r7, #4]
 8012ce6:	f7ff ff91 	bl	8012c0c <_ux_hcd_stm32_ed_obtain>
 8012cea:	60f8      	str	r0, [r7, #12]
    if (ed == UX_NULL)
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d101      	bne.n	8012cf6 <_ux_hcd_stm32_endpoint_create+0x8e>
        return(UX_NO_ED_AVAILABLE);
 8012cf2:	2314      	movs	r3, #20
 8012cf4:	e0b8      	b.n	8012e68 <_ux_hcd_stm32_endpoint_create+0x200>

    /* And get a channel. */
    for (channel_index = 0; channel_index < hcd_stm32 -> ux_hcd_stm32_nb_channels; channel_index++)
 8012cf6:	2300      	movs	r3, #0
 8012cf8:	61fb      	str	r3, [r7, #28]
 8012cfa:	e014      	b.n	8012d26 <_ux_hcd_stm32_endpoint_create+0xbe>
    {

        /* Check if that Channel is free.  */
        if (hcd_stm32 -> ux_hcd_stm32_channels_ed[channel_index]  == UX_NULL)
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	69fa      	ldr	r2, [r7, #28]
 8012d00:	3202      	adds	r2, #2
 8012d02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d10a      	bne.n	8012d20 <_ux_hcd_stm32_endpoint_create+0xb8>
        {

            /* We have a channel. Save it. */
            hcd_stm32 -> ux_hcd_stm32_channels_ed[channel_index] = ed;
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	69fa      	ldr	r2, [r7, #28]
 8012d0e:	3202      	adds	r2, #2
 8012d10:	68f9      	ldr	r1, [r7, #12]
 8012d12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            /* And in the endpoint too. */
            ed -> ux_stm32_ed_channel = channel_index;
 8012d16:	69fb      	ldr	r3, [r7, #28]
 8012d18:	b2da      	uxtb	r2, r3
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	735a      	strb	r2, [r3, #13]

            /* Done here.  */
            break;
 8012d1e:	e007      	b.n	8012d30 <_ux_hcd_stm32_endpoint_create+0xc8>
    for (channel_index = 0; channel_index < hcd_stm32 -> ux_hcd_stm32_nb_channels; channel_index++)
 8012d20:	69fb      	ldr	r3, [r7, #28]
 8012d22:	3301      	adds	r3, #1
 8012d24:	61fb      	str	r3, [r7, #28]
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d2a:	69fa      	ldr	r2, [r7, #28]
 8012d2c:	429a      	cmp	r2, r3
 8012d2e:	d3e5      	bcc.n	8012cfc <_ux_hcd_stm32_endpoint_create+0x94>

        }
    }

    /* Check for channel assignment.  */
    if (ed -> ux_stm32_ed_channel ==  UX_HCD_STM32_NO_CHANNEL_ASSIGNED)
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	7b5b      	ldrb	r3, [r3, #13]
 8012d34:	2bff      	cmp	r3, #255	@ 0xff
 8012d36:	d104      	bne.n	8012d42 <_ux_hcd_stm32_endpoint_create+0xda>
    {

        /* Free the ED.  */
        ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_FREE;
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	2200      	movs	r2, #0
 8012d3c:	731a      	strb	r2, [r3, #12]

        /* Could not allocate a channel.  */
        return(UX_NO_ED_AVAILABLE);
 8012d3e:	2314      	movs	r3, #20
 8012d40:	e092      	b.n	8012e68 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Check for interrupt and isochronous endpoints.  */
    if ((endpoint_type == EP_TYPE_INTR) || (endpoint_type == EP_TYPE_ISOC))
 8012d42:	697b      	ldr	r3, [r7, #20]
 8012d44:	2b03      	cmp	r3, #3
 8012d46:	d002      	beq.n	8012d4e <_ux_hcd_stm32_endpoint_create+0xe6>
 8012d48:	697b      	ldr	r3, [r7, #20]
 8012d4a:	2b01      	cmp	r3, #1
 8012d4c:	d14d      	bne.n	8012dea <_ux_hcd_stm32_endpoint_create+0x182>
    {

        /* Check endpoint type and device speed.  */
        if (endpoint_type == EP_TYPE_ISOC || device_speed == HCD_DEVICE_SPEED_HIGH)
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	2b01      	cmp	r3, #1
 8012d52:	d002      	beq.n	8012d5a <_ux_hcd_stm32_endpoint_create+0xf2>
 8012d54:	69bb      	ldr	r3, [r7, #24]
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	d10b      	bne.n	8012d72 <_ux_hcd_stm32_endpoint_create+0x10a>
        {

            /* Set the interval mask for high speed or isochronous endpoints.  */
            ed -> ux_stm32_ed_interval_mask =  (UCHAR)(1 << (endpoint -> ux_endpoint_descriptor.bInterval - 1)) - 1;
 8012d5a:	683b      	ldr	r3, [r7, #0]
 8012d5c:	6a1b      	ldr	r3, [r3, #32]
 8012d5e:	3b01      	subs	r3, #1
 8012d60:	2201      	movs	r2, #1
 8012d62:	fa02 f303 	lsl.w	r3, r2, r3
 8012d66:	b2db      	uxtb	r3, r3
 8012d68:	3b01      	subs	r3, #1
 8012d6a:	b2da      	uxtb	r2, r3
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	739a      	strb	r2, [r3, #14]
 8012d70:	e028      	b.n	8012dc4 <_ux_hcd_stm32_endpoint_create+0x15c>
        }
        else
        {

            /* Set the interval mask for other endpoints.  */
            ed -> ux_stm32_ed_interval_mask = endpoint -> ux_endpoint_descriptor.bInterval;
 8012d72:	683b      	ldr	r3, [r7, #0]
 8012d74:	6a1b      	ldr	r3, [r3, #32]
 8012d76:	b2da      	uxtb	r2, r3
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 1;
 8012d7c:	68fb      	ldr	r3, [r7, #12]
 8012d7e:	7b9a      	ldrb	r2, [r3, #14]
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	7b9b      	ldrb	r3, [r3, #14]
 8012d84:	085b      	lsrs	r3, r3, #1
 8012d86:	b2db      	uxtb	r3, r3
 8012d88:	4313      	orrs	r3, r2
 8012d8a:	b2da      	uxtb	r2, r3
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 2;
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	7b9a      	ldrb	r2, [r3, #14]
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	7b9b      	ldrb	r3, [r3, #14]
 8012d98:	089b      	lsrs	r3, r3, #2
 8012d9a:	b2db      	uxtb	r3, r3
 8012d9c:	4313      	orrs	r3, r2
 8012d9e:	b2da      	uxtb	r2, r3
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 4;
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	7b9a      	ldrb	r2, [r3, #14]
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	7b9b      	ldrb	r3, [r3, #14]
 8012dac:	091b      	lsrs	r3, r3, #4
 8012dae:	b2db      	uxtb	r3, r3
 8012db0:	4313      	orrs	r3, r2
 8012db2:	b2da      	uxtb	r2, r3
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask >>= 1;
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	7b9b      	ldrb	r3, [r3, #14]
 8012dbc:	085b      	lsrs	r3, r3, #1
 8012dbe:	b2da      	uxtb	r2, r3
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	739a      	strb	r2, [r3, #14]
        }

        /* Select a transfer time slot with least traffic.  */
        ed -> ux_stm32_ed_interval_position =  (UCHAR)_ux_hcd_stm32_least_traffic_list_get(hcd_stm32);
 8012dc4:	6878      	ldr	r0, [r7, #4]
 8012dc6:	f000 fa1f 	bl	8013208 <_ux_hcd_stm32_least_traffic_list_get>
 8012dca:	4603      	mov	r3, r0
 8012dcc:	b2da      	uxtb	r2, r3
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	73da      	strb	r2, [r3, #15]

        /* Attach the ed to periodic ed list.  */
        ed -> ux_stm32_ed_next_ed = hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	601a      	str	r2, [r3, #0]
        hcd_stm32 -> ux_hcd_stm32_periodic_ed_head = ed;
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	68fa      	ldr	r2, [r7, #12]
 8012dde:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Activate periodic scheduler.  */
        hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active ++;
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012de4:	1c5a      	adds	r2, r3, #1
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Attach the ED to the endpoint container.  */
    endpoint -> ux_endpoint_ed =  (VOID *) ed;
 8012dea:	683b      	ldr	r3, [r7, #0]
 8012dec:	68fa      	ldr	r2, [r7, #12]
 8012dee:	609a      	str	r2, [r3, #8]

    /* Now do the opposite, attach the ED container to the physical ED.  */
    ed -> ux_stm32_ed_endpoint =  endpoint;
 8012df0:	68fb      	ldr	r3, [r7, #12]
 8012df2:	683a      	ldr	r2, [r7, #0]
 8012df4:	605a      	str	r2, [r3, #4]

    /* Call HAL to initialize the host channel.  */
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8012dfa:	69fb      	ldr	r3, [r7, #28]
 8012dfc:	b2dc      	uxtb	r4, r3
                    channel_index,
                    endpoint -> ux_endpoint_descriptor.bEndpointAddress,
 8012dfe:	683b      	ldr	r3, [r7, #0]
 8012e00:	695b      	ldr	r3, [r3, #20]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 8012e02:	b2dd      	uxtb	r5, r3
                    device -> ux_device_address,
 8012e04:	693b      	ldr	r3, [r7, #16]
 8012e06:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 8012e08:	b2de      	uxtb	r6, r3
 8012e0a:	69bb      	ldr	r3, [r7, #24]
 8012e0c:	b2db      	uxtb	r3, r3
 8012e0e:	697a      	ldr	r2, [r7, #20]
 8012e10:	b2d2      	uxtb	r2, r2
                    device_speed,
                    endpoint_type,
                    endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 8012e12:	6839      	ldr	r1, [r7, #0]
 8012e14:	69c9      	ldr	r1, [r1, #28]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 8012e16:	b289      	uxth	r1, r1
 8012e18:	9102      	str	r1, [sp, #8]
 8012e1a:	9201      	str	r2, [sp, #4]
 8012e1c:	9300      	str	r3, [sp, #0]
 8012e1e:	4633      	mov	r3, r6
 8012e20:	462a      	mov	r2, r5
 8012e22:	4621      	mov	r1, r4
 8012e24:	f7f0 f8cf 	bl	8002fc6 <HAL_HCD_HC_Init>

    /* Reset toggles.  */
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_in = 0;
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	7b5b      	ldrb	r3, [r3, #13]
 8012e30:	4619      	mov	r1, r3
 8012e32:	460b      	mov	r3, r1
 8012e34:	011b      	lsls	r3, r3, #4
 8012e36:	1a5b      	subs	r3, r3, r1
 8012e38:	009b      	lsls	r3, r3, #2
 8012e3a:	4413      	add	r3, r2
 8012e3c:	333c      	adds	r3, #60	@ 0x3c
 8012e3e:	2200      	movs	r2, #0
 8012e40:	701a      	strb	r2, [r3, #0]
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_out = 0;
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012e46:	68fb      	ldr	r3, [r7, #12]
 8012e48:	7b5b      	ldrb	r3, [r3, #13]
 8012e4a:	4619      	mov	r1, r3
 8012e4c:	460b      	mov	r3, r1
 8012e4e:	011b      	lsls	r3, r3, #4
 8012e50:	1a5b      	subs	r3, r3, r1
 8012e52:	009b      	lsls	r3, r3, #2
 8012e54:	4413      	add	r3, r2
 8012e56:	333d      	adds	r3, #61	@ 0x3d
 8012e58:	2200      	movs	r2, #0
 8012e5a:	701a      	strb	r2, [r3, #0]

    /* We need to take into account the nature of the HCD to define the max size
       of any transfer in the transfer request.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_maximum_length =  UX_HCD_STM32_MAX_PACKET_COUNT *
                                                                                   endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8012e5c:	683b      	ldr	r3, [r7, #0]
 8012e5e:	69db      	ldr	r3, [r3, #28]
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_maximum_length =  UX_HCD_STM32_MAX_PACKET_COUNT *
 8012e60:	021a      	lsls	r2, r3, #8
 8012e62:	683b      	ldr	r3, [r7, #0]
 8012e64:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8012e66:	2300      	movs	r3, #0
}
 8012e68:	4618      	mov	r0, r3
 8012e6a:	3724      	adds	r7, #36	@ 0x24
 8012e6c:	46bd      	mov	sp, r7
 8012e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012e70 <_ux_hcd_stm32_endpoint_destroy>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_destroy(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 8012e70:	b580      	push	{r7, lr}
 8012e72:	b086      	sub	sp, #24
 8012e74:	af00      	add	r7, sp, #0
 8012e76:	6078      	str	r0, [r7, #4]
 8012e78:	6039      	str	r1, [r7, #0]
UX_HCD_STM32_ED       *ed;
UX_HCD_STM32_ED       *next_ed;
UINT                   endpoint_type;

    /* From the endpoint container fetch the STM32 ED descriptor.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 8012e7a:	683b      	ldr	r3, [r7, #0]
 8012e7c:	689b      	ldr	r3, [r3, #8]
 8012e7e:	613b      	str	r3, [r7, #16]

    /* Check if this physical endpoint has been initialized properly!  */
    if (ed == UX_NULL)
 8012e80:	693b      	ldr	r3, [r7, #16]
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d106      	bne.n	8012e94 <_ux_hcd_stm32_endpoint_destroy+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_ENDPOINT_HANDLE_UNKNOWN);
 8012e86:	2253      	movs	r2, #83	@ 0x53
 8012e88:	2101      	movs	r1, #1
 8012e8a:	2002      	movs	r0, #2
 8012e8c:	f7fe fc34 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 8012e90:	2353      	movs	r3, #83	@ 0x53
 8012e92:	e03e      	b.n	8012f12 <_ux_hcd_stm32_endpoint_destroy+0xa2>

    }


    /* Wait for the controller to finish the current frame processing.  */
    _ux_utility_delay_ms(1);
 8012e94:	2001      	movs	r0, #1
 8012e96:	f7fe fd03 	bl	80118a0 <_ux_utility_delay_ms>

    /* We need to free the channel.  */
    hcd_stm32 -> ux_hcd_stm32_channels_ed[ed -> ux_stm32_ed_channel] =  UX_NULL;
 8012e9a:	693b      	ldr	r3, [r7, #16]
 8012e9c:	7b5b      	ldrb	r3, [r3, #13]
 8012e9e:	461a      	mov	r2, r3
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	3202      	adds	r2, #2
 8012ea4:	2100      	movs	r1, #0
 8012ea6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Get endpoint type.  */
    endpoint_type = (endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE;
 8012eaa:	683b      	ldr	r3, [r7, #0]
 8012eac:	699b      	ldr	r3, [r3, #24]
 8012eae:	f003 0303 	and.w	r3, r3, #3
 8012eb2:	60fb      	str	r3, [r7, #12]

    /* Check for periodic endpoints.  */
    if ((endpoint_type == UX_INTERRUPT_ENDPOINT) || (endpoint_type == UX_ISOCHRONOUS_ENDPOINT))
 8012eb4:	68fb      	ldr	r3, [r7, #12]
 8012eb6:	2b03      	cmp	r3, #3
 8012eb8:	d002      	beq.n	8012ec0 <_ux_hcd_stm32_endpoint_destroy+0x50>
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	2b01      	cmp	r3, #1
 8012ebe:	d124      	bne.n	8012f0a <_ux_hcd_stm32_endpoint_destroy+0x9a>
    {

        /* Remove the ED from periodic ED list.  */
        if (hcd_stm32 -> ux_hcd_stm32_periodic_ed_head == ed)
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012ec4:	693a      	ldr	r2, [r7, #16]
 8012ec6:	429a      	cmp	r2, r3
 8012ec8:	d103      	bne.n	8012ed2 <_ux_hcd_stm32_endpoint_destroy+0x62>
        {

            /* The only one in the list, just set the pointer to null.  */
            hcd_stm32 -> ux_hcd_stm32_periodic_ed_head = UX_NULL;
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	2200      	movs	r2, #0
 8012ece:	64da      	str	r2, [r3, #76]	@ 0x4c
 8012ed0:	e016      	b.n	8012f00 <_ux_hcd_stm32_endpoint_destroy+0x90>
        }
        else
        {

            /* Get the first ED in the list.  */
            next_ed = hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012ed6:	617b      	str	r3, [r7, #20]

            /* Search for the ED in the list.  */
            while( (next_ed != UX_NULL) && (next_ed -> ux_stm32_ed_next_ed != ed) )
 8012ed8:	e002      	b.n	8012ee0 <_ux_hcd_stm32_endpoint_destroy+0x70>
            {

                /* Move to next ED.  */
                next_ed = next_ed -> ux_stm32_ed_next_ed;
 8012eda:	697b      	ldr	r3, [r7, #20]
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	617b      	str	r3, [r7, #20]
            while( (next_ed != UX_NULL) && (next_ed -> ux_stm32_ed_next_ed != ed) )
 8012ee0:	697b      	ldr	r3, [r7, #20]
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d004      	beq.n	8012ef0 <_ux_hcd_stm32_endpoint_destroy+0x80>
 8012ee6:	697b      	ldr	r3, [r7, #20]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	693a      	ldr	r2, [r7, #16]
 8012eec:	429a      	cmp	r2, r3
 8012eee:	d1f4      	bne.n	8012eda <_ux_hcd_stm32_endpoint_destroy+0x6a>
            }

            /* Check if we found the ED.  */
            if (next_ed)
 8012ef0:	697b      	ldr	r3, [r7, #20]
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d004      	beq.n	8012f00 <_ux_hcd_stm32_endpoint_destroy+0x90>
            {

                /* Remove the ED from list.  */
                next_ed -> ux_stm32_ed_next_ed = next_ed -> ux_stm32_ed_next_ed -> ux_stm32_ed_next_ed;
 8012ef6:	697b      	ldr	r3, [r7, #20]
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	681a      	ldr	r2, [r3, #0]
 8012efc:	697b      	ldr	r3, [r7, #20]
 8012efe:	601a      	str	r2, [r3, #0]
            }
        }

        /* Decrease the periodic active count.  */
        hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active --;
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012f04:	1e5a      	subs	r2, r3, #1
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Now we can safely make the ED free.  */
    ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_FREE;
 8012f0a:	693b      	ldr	r3, [r7, #16]
 8012f0c:	2200      	movs	r2, #0
 8012f0e:	731a      	strb	r2, [r3, #12]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8012f10:	2300      	movs	r3, #0
}
 8012f12:	4618      	mov	r0, r3
 8012f14:	3718      	adds	r7, #24
 8012f16:	46bd      	mov	sp, r7
 8012f18:	bd80      	pop	{r7, pc}

08012f1a <_ux_hcd_stm32_endpoint_reset>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_reset(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 8012f1a:	b480      	push	{r7}
 8012f1c:	b085      	sub	sp, #20
 8012f1e:	af00      	add	r7, sp, #0
 8012f20:	6078      	str	r0, [r7, #4]
 8012f22:	6039      	str	r1, [r7, #0]

UX_HCD_STM32_ED       *ed;


    /* From the endpoint container fetch the STM32 ED descriptor.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 8012f24:	683b      	ldr	r3, [r7, #0]
 8012f26:	689b      	ldr	r3, [r3, #8]
 8012f28:	60fb      	str	r3, [r7, #12]

    /* Reset the data0/data1 toggle bit.  */
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_in = 0;
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012f2e:	68fb      	ldr	r3, [r7, #12]
 8012f30:	7b5b      	ldrb	r3, [r3, #13]
 8012f32:	4619      	mov	r1, r3
 8012f34:	460b      	mov	r3, r1
 8012f36:	011b      	lsls	r3, r3, #4
 8012f38:	1a5b      	subs	r3, r3, r1
 8012f3a:	009b      	lsls	r3, r3, #2
 8012f3c:	4413      	add	r3, r2
 8012f3e:	333c      	adds	r3, #60	@ 0x3c
 8012f40:	2200      	movs	r2, #0
 8012f42:	701a      	strb	r2, [r3, #0]
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_out = 0;
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	7b5b      	ldrb	r3, [r3, #13]
 8012f4c:	4619      	mov	r1, r3
 8012f4e:	460b      	mov	r3, r1
 8012f50:	011b      	lsls	r3, r3, #4
 8012f52:	1a5b      	subs	r3, r3, r1
 8012f54:	009b      	lsls	r3, r3, #2
 8012f56:	4413      	add	r3, r2
 8012f58:	333d      	adds	r3, #61	@ 0x3d
 8012f5a:	2200      	movs	r2, #0
 8012f5c:	701a      	strb	r2, [r3, #0]

    /* This operation never fails.  */
    return(UX_SUCCESS);
 8012f5e:	2300      	movs	r3, #0
}
 8012f60:	4618      	mov	r0, r3
 8012f62:	3714      	adds	r7, #20
 8012f64:	46bd      	mov	sp, r7
 8012f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f6a:	4770      	bx	lr

08012f6c <_ux_hcd_stm32_entry>:
/*  xx-xx-xxxx     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.x    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_entry(UX_HCD *hcd, UINT function, VOID *parameter)
{
 8012f6c:	b580      	push	{r7, lr}
 8012f6e:	b088      	sub	sp, #32
 8012f70:	af00      	add	r7, sp, #0
 8012f72:	60f8      	str	r0, [r7, #12]
 8012f74:	60b9      	str	r1, [r7, #8]
 8012f76:	607a      	str	r2, [r7, #4]
UX_HCD_STM32       *hcd_stm32;
UX_INT_SAVE_AREA


    /* Check the status of the controller.  */
    if (hcd -> ux_hcd_status == UX_UNUSED)
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	d106      	bne.n	8012f8e <_ux_hcd_stm32_entry+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_CONTROLLER_UNKNOWN);
 8012f80:	2255      	movs	r2, #85	@ 0x55
 8012f82:	2101      	movs	r1, #1
 8012f84:	2002      	movs	r0, #2
 8012f86:	f7fe fbb7 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 8012f8a:	2355      	movs	r3, #85	@ 0x55
 8012f8c:	e0b9      	b.n	8013102 <_ux_hcd_stm32_entry+0x196>
    }

    /* Get the pointer to the STM32 HCD.  */
    hcd_stm32 =  (UX_HCD_STM32 *) hcd -> ux_hcd_controller_hardware;
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012f92:	61bb      	str	r3, [r7, #24]

    /* look at the function and route it.  */
    switch(function)
 8012f94:	68bb      	ldr	r3, [r7, #8]
 8012f96:	3b01      	subs	r3, #1
 8012f98:	2b11      	cmp	r3, #17
 8012f9a:	f200 80a9 	bhi.w	80130f0 <_ux_hcd_stm32_entry+0x184>
 8012f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8012fa4 <_ux_hcd_stm32_entry+0x38>)
 8012fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012fa4:	08012fed 	.word	0x08012fed
 8012fa8:	08012ff7 	.word	0x08012ff7
 8012fac:	08013005 	.word	0x08013005
 8012fb0:	08013013 	.word	0x08013013
 8012fb4:	08013021 	.word	0x08013021
 8012fb8:	0801302f 	.word	0x0801302f
 8012fbc:	0801303d 	.word	0x0801303d
 8012fc0:	0801304b 	.word	0x0801304b
 8012fc4:	08013059 	.word	0x08013059
 8012fc8:	08013067 	.word	0x08013067
 8012fcc:	080130f1 	.word	0x080130f1
 8012fd0:	08013073 	.word	0x08013073
 8012fd4:	0801307f 	.word	0x0801307f
 8012fd8:	0801308b 	.word	0x0801308b
 8012fdc:	08013097 	.word	0x08013097
 8012fe0:	080130a3 	.word	0x080130a3
 8012fe4:	080130af 	.word	0x080130af
 8012fe8:	080130d5 	.word	0x080130d5
    {

    case UX_HCD_DISABLE_CONTROLLER:

        status =  _ux_hcd_stm32_controller_disable(hcd_stm32);
 8012fec:	69b8      	ldr	r0, [r7, #24]
 8012fee:	f7ff fdfb 	bl	8012be8 <_ux_hcd_stm32_controller_disable>
 8012ff2:	61f8      	str	r0, [r7, #28]
        break;
 8012ff4:	e084      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_GET_PORT_STATUS:

        status =  _ux_hcd_stm32_port_status_get(hcd_stm32, (ULONG) parameter);
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	4619      	mov	r1, r3
 8012ffa:	69b8      	ldr	r0, [r7, #24]
 8012ffc:	f000 f9d8 	bl	80133b0 <_ux_hcd_stm32_port_status_get>
 8013000:	61f8      	str	r0, [r7, #28]
        break;
 8013002:	e07d      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_ENABLE_PORT:

        status =  _ux_hcd_stm32_port_enable(hcd_stm32, (ULONG) parameter);
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	4619      	mov	r1, r3
 8013008:	69b8      	ldr	r0, [r7, #24]
 801300a:	f000 f993 	bl	8013334 <_ux_hcd_stm32_port_enable>
 801300e:	61f8      	str	r0, [r7, #28]
        break;
 8013010:	e076      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_DISABLE_PORT:

        status =  _ux_hcd_stm32_port_disable(hcd_stm32, (ULONG) parameter);
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	4619      	mov	r1, r3
 8013016:	69b8      	ldr	r0, [r7, #24]
 8013018:	f000 f980 	bl	801331c <_ux_hcd_stm32_port_disable>
 801301c:	61f8      	str	r0, [r7, #28]
        break;
 801301e:	e06f      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_POWER_ON_PORT:

        status =  _ux_hcd_stm32_power_on_port(hcd_stm32, (ULONG) parameter);
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	4619      	mov	r1, r3
 8013024:	69b8      	ldr	r0, [r7, #24]
 8013026:	f000 fa1a 	bl	801345e <_ux_hcd_stm32_power_on_port>
 801302a:	61f8      	str	r0, [r7, #28]
        break;
 801302c:	e068      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_POWER_DOWN_PORT:

        status =  _ux_hcd_stm32_power_down_port(hcd_stm32, (ULONG) parameter);
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	4619      	mov	r1, r3
 8013032:	69b8      	ldr	r0, [r7, #24]
 8013034:	f000 fa07 	bl	8013446 <_ux_hcd_stm32_power_down_port>
 8013038:	61f8      	str	r0, [r7, #28]
        break;
 801303a:	e061      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_SUSPEND_PORT:

        status =  _ux_hcd_stm32_port_suspend(hcd_stm32, (ULONG) parameter);
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	4619      	mov	r1, r3
 8013040:	69b8      	ldr	r0, [r7, #24]
 8013042:	f000 f9f4 	bl	801342e <_ux_hcd_stm32_port_suspend>
 8013046:	61f8      	str	r0, [r7, #28]
        break;
 8013048:	e05a      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_RESUME_PORT:

        status =  _ux_hcd_stm32_port_resume(hcd_stm32, (UINT) parameter);
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	4619      	mov	r1, r3
 801304e:	69b8      	ldr	r0, [r7, #24]
 8013050:	f000 f9a2 	bl	8013398 <_ux_hcd_stm32_port_resume>
 8013054:	61f8      	str	r0, [r7, #28]
        break;
 8013056:	e053      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_RESET_PORT:

        status =  _ux_hcd_stm32_port_reset(hcd_stm32, (ULONG) parameter);
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	4619      	mov	r1, r3
 801305c:	69b8      	ldr	r0, [r7, #24]
 801305e:	f000 f975 	bl	801334c <_ux_hcd_stm32_port_reset>
 8013062:	61f8      	str	r0, [r7, #28]
        break;
 8013064:	e04c      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_GET_FRAME_NUMBER:

        status =  _ux_hcd_stm32_frame_number_get(hcd_stm32, (ULONG *) parameter);
 8013066:	6879      	ldr	r1, [r7, #4]
 8013068:	69b8      	ldr	r0, [r7, #24]
 801306a:	f000 f84f 	bl	801310c <_ux_hcd_stm32_frame_number_get>
 801306e:	61f8      	str	r0, [r7, #28]
        break;
 8013070:	e046      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_TRANSFER_REQUEST:

        status =  _ux_hcd_stm32_request_transfer(hcd_stm32, (UX_TRANSFER *) parameter);
 8013072:	6879      	ldr	r1, [r7, #4]
 8013074:	69b8      	ldr	r0, [r7, #24]
 8013076:	f000 fc35 	bl	80138e4 <_ux_hcd_stm32_request_transfer>
 801307a:	61f8      	str	r0, [r7, #28]
        break;
 801307c:	e040      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_TRANSFER_ABORT:

        status =  _ux_hcd_stm32_transfer_abort(hcd_stm32, (UX_TRANSFER *) parameter);
 801307e:	6879      	ldr	r1, [r7, #4]
 8013080:	69b8      	ldr	r0, [r7, #24]
 8013082:	f000 fc6d 	bl	8013960 <_ux_hcd_stm32_transfer_abort>
 8013086:	61f8      	str	r0, [r7, #28]
        break;
 8013088:	e03a      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_CREATE_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_create(hcd_stm32, (UX_ENDPOINT*) parameter);
 801308a:	6879      	ldr	r1, [r7, #4]
 801308c:	69b8      	ldr	r0, [r7, #24]
 801308e:	f7ff fdeb 	bl	8012c68 <_ux_hcd_stm32_endpoint_create>
 8013092:	61f8      	str	r0, [r7, #28]
        break;
 8013094:	e034      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_DESTROY_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_destroy(hcd_stm32, (UX_ENDPOINT*) parameter);
 8013096:	6879      	ldr	r1, [r7, #4]
 8013098:	69b8      	ldr	r0, [r7, #24]
 801309a:	f7ff fee9 	bl	8012e70 <_ux_hcd_stm32_endpoint_destroy>
 801309e:	61f8      	str	r0, [r7, #28]
        break;
 80130a0:	e02e      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_RESET_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_reset(hcd_stm32, (UX_ENDPOINT*) parameter);
 80130a2:	6879      	ldr	r1, [r7, #4]
 80130a4:	69b8      	ldr	r0, [r7, #24]
 80130a6:	f7ff ff38 	bl	8012f1a <_ux_hcd_stm32_endpoint_reset>
 80130aa:	61f8      	str	r0, [r7, #28]
        break;
 80130ac:	e028      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_PROCESS_DONE_QUEUE:

        /* Process periodic queue.  */
        _ux_hcd_stm32_periodic_schedule(hcd_stm32);
 80130ae:	69b8      	ldr	r0, [r7, #24]
 80130b0:	f000 f8e6 	bl	8013280 <_ux_hcd_stm32_periodic_schedule>

        /* Reset the SOF flag.  */
        UX_DISABLE_INTS
 80130b4:	2001      	movs	r0, #1
 80130b6:	f7ed f8eb 	bl	8000290 <_tx_thread_interrupt_control>
 80130ba:	6178      	str	r0, [r7, #20]
        hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 80130bc:	69bb      	ldr	r3, [r7, #24]
 80130be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80130c0:	f023 0204 	bic.w	r2, r3, #4
 80130c4:	69bb      	ldr	r3, [r7, #24]
 80130c6:	645a      	str	r2, [r3, #68]	@ 0x44
        UX_RESTORE_INTS
 80130c8:	6978      	ldr	r0, [r7, #20]
 80130ca:	f7ed f8e1 	bl	8000290 <_tx_thread_interrupt_control>

        status =  UX_SUCCESS;
 80130ce:	2300      	movs	r3, #0
 80130d0:	61fb      	str	r3, [r7, #28]
        break;
 80130d2:	e015      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_UNINITIALIZE:

        /* free HCD resources */
        if (hcd_stm32 != UX_NULL)
 80130d4:	69bb      	ldr	r3, [r7, #24]
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	d007      	beq.n	80130ea <_ux_hcd_stm32_entry+0x17e>
        {
          _ux_utility_memory_free(hcd_stm32 -> ux_hcd_stm32_ed_list);
 80130da:	69bb      	ldr	r3, [r7, #24]
 80130dc:	685b      	ldr	r3, [r3, #4]
 80130de:	4618      	mov	r0, r3
 80130e0:	f7fe fdac 	bl	8011c3c <_ux_utility_memory_free>
          _ux_utility_memory_free(hcd_stm32);
 80130e4:	69b8      	ldr	r0, [r7, #24]
 80130e6:	f7fe fda9 	bl	8011c3c <_ux_utility_memory_free>
        }

        status =  UX_SUCCESS;
 80130ea:	2300      	movs	r3, #0
 80130ec:	61fb      	str	r3, [r7, #28]
        break;
 80130ee:	e007      	b.n	8013100 <_ux_hcd_stm32_entry+0x194>

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_FUNCTION_NOT_SUPPORTED);
 80130f0:	2254      	movs	r2, #84	@ 0x54
 80130f2:	2101      	movs	r1, #1
 80130f4:	2002      	movs	r0, #2
 80130f6:	f7fe faff 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Unknown request, return an error.  */
        status =  UX_FUNCTION_NOT_SUPPORTED;
 80130fa:	2354      	movs	r3, #84	@ 0x54
 80130fc:	61fb      	str	r3, [r7, #28]
        break;
 80130fe:	bf00      	nop

    }

    /* Return completion status.  */
    return(status);
 8013100:	69fb      	ldr	r3, [r7, #28]
}
 8013102:	4618      	mov	r0, r3
 8013104:	3720      	adds	r7, #32
 8013106:	46bd      	mov	sp, r7
 8013108:	bd80      	pop	{r7, pc}
 801310a:	bf00      	nop

0801310c <_ux_hcd_stm32_frame_number_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_frame_number_get(UX_HCD_STM32 *hcd_stm32, ULONG *frame_number)
{
 801310c:	b580      	push	{r7, lr}
 801310e:	b082      	sub	sp, #8
 8013110:	af00      	add	r7, sp, #0
 8013112:	6078      	str	r0, [r7, #4]
 8013114:	6039      	str	r1, [r7, #0]

    /* Call HAL to get the frame number.  */
    *frame_number = (ULONG)HAL_HCD_GetCurrentFrame(hcd_stm32 -> hcd_handle);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801311a:	4618      	mov	r0, r3
 801311c:	f7f0 fb36 	bl	800378c <HAL_HCD_GetCurrentFrame>
 8013120:	4602      	mov	r2, r0
 8013122:	683b      	ldr	r3, [r7, #0]
 8013124:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS);
 8013126:	2300      	movs	r3, #0
}
 8013128:	4618      	mov	r0, r3
 801312a:	3708      	adds	r7, #8
 801312c:	46bd      	mov	sp, r7
 801312e:	bd80      	pop	{r7, pc}

08013130 <_ux_hcd_stm32_initialize>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_initialize(UX_HCD *hcd)
{
 8013130:	b580      	push	{r7, lr}
 8013132:	b084      	sub	sp, #16
 8013134:	af00      	add	r7, sp, #0
 8013136:	6078      	str	r0, [r7, #4]

UX_HCD_STM32          *hcd_stm32;


    /* The controller initialized here is of STM32 type.  */
    hcd -> ux_hcd_controller_type =  UX_HCD_STM32_CONTROLLER;
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	2206      	movs	r2, #6
 801313c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the max bandwidth for periodic endpoints. On STM32, the spec says
       no more than 90% to be allocated for periodic.  */
#if UX_MAX_DEVICES > 1
    hcd -> ux_hcd_available_bandwidth =  UX_HCD_STM32_AVAILABLE_BANDWIDTH;
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	f241 7270 	movw	r2, #6000	@ 0x1770
 8013144:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#endif

    /* Allocate memory for this STM32 HCD instance.  */
    hcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD_STM32));
 8013148:	2250      	movs	r2, #80	@ 0x50
 801314a:	2100      	movs	r1, #0
 801314c:	2000      	movs	r0, #0
 801314e:	f7fe fc2f 	bl	80119b0 <_ux_utility_memory_allocate>
 8013152:	60f8      	str	r0, [r7, #12]
    if (hcd_stm32 == UX_NULL)
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d101      	bne.n	801315e <_ux_hcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 801315a:	2312      	movs	r3, #18
 801315c:	e04c      	b.n	80131f8 <_ux_hcd_stm32_initialize+0xc8>

    /* Set the pointer to the STM32 HCD.  */
    hcd -> ux_hcd_controller_hardware =  (VOID *) hcd_stm32;
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	68fa      	ldr	r2, [r7, #12]
 8013162:	675a      	str	r2, [r3, #116]	@ 0x74

    /* Set the generic HCD owner for the STM32 HCD.  */
    hcd_stm32 -> ux_hcd_stm32_hcd_owner =  hcd;
 8013164:	68fb      	ldr	r3, [r7, #12]
 8013166:	687a      	ldr	r2, [r7, #4]
 8013168:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this HCD.  */
    hcd -> ux_hcd_entry_function =  _ux_hcd_stm32_entry;
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	4a24      	ldr	r2, [pc, #144]	@ (8013200 <_ux_hcd_stm32_initialize+0xd0>)
 801316e:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Set the state of the controller to HALTED first.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_HALTED;
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	2201      	movs	r2, #1
 8013174:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Initialize the number of channels.  */
    hcd_stm32 -> ux_hcd_stm32_nb_channels =  UX_HCD_STM32_MAX_NB_CHANNELS;
 8013176:	68fb      	ldr	r3, [r7, #12]
 8013178:	220c      	movs	r2, #12
 801317a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Check if the parameter is null.  */
    if (hcd -> ux_hcd_irq == 0)
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013180:	2b00      	cmp	r3, #0
 8013182:	d104      	bne.n	801318e <_ux_hcd_stm32_initialize+0x5e>
    {
        _ux_utility_memory_free(hcd_stm32);
 8013184:	68f8      	ldr	r0, [r7, #12]
 8013186:	f7fe fd59 	bl	8011c3c <_ux_utility_memory_free>
        return(UX_ERROR);
 801318a:	23ff      	movs	r3, #255	@ 0xff
 801318c:	e034      	b.n	80131f8 <_ux_hcd_stm32_initialize+0xc8>
    }

    /* Get HCD handle from parameter.  */
    hcd_stm32 -> hcd_handle = (HCD_HandleTypeDef*)hcd -> ux_hcd_irq;
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013192:	461a      	mov	r2, r3
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	649a      	str	r2, [r3, #72]	@ 0x48
    hcd_stm32 -> hcd_handle -> pData = hcd;
 8013198:	68fb      	ldr	r3, [r7, #12]
 801319a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801319c:	687a      	ldr	r2, [r7, #4]
 801319e:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

    /* Allocate the list of eds.   */
    hcd_stm32 -> ux_hcd_stm32_ed_list =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD_STM32_ED) *_ux_system_host -> ux_system_host_max_ed);
 80131a2:	4b18      	ldr	r3, [pc, #96]	@ (8013204 <_ux_hcd_stm32_initialize+0xd4>)
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	699b      	ldr	r3, [r3, #24]
 80131a8:	011b      	lsls	r3, r3, #4
 80131aa:	461a      	mov	r2, r3
 80131ac:	2100      	movs	r1, #0
 80131ae:	2000      	movs	r0, #0
 80131b0:	f7fe fbfe 	bl	80119b0 <_ux_utility_memory_allocate>
 80131b4:	4602      	mov	r2, r0
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	605a      	str	r2, [r3, #4]
    if (hcd_stm32 -> ux_hcd_stm32_ed_list == UX_NULL)
 80131ba:	68fb      	ldr	r3, [r7, #12]
 80131bc:	685b      	ldr	r3, [r3, #4]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d104      	bne.n	80131cc <_ux_hcd_stm32_initialize+0x9c>
    {
        _ux_utility_memory_free(hcd_stm32);
 80131c2:	68f8      	ldr	r0, [r7, #12]
 80131c4:	f7fe fd3a 	bl	8011c3c <_ux_utility_memory_free>
        return(UX_MEMORY_INSUFFICIENT);
 80131c8:	2312      	movs	r3, #18
 80131ca:	e015      	b.n	80131f8 <_ux_hcd_stm32_initialize+0xc8>
    }

    /* Since we know this is a high-speed controller, we can hardwire the version.  */
#if UX_MAX_DEVICES > 1
    hcd -> ux_hcd_version =  0x200;
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80131d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#endif

    /* The number of ports on the controller is fixed to 1. The number of ports needs to be reflected both
       for the generic HCD container and the local stm32 container.  */
    hcd -> ux_hcd_nb_root_hubs             =  UX_HCD_STM32_NB_ROOT_PORTS;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	2201      	movs	r2, #1
 80131da:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* The root port must now be powered to pick up device insertion.  */
    _ux_hcd_stm32_power_on_port(hcd_stm32, 0);
 80131dc:	2100      	movs	r1, #0
 80131de:	68f8      	ldr	r0, [r7, #12]
 80131e0:	f000 f93d 	bl	801345e <_ux_hcd_stm32_power_on_port>

    /* The asynchronous queues are empty for now.  */
    hcd_stm32 -> ux_hcd_stm32_queue_empty =  UX_TRUE;
 80131e4:	68fb      	ldr	r3, [r7, #12]
 80131e6:	2201      	movs	r2, #1
 80131e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* The periodic scheduler is not active.  */
    hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active =  0;
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	2200      	movs	r2, #0
 80131ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the host controller into the operational state.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_OPERATIONAL;
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	2202      	movs	r2, #2
 80131f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Return successful completion.  */
    return(UX_SUCCESS);
 80131f6:	2300      	movs	r3, #0
}
 80131f8:	4618      	mov	r0, r3
 80131fa:	3710      	adds	r7, #16
 80131fc:	46bd      	mov	sp, r7
 80131fe:	bd80      	pop	{r7, pc}
 8013200:	08012f6d 	.word	0x08012f6d
 8013204:	20015fc4 	.word	0x20015fc4

08013208 <_ux_hcd_stm32_least_traffic_list_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_least_traffic_list_get(UX_HCD_STM32 *hcd_stm32)
{
 8013208:	b480      	push	{r7}
 801320a:	b089      	sub	sp, #36	@ 0x24
 801320c:	af00      	add	r7, sp, #0
 801320e:	6078      	str	r0, [r7, #4]
ULONG               bandwidth_used;
UINT                min_bandwidth_slot;


    /* Set the min bandwidth used to a arbitrary maximum value.  */
    min_bandwidth_used =  0xffffffff;
 8013210:	f04f 33ff 	mov.w	r3, #4294967295
 8013214:	617b      	str	r3, [r7, #20]

    /* The first ED is the list candidate for now.  */
    min_bandwidth_slot =  0;
 8013216:	2300      	movs	r3, #0
 8013218:	60fb      	str	r3, [r7, #12]

    /* All list will be scanned.  */
    for (list_index = 0; list_index < 32; list_index++)
 801321a:	2300      	movs	r3, #0
 801321c:	61bb      	str	r3, [r7, #24]
 801321e:	e025      	b.n	801326c <_ux_hcd_stm32_least_traffic_list_get+0x64>
    {

        /* Reset the bandwidth for this list.  */
        bandwidth_used =  0;
 8013220:	2300      	movs	r3, #0
 8013222:	613b      	str	r3, [r7, #16]

        /* Get the ED of the beginning of the list we parse now.  */
        ed =  hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013228:	61fb      	str	r3, [r7, #28]

        /* Parse the eds in the list.  */
        while (ed != UX_NULL)
 801322a:	e011      	b.n	8013250 <_ux_hcd_stm32_least_traffic_list_get+0x48>
        {

            if ((list_index & ed -> ux_stm32_ed_interval_mask) == ed -> ux_stm32_ed_interval_position)
 801322c:	69fb      	ldr	r3, [r7, #28]
 801322e:	7b9b      	ldrb	r3, [r3, #14]
 8013230:	461a      	mov	r2, r3
 8013232:	69bb      	ldr	r3, [r7, #24]
 8013234:	4013      	ands	r3, r2
 8013236:	69fa      	ldr	r2, [r7, #28]
 8013238:	7bd2      	ldrb	r2, [r2, #15]
 801323a:	4293      	cmp	r3, r2
 801323c:	d105      	bne.n	801324a <_ux_hcd_stm32_least_traffic_list_get+0x42>
            {

                /* Add to the bandwidth used the max packet size pointed by this ED.  */
                bandwidth_used +=  (ULONG) ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 801323e:	69fb      	ldr	r3, [r7, #28]
 8013240:	685b      	ldr	r3, [r3, #4]
 8013242:	69db      	ldr	r3, [r3, #28]
 8013244:	693a      	ldr	r2, [r7, #16]
 8013246:	4413      	add	r3, r2
 8013248:	613b      	str	r3, [r7, #16]
            }

            /* Move to next ED.  */
            ed =  ed -> ux_stm32_ed_next_ed;
 801324a:	69fb      	ldr	r3, [r7, #28]
 801324c:	681b      	ldr	r3, [r3, #0]
 801324e:	61fb      	str	r3, [r7, #28]
        while (ed != UX_NULL)
 8013250:	69fb      	ldr	r3, [r7, #28]
 8013252:	2b00      	cmp	r3, #0
 8013254:	d1ea      	bne.n	801322c <_ux_hcd_stm32_least_traffic_list_get+0x24>
        }

        /* We have processed a list, check the bandwidth used by this list.
           If this bandwidth is the minimum, we memorize the ED.  */
        if (bandwidth_used < min_bandwidth_used)
 8013256:	693a      	ldr	r2, [r7, #16]
 8013258:	697b      	ldr	r3, [r7, #20]
 801325a:	429a      	cmp	r2, r3
 801325c:	d203      	bcs.n	8013266 <_ux_hcd_stm32_least_traffic_list_get+0x5e>
        {

            /* We have found a better list with a lower used bandwidth, memorize the bandwidth
               for this list.  */
            min_bandwidth_used =  bandwidth_used;
 801325e:	693b      	ldr	r3, [r7, #16]
 8013260:	617b      	str	r3, [r7, #20]

            /* Memorize the begin ED for this list.  */
            min_bandwidth_slot =  list_index;
 8013262:	69bb      	ldr	r3, [r7, #24]
 8013264:	60fb      	str	r3, [r7, #12]
    for (list_index = 0; list_index < 32; list_index++)
 8013266:	69bb      	ldr	r3, [r7, #24]
 8013268:	3301      	adds	r3, #1
 801326a:	61bb      	str	r3, [r7, #24]
 801326c:	69bb      	ldr	r3, [r7, #24]
 801326e:	2b1f      	cmp	r3, #31
 8013270:	d9d6      	bls.n	8013220 <_ux_hcd_stm32_least_traffic_list_get+0x18>
        }
    }

    /* Return the ED list with the lowest bandwidth.  */
    return(min_bandwidth_slot);
 8013272:	68fb      	ldr	r3, [r7, #12]
}
 8013274:	4618      	mov	r0, r3
 8013276:	3724      	adds	r7, #36	@ 0x24
 8013278:	46bd      	mov	sp, r7
 801327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801327e:	4770      	bx	lr

08013280 <_ux_hcd_stm32_periodic_schedule>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_periodic_schedule(UX_HCD_STM32 *hcd_stm32)
{
 8013280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013282:	b08b      	sub	sp, #44	@ 0x2c
 8013284:	af04      	add	r7, sp, #16
 8013286:	6078      	str	r0, [r7, #4]
ULONG               ep_bmAttributes;
UX_TRANSFER         *transfer_request;


    /* Get the current frame number.  */
    frame_number = HAL_HCD_GetCurrentFrame(hcd_stm32 -> hcd_handle);
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801328c:	4618      	mov	r0, r3
 801328e:	f7f0 fa7d 	bl	800378c <HAL_HCD_GetCurrentFrame>
 8013292:	6138      	str	r0, [r7, #16]

    /* Get the first ED in the periodic list.  */
    ed =  hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013298:	617b      	str	r3, [r7, #20]

    /* Search for an entry in the periodic tree.  */
    while (ed != UX_NULL)
 801329a:	e037      	b.n	801330c <_ux_hcd_stm32_periodic_schedule+0x8c>
    {

        /* Check if the periodic transfer should be scheduled in this frame.  */
        if ((frame_number & ed -> ux_stm32_ed_interval_mask) == ed -> ux_stm32_ed_interval_position)
 801329c:	697b      	ldr	r3, [r7, #20]
 801329e:	7b9b      	ldrb	r3, [r3, #14]
 80132a0:	461a      	mov	r2, r3
 80132a2:	693b      	ldr	r3, [r7, #16]
 80132a4:	4013      	ands	r3, r2
 80132a6:	697a      	ldr	r2, [r7, #20]
 80132a8:	7bd2      	ldrb	r2, [r2, #15]
 80132aa:	4293      	cmp	r3, r2
 80132ac:	d12b      	bne.n	8013306 <_ux_hcd_stm32_periodic_schedule+0x86>
        {

            /* Get the transfer request.  */
            transfer_request = ed -> ux_stm32_ed_transfer_request;
 80132ae:	697b      	ldr	r3, [r7, #20]
 80132b0:	689b      	ldr	r3, [r3, #8]
 80132b2:	60fb      	str	r3, [r7, #12]

            /* Check if there is transfer pending.  */
            if (transfer_request)
 80132b4:	68fb      	ldr	r3, [r7, #12]
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d025      	beq.n	8013306 <_ux_hcd_stm32_periodic_schedule+0x86>
            {

                /* Get Endpoint bmAttributes */
                ep_bmAttributes = ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes;
 80132ba:	697b      	ldr	r3, [r7, #20]
 80132bc:	685b      	ldr	r3, [r3, #4]
 80132be:	699b      	ldr	r3, [r3, #24]
 80132c0:	60bb      	str	r3, [r7, #8]

                /* Call HAL driver to submit the transfer request.  */
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80132c6:	697b      	ldr	r3, [r7, #20]
 80132c8:	7b59      	ldrb	r1, [r3, #13]
                                         (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	695b      	ldr	r3, [r3, #20]
 80132ce:	09db      	lsrs	r3, r3, #7
 80132d0:	b2db      	uxtb	r3, r3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80132d2:	f003 0301 	and.w	r3, r3, #1
 80132d6:	b2dc      	uxtb	r4, r3
                                         (ep_bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_INTERRUPT_ENDPOINT ? EP_TYPE_INTR : EP_TYPE_ISOC,
 80132d8:	68bb      	ldr	r3, [r7, #8]
 80132da:	f003 0303 	and.w	r3, r3, #3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80132de:	2b03      	cmp	r3, #3
 80132e0:	d101      	bne.n	80132e6 <_ux_hcd_stm32_periodic_schedule+0x66>
 80132e2:	2503      	movs	r5, #3
 80132e4:	e000      	b.n	80132e8 <_ux_hcd_stm32_periodic_schedule+0x68>
 80132e6:	2501      	movs	r5, #1
                                         USBH_PID_DATA,
                                         transfer_request -> ux_transfer_request_data_pointer,
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	689b      	ldr	r3, [r3, #8]
                                         transfer_request -> ux_transfer_request_requested_length, 0);
 80132ec:	68fa      	ldr	r2, [r7, #12]
 80132ee:	68d2      	ldr	r2, [r2, #12]
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80132f0:	b292      	uxth	r2, r2
 80132f2:	2600      	movs	r6, #0
 80132f4:	9603      	str	r6, [sp, #12]
 80132f6:	9202      	str	r2, [sp, #8]
 80132f8:	9301      	str	r3, [sp, #4]
 80132fa:	2301      	movs	r3, #1
 80132fc:	9300      	str	r3, [sp, #0]
 80132fe:	462b      	mov	r3, r5
 8013300:	4622      	mov	r2, r4
 8013302:	f7ef ff3b 	bl	800317c <HAL_HCD_HC_SubmitRequest>
            }
        }

        /* Point to the next ED in the list.  */
        ed =  ed -> ux_stm32_ed_next_ed;
 8013306:	697b      	ldr	r3, [r7, #20]
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	617b      	str	r3, [r7, #20]
    while (ed != UX_NULL)
 801330c:	697b      	ldr	r3, [r7, #20]
 801330e:	2b00      	cmp	r3, #0
 8013310:	d1c4      	bne.n	801329c <_ux_hcd_stm32_periodic_schedule+0x1c>
    }

    /* Return to caller.  */
    return(UX_FALSE);
 8013312:	2300      	movs	r3, #0
}
 8013314:	4618      	mov	r0, r3
 8013316:	371c      	adds	r7, #28
 8013318:	46bd      	mov	sp, r7
 801331a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801331c <_ux_hcd_stm32_port_disable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_disable(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 801331c:	b480      	push	{r7}
 801331e:	b083      	sub	sp, #12
 8013320:	af00      	add	r7, sp, #0
 8013322:	6078      	str	r0, [r7, #4]
 8013324:	6039      	str	r1, [r7, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8013326:	2300      	movs	r3, #0
}
 8013328:	4618      	mov	r0, r3
 801332a:	370c      	adds	r7, #12
 801332c:	46bd      	mov	sp, r7
 801332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013332:	4770      	bx	lr

08013334 <_ux_hcd_stm32_port_enable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_enable(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8013334:	b480      	push	{r7}
 8013336:	b083      	sub	sp, #12
 8013338:	af00      	add	r7, sp, #0
 801333a:	6078      	str	r0, [r7, #4]
 801333c:	6039      	str	r1, [r7, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801333e:	2300      	movs	r3, #0
}
 8013340:	4618      	mov	r0, r3
 8013342:	370c      	adds	r7, #12
 8013344:	46bd      	mov	sp, r7
 8013346:	f85d 7b04 	ldr.w	r7, [sp], #4
 801334a:	4770      	bx	lr

0801334c <_ux_hcd_stm32_port_reset>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_reset(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 801334c:	b580      	push	{r7, lr}
 801334e:	b082      	sub	sp, #8
 8013350:	af00      	add	r7, sp, #0
 8013352:	6078      	str	r0, [r7, #4]
 8013354:	6039      	str	r1, [r7, #0]

    /* Check to see if this port is valid on this controller.  On STM32, there is only one. */
    if (port_index != 0)
 8013356:	683b      	ldr	r3, [r7, #0]
 8013358:	2b00      	cmp	r3, #0
 801335a:	d006      	beq.n	801336a <_ux_hcd_stm32_port_reset+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 801335c:	2256      	movs	r2, #86	@ 0x56
 801335e:	2101      	movs	r1, #1
 8013360:	2002      	movs	r0, #2
 8013362:	f7fe f9c9 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8013366:	2356      	movs	r3, #86	@ 0x56
 8013368:	e012      	b.n	8013390 <_ux_hcd_stm32_port_reset+0x44>
    }

    /* Ensure that the downstream port has a device attached. It is unnatural
       to perform a port reset if there is no device.  */
    if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED) == 0)
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801336e:	f003 0301 	and.w	r3, r3, #1
 8013372:	2b00      	cmp	r3, #0
 8013374:	d106      	bne.n	8013384 <_ux_hcd_stm32_port_reset+0x38>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_NO_DEVICE_CONNECTED);
 8013376:	225f      	movs	r2, #95	@ 0x5f
 8013378:	2101      	movs	r1, #1
 801337a:	2002      	movs	r0, #2
 801337c:	f7fe f9bc 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_DEVICE_CONNECTED, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_NO_DEVICE_CONNECTED);
 8013380:	235f      	movs	r3, #95	@ 0x5f
 8013382:	e005      	b.n	8013390 <_ux_hcd_stm32_port_reset+0x44>
    }

    HAL_HCD_ResetPort(hcd_stm32 -> hcd_handle);
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013388:	4618      	mov	r0, r3
 801338a:	f7f0 f9dc 	bl	8003746 <HAL_HCD_ResetPort>

    /* This function should never fail.  */
    return(UX_SUCCESS);
 801338e:	2300      	movs	r3, #0

}
 8013390:	4618      	mov	r0, r3
 8013392:	3708      	adds	r7, #8
 8013394:	46bd      	mov	sp, r7
 8013396:	bd80      	pop	{r7, pc}

08013398 <_ux_hcd_stm32_port_resume>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_resume(UX_HCD_STM32 *hcd_stm32, UINT port_index)
{
 8013398:	b480      	push	{r7}
 801339a:	b083      	sub	sp, #12
 801339c:	af00      	add	r7, sp, #0
 801339e:	6078      	str	r0, [r7, #4]
 80133a0:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 80133a2:	2354      	movs	r3, #84	@ 0x54
}
 80133a4:	4618      	mov	r0, r3
 80133a6:	370c      	adds	r7, #12
 80133a8:	46bd      	mov	sp, r7
 80133aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ae:	4770      	bx	lr

080133b0 <_ux_hcd_stm32_port_status_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_hcd_stm32_port_status_get(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 80133b0:	b580      	push	{r7, lr}
 80133b2:	b084      	sub	sp, #16
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	6078      	str	r0, [r7, #4]
 80133b8:	6039      	str	r1, [r7, #0]

ULONG       port_status;


    /* Check to see if this port is valid on this controller.  */
    if (UX_HCD_STM32_NB_ROOT_PORTS < port_index)
 80133ba:	683b      	ldr	r3, [r7, #0]
 80133bc:	2b01      	cmp	r3, #1
 80133be:	d906      	bls.n	80133ce <_ux_hcd_stm32_port_status_get+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 80133c0:	2256      	movs	r2, #86	@ 0x56
 80133c2:	2101      	movs	r1, #1
 80133c4:	2002      	movs	r0, #2
 80133c6:	f7fe f997 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 80133ca:	2356      	movs	r3, #86	@ 0x56
 80133cc:	e02b      	b.n	8013426 <_ux_hcd_stm32_port_status_get+0x76>
    }

    /* The port is valid, build the status mask for this port. This function
       returns a controller agnostic bit field.  */
    port_status =  0;
 80133ce:	2300      	movs	r3, #0
 80133d0:	60fb      	str	r3, [r7, #12]

    /* Device Connection Status.  */
    if (hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED)
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80133d6:	f003 0301 	and.w	r3, r3, #1
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d003      	beq.n	80133e6 <_ux_hcd_stm32_port_status_get+0x36>
        port_status |=  UX_PS_CCS;
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	f043 0301 	orr.w	r3, r3, #1
 80133e4:	60fb      	str	r3, [r7, #12]

    switch (HAL_HCD_GetCurrentSpeed(hcd_stm32 -> hcd_handle))
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133ea:	4618      	mov	r0, r3
 80133ec:	f7f0 f9dc 	bl	80037a8 <HAL_HCD_GetCurrentSpeed>
 80133f0:	4603      	mov	r3, r0
 80133f2:	2b02      	cmp	r3, #2
 80133f4:	d015      	beq.n	8013422 <_ux_hcd_stm32_port_status_get+0x72>
 80133f6:	2b02      	cmp	r3, #2
 80133f8:	d80e      	bhi.n	8013418 <_ux_hcd_stm32_port_status_get+0x68>
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d002      	beq.n	8013404 <_ux_hcd_stm32_port_status_get+0x54>
 80133fe:	2b01      	cmp	r3, #1
 8013400:	d005      	beq.n	801340e <_ux_hcd_stm32_port_status_get+0x5e>
 8013402:	e009      	b.n	8013418 <_ux_hcd_stm32_port_status_get+0x68>
    {
    case 0:
        /* High Speed.  */
        port_status |=  UX_PS_DS_HS;
 8013404:	68fb      	ldr	r3, [r7, #12]
 8013406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801340a:	60fb      	str	r3, [r7, #12]
        break;
 801340c:	e00a      	b.n	8013424 <_ux_hcd_stm32_port_status_get+0x74>

    case 1:
        /* Full Speed.  */
        port_status |=  UX_PS_DS_FS;
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013414:	60fb      	str	r3, [r7, #12]
        break;
 8013416:	e005      	b.n	8013424 <_ux_hcd_stm32_port_status_get+0x74>
        port_status |=  UX_PS_DS_LS;
        break;

    default:
        /* Full Speed.  */
        port_status |=  UX_PS_DS_FS;
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801341e:	60fb      	str	r3, [r7, #12]
        break;
 8013420:	e000      	b.n	8013424 <_ux_hcd_stm32_port_status_get+0x74>
        break;
 8013422:	bf00      	nop
    }

    /* Return port status.  */
    return(port_status);
 8013424:	68fb      	ldr	r3, [r7, #12]
}
 8013426:	4618      	mov	r0, r3
 8013428:	3710      	adds	r7, #16
 801342a:	46bd      	mov	sp, r7
 801342c:	bd80      	pop	{r7, pc}

0801342e <_ux_hcd_stm32_port_suspend>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_suspend(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 801342e:	b480      	push	{r7}
 8013430:	b083      	sub	sp, #12
 8013432:	af00      	add	r7, sp, #0
 8013434:	6078      	str	r0, [r7, #4]
 8013436:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8013438:	2354      	movs	r3, #84	@ 0x54
}
 801343a:	4618      	mov	r0, r3
 801343c:	370c      	adds	r7, #12
 801343e:	46bd      	mov	sp, r7
 8013440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013444:	4770      	bx	lr

08013446 <_ux_hcd_stm32_power_down_port>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_power_down_port(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8013446:	b480      	push	{r7}
 8013448:	b083      	sub	sp, #12
 801344a:	af00      	add	r7, sp, #0
 801344c:	6078      	str	r0, [r7, #4]
 801344e:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8013450:	2354      	movs	r3, #84	@ 0x54
}
 8013452:	4618      	mov	r0, r3
 8013454:	370c      	adds	r7, #12
 8013456:	46bd      	mov	sp, r7
 8013458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801345c:	4770      	bx	lr

0801345e <_ux_hcd_stm32_power_on_port>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_power_on_port(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 801345e:	b580      	push	{r7, lr}
 8013460:	b082      	sub	sp, #8
 8013462:	af00      	add	r7, sp, #0
 8013464:	6078      	str	r0, [r7, #4]
 8013466:	6039      	str	r1, [r7, #0]

    /* Check to see if this port is valid on this controller.  On STM32, there is only one. */
    if (port_index != 0)
 8013468:	683b      	ldr	r3, [r7, #0]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d006      	beq.n	801347c <_ux_hcd_stm32_power_on_port+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 801346e:	2256      	movs	r2, #86	@ 0x56
 8013470:	2101      	movs	r1, #1
 8013472:	2002      	movs	r0, #2
 8013474:	f7fe f940 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8013478:	2356      	movs	r3, #86	@ 0x56
 801347a:	e000      	b.n	801347e <_ux_hcd_stm32_power_on_port+0x20>
    }

    /* This function never fails.  */
    return(UX_SUCCESS);
 801347c:	2300      	movs	r3, #0
}
 801347e:	4618      	mov	r0, r3
 8013480:	3708      	adds	r7, #8
 8013482:	46bd      	mov	sp, r7
 8013484:	bd80      	pop	{r7, pc}

08013486 <_ux_hcd_stm32_request_bulk_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_bulk_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8013486:	b5b0      	push	{r4, r5, r7, lr}
 8013488:	b08a      	sub	sp, #40	@ 0x28
 801348a:	af04      	add	r7, sp, #16
 801348c:	6078      	str	r0, [r7, #4]
 801348e:	6039      	str	r1, [r7, #0]
UINT                direction;
UINT                length;


    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8013490:	683b      	ldr	r3, [r7, #0]
 8013492:	685b      	ldr	r3, [r3, #4]
 8013494:	613b      	str	r3, [r7, #16]

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 8013496:	693b      	ldr	r3, [r7, #16]
 8013498:	689b      	ldr	r3, [r3, #8]
 801349a:	60fb      	str	r3, [r7, #12]

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	683a      	ldr	r2, [r7, #0]
 80134a0:	609a      	str	r2, [r3, #8]

    /* Direction, 0 : Output / 1 : Input */
    direction = (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0;
 80134a2:	683b      	ldr	r3, [r7, #0]
 80134a4:	695b      	ldr	r3, [r3, #20]
 80134a6:	09db      	lsrs	r3, r3, #7
 80134a8:	f003 0301 	and.w	r3, r3, #1
 80134ac:	60bb      	str	r3, [r7, #8]

    /* If the direction is OUT, request size is larger than MPS, and DMA is not used, we need to set transfer length to MPS.  */
    if ((direction == 0) && (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 80134ae:	68bb      	ldr	r3, [r7, #8]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d10e      	bne.n	80134d2 <_ux_hcd_stm32_request_bulk_transfer+0x4c>
 80134b4:	683b      	ldr	r3, [r7, #0]
 80134b6:	68da      	ldr	r2, [r3, #12]
 80134b8:	693b      	ldr	r3, [r7, #16]
 80134ba:	69db      	ldr	r3, [r3, #28]
 80134bc:	429a      	cmp	r2, r3
 80134be:	d908      	bls.n	80134d2 <_ux_hcd_stm32_request_bulk_transfer+0x4c>
#ifndef USB_DRD_FS
        && (hcd_stm32 -> hcd_handle -> Init.dma_enable == 0)
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80134c4:	799b      	ldrb	r3, [r3, #6]
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d103      	bne.n	80134d2 <_ux_hcd_stm32_request_bulk_transfer+0x4c>
#endif /* USB_DRD_FS */
          )
    {

        /* Set transfer length to MPS.  */
        length = endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 80134ca:	693b      	ldr	r3, [r7, #16]
 80134cc:	69db      	ldr	r3, [r3, #28]
 80134ce:	617b      	str	r3, [r7, #20]
 80134d0:	e002      	b.n	80134d8 <_ux_hcd_stm32_request_bulk_transfer+0x52>
    }
    else
    {

        /* Keep the original transfer length.  */
        length = transfer_request -> ux_transfer_request_requested_length;
 80134d2:	683b      	ldr	r3, [r7, #0]
 80134d4:	68db      	ldr	r3, [r3, #12]
 80134d6:	617b      	str	r3, [r7, #20]
    }

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = direction == 0 ? UX_HCD_STM32_ED_STATUS_BULK_OUT : UX_HCD_STM32_ED_STATUS_BULK_IN;
 80134d8:	68bb      	ldr	r3, [r7, #8]
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d101      	bne.n	80134e2 <_ux_hcd_stm32_request_bulk_transfer+0x5c>
 80134de:	2209      	movs	r2, #9
 80134e0:	e000      	b.n	80134e4 <_ux_hcd_stm32_request_bulk_transfer+0x5e>
 80134e2:	2208      	movs	r2, #8
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	731a      	strb	r2, [r3, #12]

    /* Save the transfer length.  */
    transfer_request -> ux_transfer_request_packet_length = length;
 80134e8:	683b      	ldr	r3, [r7, #0]
 80134ea:	697a      	ldr	r2, [r7, #20]
 80134ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Submit the transfer request.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80134f2:	68fb      	ldr	r3, [r7, #12]
 80134f4:	7b59      	ldrb	r1, [r3, #13]
 80134f6:	68bb      	ldr	r3, [r7, #8]
 80134f8:	b2dc      	uxtb	r4, r3
                             direction,
                             EP_TYPE_BULK, USBH_PID_DATA,
                             transfer_request->ux_transfer_request_data_pointer,
 80134fa:	683b      	ldr	r3, [r7, #0]
 80134fc:	689b      	ldr	r3, [r3, #8]
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80134fe:	697a      	ldr	r2, [r7, #20]
 8013500:	b292      	uxth	r2, r2
 8013502:	2500      	movs	r5, #0
 8013504:	9503      	str	r5, [sp, #12]
 8013506:	9202      	str	r2, [sp, #8]
 8013508:	9301      	str	r3, [sp, #4]
 801350a:	2301      	movs	r3, #1
 801350c:	9300      	str	r3, [sp, #0]
 801350e:	2302      	movs	r3, #2
 8013510:	4622      	mov	r2, r4
 8013512:	f7ef fe33 	bl	800317c <HAL_HCD_HC_SubmitRequest>
                             length, 0);

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8013516:	2300      	movs	r3, #0
}
 8013518:	4618      	mov	r0, r3
 801351a:	3718      	adds	r7, #24
 801351c:	46bd      	mov	sp, r7
 801351e:	bdb0      	pop	{r4, r5, r7, pc}

08013520 <_ux_hcd_stm32_request_control_transfer>:
/*                                            prefixed UX to MS_TO_TICK,  */
/*                                            resulting in version 6.x    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_control_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8013520:	b5b0      	push	{r4, r5, r7, lr}
 8013522:	b090      	sub	sp, #64	@ 0x40
 8013524:	af04      	add	r7, sp, #16
 8013526:	6078      	str	r0, [r7, #4]
 8013528:	6039      	str	r1, [r7, #0]
UINT                    saved_actual_length;
UINT                    saved_request_type;
UCHAR *                 saved_request_data_pointer;

    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 801352a:	683b      	ldr	r3, [r7, #0]
 801352c:	685b      	ldr	r3, [r3, #4]
 801352e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Set device speed.  */
    switch (endpoint -> ux_endpoint_device -> ux_device_speed)
 8013530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013534:	691b      	ldr	r3, [r3, #16]
 8013536:	2b02      	cmp	r3, #2
 8013538:	d006      	beq.n	8013548 <_ux_hcd_stm32_request_control_transfer+0x28>
 801353a:	2b02      	cmp	r3, #2
 801353c:	d80d      	bhi.n	801355a <_ux_hcd_stm32_request_control_transfer+0x3a>
 801353e:	2b00      	cmp	r3, #0
 8013540:	d008      	beq.n	8013554 <_ux_hcd_stm32_request_control_transfer+0x34>
 8013542:	2b01      	cmp	r3, #1
 8013544:	d003      	beq.n	801354e <_ux_hcd_stm32_request_control_transfer+0x2e>
 8013546:	e008      	b.n	801355a <_ux_hcd_stm32_request_control_transfer+0x3a>
    {
    case UX_HIGH_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_HIGH;
 8013548:	2300      	movs	r3, #0
 801354a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 801354c:	e007      	b.n	801355e <_ux_hcd_stm32_request_control_transfer+0x3e>
    case UX_FULL_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_FULL;
 801354e:	2301      	movs	r3, #1
 8013550:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8013552:	e004      	b.n	801355e <_ux_hcd_stm32_request_control_transfer+0x3e>
    case UX_LOW_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_LOW;
 8013554:	2302      	movs	r3, #2
 8013556:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8013558:	e001      	b.n	801355e <_ux_hcd_stm32_request_control_transfer+0x3e>
    default:
        return(UX_ERROR);
 801355a:	23ff      	movs	r3, #255	@ 0xff
 801355c:	e1a1      	b.n	80138a2 <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 801355e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013560:	689b      	ldr	r3, [r3, #8]
 8013562:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 8013564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013566:	683a      	ldr	r2, [r7, #0]
 8013568:	609a      	str	r2, [r3, #8]

    /* Build the SETUP packet (phase 1 of the control transfer).  */
    setup_request =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_SETUP_SIZE);
 801356a:	2208      	movs	r2, #8
 801356c:	2100      	movs	r1, #0
 801356e:	2000      	movs	r0, #0
 8013570:	f7fe fa1e 	bl	80119b0 <_ux_utility_memory_allocate>
 8013574:	6238      	str	r0, [r7, #32]
    if (setup_request == UX_NULL)
 8013576:	6a3b      	ldr	r3, [r7, #32]
 8013578:	2b00      	cmp	r3, #0
 801357a:	d101      	bne.n	8013580 <_ux_hcd_stm32_request_control_transfer+0x60>
        return(UX_MEMORY_INSUFFICIENT);
 801357c:	2312      	movs	r3, #18
 801357e:	e190      	b.n	80138a2 <_ux_hcd_stm32_request_control_transfer+0x382>

    /* Build the SETUP request.  */
    *setup_request =                            transfer_request -> ux_transfer_request_function;
 8013580:	683b      	ldr	r3, [r7, #0]
 8013582:	699b      	ldr	r3, [r3, #24]
 8013584:	b2da      	uxtb	r2, r3
 8013586:	6a3b      	ldr	r3, [r7, #32]
 8013588:	701a      	strb	r2, [r3, #0]
    *(setup_request + UX_SETUP_REQUEST_TYPE) =  transfer_request -> ux_transfer_request_type;
 801358a:	683b      	ldr	r3, [r7, #0]
 801358c:	695b      	ldr	r3, [r3, #20]
 801358e:	b2da      	uxtb	r2, r3
 8013590:	6a3b      	ldr	r3, [r7, #32]
 8013592:	701a      	strb	r2, [r3, #0]
    *(setup_request + UX_SETUP_REQUEST) =       transfer_request -> ux_transfer_request_function;
 8013594:	683b      	ldr	r3, [r7, #0]
 8013596:	699a      	ldr	r2, [r3, #24]
 8013598:	6a3b      	ldr	r3, [r7, #32]
 801359a:	3301      	adds	r3, #1
 801359c:	b2d2      	uxtb	r2, r2
 801359e:	701a      	strb	r2, [r3, #0]
    _ux_utility_short_put(setup_request + UX_SETUP_VALUE, transfer_request -> ux_transfer_request_value);
 80135a0:	6a3b      	ldr	r3, [r7, #32]
 80135a2:	1c9a      	adds	r2, r3, #2
 80135a4:	683b      	ldr	r3, [r7, #0]
 80135a6:	69db      	ldr	r3, [r3, #28]
 80135a8:	b29b      	uxth	r3, r3
 80135aa:	4619      	mov	r1, r3
 80135ac:	4610      	mov	r0, r2
 80135ae:	f7fe fd12 	bl	8011fd6 <_ux_utility_short_put>
    _ux_utility_short_put(setup_request + UX_SETUP_INDEX, transfer_request -> ux_transfer_request_index);
 80135b2:	6a3b      	ldr	r3, [r7, #32]
 80135b4:	1d1a      	adds	r2, r3, #4
 80135b6:	683b      	ldr	r3, [r7, #0]
 80135b8:	6a1b      	ldr	r3, [r3, #32]
 80135ba:	b29b      	uxth	r3, r3
 80135bc:	4619      	mov	r1, r3
 80135be:	4610      	mov	r0, r2
 80135c0:	f7fe fd09 	bl	8011fd6 <_ux_utility_short_put>
    _ux_utility_short_put(setup_request + UX_SETUP_LENGTH, (USHORT) transfer_request -> ux_transfer_request_requested_length);
 80135c4:	6a3b      	ldr	r3, [r7, #32]
 80135c6:	1d9a      	adds	r2, r3, #6
 80135c8:	683b      	ldr	r3, [r7, #0]
 80135ca:	68db      	ldr	r3, [r3, #12]
 80135cc:	b29b      	uxth	r3, r3
 80135ce:	4619      	mov	r1, r3
 80135d0:	4610      	mov	r0, r2
 80135d2:	f7fe fd00 	bl	8011fd6 <_ux_utility_short_put>

    /* Save the original transfer parameter.  */
    saved_requested_length = transfer_request -> ux_transfer_request_requested_length;
 80135d6:	683b      	ldr	r3, [r7, #0]
 80135d8:	68db      	ldr	r3, [r3, #12]
 80135da:	61fb      	str	r3, [r7, #28]
    saved_request_data_pointer = transfer_request -> ux_transfer_request_data_pointer;
 80135dc:	683b      	ldr	r3, [r7, #0]
 80135de:	689b      	ldr	r3, [r3, #8]
 80135e0:	61bb      	str	r3, [r7, #24]

    /* Reset requested length for SETUP packet.  */
    transfer_request -> ux_transfer_request_requested_length = 0;
 80135e2:	683b      	ldr	r3, [r7, #0]
 80135e4:	2200      	movs	r2, #0
 80135e6:	60da      	str	r2, [r3, #12]

    /* Set the packet length for SETUP packet.  */
    transfer_request -> ux_transfer_request_packet_length = 8;
 80135e8:	683b      	ldr	r3, [r7, #0]
 80135ea:	2208      	movs	r2, #8
 80135ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change data pointer to setup data buffer.  */
    transfer_request -> ux_transfer_request_data_pointer = setup_request;
 80135ee:	683b      	ldr	r3, [r7, #0]
 80135f0:	6a3a      	ldr	r2, [r7, #32]
 80135f2:	609a      	str	r2, [r3, #8]

    /* Set the current status.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_SETUP;
 80135f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135f6:	2203      	movs	r2, #3
 80135f8:	731a      	strb	r2, [r3, #12]

    /* Initialize the host channel for SETUP phase.  */
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80135fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013600:	7b59      	ldrb	r1, [r3, #13]
                    ed -> ux_stm32_ed_channel,
                    0,
                    endpoint -> ux_endpoint_device -> ux_device_address,
 8013602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013606:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8013608:	b2dc      	uxtb	r4, r3
 801360a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801360c:	b2db      	uxtb	r3, r3
                    device_speed,
                    EP_TYPE_CTRL,
                    endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 801360e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013610:	69d2      	ldr	r2, [r2, #28]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8013612:	b292      	uxth	r2, r2
 8013614:	9202      	str	r2, [sp, #8]
 8013616:	2200      	movs	r2, #0
 8013618:	9201      	str	r2, [sp, #4]
 801361a:	9300      	str	r3, [sp, #0]
 801361c:	4623      	mov	r3, r4
 801361e:	2200      	movs	r2, #0
 8013620:	f7ef fcd1 	bl	8002fc6 <HAL_HCD_HC_Init>

    /* Send the SETUP packet.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0, EP_TYPE_CTRL, USBH_PID_SETUP, setup_request, 8, 0);
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8013628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801362a:	7b59      	ldrb	r1, [r3, #13]
 801362c:	2300      	movs	r3, #0
 801362e:	9303      	str	r3, [sp, #12]
 8013630:	2308      	movs	r3, #8
 8013632:	9302      	str	r3, [sp, #8]
 8013634:	6a3b      	ldr	r3, [r7, #32]
 8013636:	9301      	str	r3, [sp, #4]
 8013638:	2300      	movs	r3, #0
 801363a:	9300      	str	r3, [sp, #0]
 801363c:	2300      	movs	r3, #0
 801363e:	2200      	movs	r2, #0
 8013640:	f7ef fd9c 	bl	800317c <HAL_HCD_HC_SubmitRequest>

    /* Wait for the completion of the transfer request.  */
    status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 8013644:	683b      	ldr	r3, [r7, #0]
 8013646:	3344      	adds	r3, #68	@ 0x44
 8013648:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801364c:	4618      	mov	r0, r3
 801364e:	f7fe fc4f 	bl	8011ef0 <_ux_utility_semaphore_get>
 8013652:	6178      	str	r0, [r7, #20]

    /* Restore original data buffer pointer.  */
    transfer_request -> ux_transfer_request_data_pointer = saved_request_data_pointer;
 8013654:	683b      	ldr	r3, [r7, #0]
 8013656:	69ba      	ldr	r2, [r7, #24]
 8013658:	609a      	str	r2, [r3, #8]

    /* Free the resources.  */
    _ux_utility_memory_free(setup_request);
 801365a:	6a38      	ldr	r0, [r7, #32]
 801365c:	f7fe faee 	bl	8011c3c <_ux_utility_memory_free>

    /* If the semaphore did not succeed we probably have a time out.  */
    if (status != UX_SUCCESS)
 8013660:	697b      	ldr	r3, [r7, #20]
 8013662:	2b00      	cmp	r3, #0
 8013664:	d007      	beq.n	8013676 <_ux_hcd_stm32_request_control_transfer+0x156>
    {

        /* All transfers pending need to abort. There may have been a partial transfer.  */
        _ux_host_stack_transfer_request_abort(transfer_request);
 8013666:	6838      	ldr	r0, [r7, #0]
 8013668:	f7fe f80c 	bl	8011684 <_ux_host_stack_transfer_request_abort>

        /* There was an error, return to the caller.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 801366c:	683b      	ldr	r3, [r7, #0]
 801366e:	225c      	movs	r2, #92	@ 0x5c
 8013670:	635a      	str	r2, [r3, #52]	@ 0x34

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TRANSFER_TIMEOUT);
 8013672:	235c      	movs	r3, #92	@ 0x5c
 8013674:	e115      	b.n	80138a2 <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Check the transfer request completion code.  */
    if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 8013676:	683b      	ldr	r3, [r7, #0]
 8013678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801367a:	2b00      	cmp	r3, #0
 801367c:	d002      	beq.n	8013684 <_ux_hcd_stm32_request_control_transfer+0x164>
    {

        /* Return completion to caller.  */
        return(transfer_request -> ux_transfer_request_completion_code);
 801367e:	683b      	ldr	r3, [r7, #0]
 8013680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013682:	e10e      	b.n	80138a2 <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Check if there is data phase.  */
    if (saved_requested_length)
 8013684:	69fb      	ldr	r3, [r7, #28]
 8013686:	2b00      	cmp	r3, #0
 8013688:	f000 808d 	beq.w	80137a6 <_ux_hcd_stm32_request_control_transfer+0x286>
    {

        /* Check the direction of the transaction.  */
        if ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 801368c:	683b      	ldr	r3, [r7, #0]
 801368e:	695b      	ldr	r3, [r3, #20]
 8013690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013694:	2b00      	cmp	r3, #0
 8013696:	d018      	beq.n	80136ca <_ux_hcd_stm32_request_control_transfer+0x1aa>
        {

            /* Re-initialize the host channel to IN direction.  */
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801369c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801369e:	7b59      	ldrb	r1, [r3, #13]
                            ed -> ux_stm32_ed_channel,
                            0x80,
                            endpoint -> ux_endpoint_device -> ux_device_address,
 80136a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136a4:	68db      	ldr	r3, [r3, #12]
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80136a6:	b2dc      	uxtb	r4, r3
 80136a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136aa:	b2db      	uxtb	r3, r3
                            device_speed,
                            EP_TYPE_CTRL,
                            endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 80136ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80136ae:	69d2      	ldr	r2, [r2, #28]
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80136b0:	b292      	uxth	r2, r2
 80136b2:	9202      	str	r2, [sp, #8]
 80136b4:	2200      	movs	r2, #0
 80136b6:	9201      	str	r2, [sp, #4]
 80136b8:	9300      	str	r3, [sp, #0]
 80136ba:	4623      	mov	r3, r4
 80136bc:	2280      	movs	r2, #128	@ 0x80
 80136be:	f7ef fc82 	bl	8002fc6 <HAL_HCD_HC_Init>

            /* Set the current status to data IN.  */
            ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_IN;
 80136c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136c4:	2204      	movs	r2, #4
 80136c6:	731a      	strb	r2, [r3, #12]
 80136c8:	e002      	b.n	80136d0 <_ux_hcd_stm32_request_control_transfer+0x1b0>
        }
        else
        {

            /* Set the current status to data OUT.  */
            ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT;
 80136ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136cc:	2205      	movs	r2, #5
 80136ce:	731a      	strb	r2, [r3, #12]
        }

        /* Save the pending transfer in the ED.  */
        ed -> ux_stm32_ed_transfer_request = transfer_request;
 80136d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136d2:	683a      	ldr	r2, [r7, #0]
 80136d4:	609a      	str	r2, [r3, #8]

        /* Set the transfer to pending.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 80136d6:	683b      	ldr	r3, [r7, #0]
 80136d8:	2201      	movs	r2, #1
 80136da:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Restore requested length.  */
        transfer_request -> ux_transfer_request_requested_length = saved_requested_length;
 80136dc:	683b      	ldr	r3, [r7, #0]
 80136de:	69fa      	ldr	r2, [r7, #28]
 80136e0:	60da      	str	r2, [r3, #12]

        /* If the direction is OUT, request size is larger than MPS, and DMA is not used, we need to set transfer length to MPS.  */
        if (((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_OUT)
 80136e2:	683b      	ldr	r3, [r7, #0]
 80136e4:	695b      	ldr	r3, [r3, #20]
 80136e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d10f      	bne.n	801370e <_ux_hcd_stm32_request_control_transfer+0x1ee>
             && (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 80136ee:	683b      	ldr	r3, [r7, #0]
 80136f0:	68da      	ldr	r2, [r3, #12]
 80136f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136f4:	69db      	ldr	r3, [r3, #28]
 80136f6:	429a      	cmp	r2, r3
 80136f8:	d909      	bls.n	801370e <_ux_hcd_stm32_request_control_transfer+0x1ee>
#ifndef USB_DRD_FS
             && (hcd_stm32 -> hcd_handle -> Init.dma_enable == 0)
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80136fe:	799b      	ldrb	r3, [r3, #6]
 8013700:	2b00      	cmp	r3, #0
 8013702:	d104      	bne.n	801370e <_ux_hcd_stm32_request_control_transfer+0x1ee>
#endif /* USB_DRD_FS */
            )
        {
            /* Set transfer length to MPS.  */
            transfer_request -> ux_transfer_request_packet_length = endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8013704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013706:	69da      	ldr	r2, [r3, #28]
 8013708:	683b      	ldr	r3, [r7, #0]
 801370a:	639a      	str	r2, [r3, #56]	@ 0x38
 801370c:	e003      	b.n	8013716 <_ux_hcd_stm32_request_control_transfer+0x1f6>
        }
        else
        {

            /* Keep the original transfer length.  */
            transfer_request -> ux_transfer_request_packet_length = transfer_request -> ux_transfer_request_requested_length;
 801370e:	683b      	ldr	r3, [r7, #0]
 8013710:	68da      	ldr	r2, [r3, #12]
 8013712:	683b      	ldr	r3, [r7, #0]
 8013714:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        /* Reset actual length.  */
        transfer_request -> ux_transfer_request_actual_length = 0;
 8013716:	683b      	ldr	r3, [r7, #0]
 8013718:	2200      	movs	r2, #0
 801371a:	611a      	str	r2, [r3, #16]

        /* Submit the transfer request.  */
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8013720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013722:	7b59      	ldrb	r1, [r3, #13]
                                 (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 8013724:	683b      	ldr	r3, [r7, #0]
 8013726:	695b      	ldr	r3, [r3, #20]
 8013728:	09db      	lsrs	r3, r3, #7
 801372a:	b2db      	uxtb	r3, r3
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 801372c:	f003 0301 	and.w	r3, r3, #1
 8013730:	b2dc      	uxtb	r4, r3
                                 EP_TYPE_CTRL, USBH_PID_DATA,
                                 transfer_request -> ux_transfer_request_data_pointer,
 8013732:	683b      	ldr	r3, [r7, #0]
 8013734:	689b      	ldr	r3, [r3, #8]
                                 transfer_request -> ux_transfer_request_packet_length, 0);
 8013736:	683a      	ldr	r2, [r7, #0]
 8013738:	6b92      	ldr	r2, [r2, #56]	@ 0x38
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 801373a:	b292      	uxth	r2, r2
 801373c:	2500      	movs	r5, #0
 801373e:	9503      	str	r5, [sp, #12]
 8013740:	9202      	str	r2, [sp, #8]
 8013742:	9301      	str	r3, [sp, #4]
 8013744:	2301      	movs	r3, #1
 8013746:	9300      	str	r3, [sp, #0]
 8013748:	2300      	movs	r3, #0
 801374a:	4622      	mov	r2, r4
 801374c:	f7ef fd16 	bl	800317c <HAL_HCD_HC_SubmitRequest>

        /* Wait for the completion of the transfer request.  */
        status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 8013750:	683b      	ldr	r3, [r7, #0]
 8013752:	3344      	adds	r3, #68	@ 0x44
 8013754:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8013758:	4618      	mov	r0, r3
 801375a:	f7fe fbc9 	bl	8011ef0 <_ux_utility_semaphore_get>
 801375e:	6178      	str	r0, [r7, #20]

        /* If the semaphore did not succeed we probably have a time out.  */
        if (status != UX_SUCCESS)
 8013760:	697b      	ldr	r3, [r7, #20]
 8013762:	2b00      	cmp	r3, #0
 8013764:	d007      	beq.n	8013776 <_ux_hcd_stm32_request_control_transfer+0x256>
        {

            /* All transfers pending need to abort. There may have been a partial transfer.  */
            _ux_host_stack_transfer_request_abort(transfer_request);
 8013766:	6838      	ldr	r0, [r7, #0]
 8013768:	f7fd ff8c 	bl	8011684 <_ux_host_stack_transfer_request_abort>

            /* There was an error, return to the caller.  */
            transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 801376c:	683b      	ldr	r3, [r7, #0]
 801376e:	225c      	movs	r2, #92	@ 0x5c
 8013770:	635a      	str	r2, [r3, #52]	@ 0x34

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_TRANSFER_TIMEOUT);
 8013772:	235c      	movs	r3, #92	@ 0x5c
 8013774:	e095      	b.n	80138a2 <_ux_hcd_stm32_request_control_transfer+0x382>

        }

        /* Check the transfer request completion code.  */
        if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 8013776:	683b      	ldr	r3, [r7, #0]
 8013778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801377a:	2b00      	cmp	r3, #0
 801377c:	d002      	beq.n	8013784 <_ux_hcd_stm32_request_control_transfer+0x264>
        {

            /* Return completion to caller.  */
            return(transfer_request -> ux_transfer_request_completion_code);
 801377e:	683b      	ldr	r3, [r7, #0]
 8013780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013782:	e08e      	b.n	80138a2 <_ux_hcd_stm32_request_control_transfer+0x382>
        }

        if ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 8013784:	683b      	ldr	r3, [r7, #0]
 8013786:	695b      	ldr	r3, [r3, #20]
 8013788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801378c:	2b00      	cmp	r3, #0
 801378e:	d00a      	beq.n	80137a6 <_ux_hcd_stm32_request_control_transfer+0x286>
        {

            /* Get the actual transfer length.  */
            transfer_request -> ux_transfer_request_actual_length = HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013796:	7b5b      	ldrb	r3, [r3, #13]
 8013798:	4619      	mov	r1, r3
 801379a:	4610      	mov	r0, r2
 801379c:	f7ef ffe1 	bl	8003762 <HAL_HCD_HC_GetXferCount>
 80137a0:	4602      	mov	r2, r0
 80137a2:	683b      	ldr	r3, [r7, #0]
 80137a4:	611a      	str	r2, [r3, #16]
        }
    }

    /* Setup status phase direction.  */
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80137aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137ac:	7b59      	ldrb	r1, [r3, #13]
                ed -> ux_stm32_ed_channel,
                (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 0 : 0x80,
 80137ae:	683b      	ldr	r3, [r7, #0]
 80137b0:	695b      	ldr	r3, [r3, #20]
 80137b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d001      	beq.n	80137be <_ux_hcd_stm32_request_control_transfer+0x29e>
 80137ba:	2400      	movs	r4, #0
 80137bc:	e000      	b.n	80137c0 <_ux_hcd_stm32_request_control_transfer+0x2a0>
 80137be:	2480      	movs	r4, #128	@ 0x80
                endpoint -> ux_endpoint_device -> ux_device_address,
 80137c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137c4:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80137c6:	b2dd      	uxtb	r5, r3
 80137c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80137ca:	b2db      	uxtb	r3, r3
                device_speed,
                EP_TYPE_CTRL,
                endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 80137cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80137ce:	69d2      	ldr	r2, [r2, #28]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80137d0:	b292      	uxth	r2, r2
 80137d2:	9202      	str	r2, [sp, #8]
 80137d4:	2200      	movs	r2, #0
 80137d6:	9201      	str	r2, [sp, #4]
 80137d8:	9300      	str	r3, [sp, #0]
 80137da:	462b      	mov	r3, r5
 80137dc:	4622      	mov	r2, r4
 80137de:	f7ef fbf2 	bl	8002fc6 <HAL_HCD_HC_Init>

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 80137e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137e4:	683a      	ldr	r2, [r7, #0]
 80137e6:	609a      	str	r2, [r3, #8]

    /* Set the transfer to pending.  */
    transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 80137e8:	683b      	ldr	r3, [r7, #0]
 80137ea:	2201      	movs	r2, #1
 80137ec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the original transfer parameter.  */
    saved_requested_length = transfer_request -> ux_transfer_request_requested_length;
 80137ee:	683b      	ldr	r3, [r7, #0]
 80137f0:	68db      	ldr	r3, [r3, #12]
 80137f2:	61fb      	str	r3, [r7, #28]
    transfer_request -> ux_transfer_request_requested_length = 0;
 80137f4:	683b      	ldr	r3, [r7, #0]
 80137f6:	2200      	movs	r2, #0
 80137f8:	60da      	str	r2, [r3, #12]
    saved_actual_length = transfer_request -> ux_transfer_request_actual_length;
 80137fa:	683b      	ldr	r3, [r7, #0]
 80137fc:	691b      	ldr	r3, [r3, #16]
 80137fe:	613b      	str	r3, [r7, #16]
    transfer_request -> ux_transfer_request_actual_length = 0;
 8013800:	683b      	ldr	r3, [r7, #0]
 8013802:	2200      	movs	r2, #0
 8013804:	611a      	str	r2, [r3, #16]
    saved_request_type = transfer_request -> ux_transfer_request_type;
 8013806:	683b      	ldr	r3, [r7, #0]
 8013808:	695b      	ldr	r3, [r3, #20]
 801380a:	60fb      	str	r3, [r7, #12]
    transfer_request -> ux_transfer_request_type = (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? UX_REQUEST_OUT : UX_REQUEST_IN;
 801380c:	683b      	ldr	r3, [r7, #0]
 801380e:	695b      	ldr	r3, [r3, #20]
 8013810:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013814:	2b00      	cmp	r3, #0
 8013816:	d001      	beq.n	801381c <_ux_hcd_stm32_request_control_transfer+0x2fc>
 8013818:	2200      	movs	r2, #0
 801381a:	e000      	b.n	801381e <_ux_hcd_stm32_request_control_transfer+0x2fe>
 801381c:	2280      	movs	r2, #128	@ 0x80
 801381e:	683b      	ldr	r3, [r7, #0]
 8013820:	615a      	str	r2, [r3, #20]

    /* Reset the packet length.  */
    transfer_request -> ux_transfer_request_packet_length = 0;
 8013822:	683b      	ldr	r3, [r7, #0]
 8013824:	2200      	movs	r2, #0
 8013826:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Set the current status to data OUT.  */
    ed -> ux_stm32_ed_status = ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN) ?
 8013828:	683b      	ldr	r3, [r7, #0]
 801382a:	695b      	ldr	r3, [r3, #20]
 801382c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013830:	2b00      	cmp	r3, #0
 8013832:	d001      	beq.n	8013838 <_ux_hcd_stm32_request_control_transfer+0x318>
 8013834:	2206      	movs	r2, #6
 8013836:	e000      	b.n	801383a <_ux_hcd_stm32_request_control_transfer+0x31a>
 8013838:	2207      	movs	r2, #7
 801383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801383c:	731a      	strb	r2, [r3, #12]
                                UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN : UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT;

    /* Submit the request for status phase.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8013842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013844:	7b59      	ldrb	r1, [r3, #13]
                             (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 8013846:	683b      	ldr	r3, [r7, #0]
 8013848:	695b      	ldr	r3, [r3, #20]
 801384a:	09db      	lsrs	r3, r3, #7
 801384c:	b2db      	uxtb	r3, r3
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 801384e:	f003 0301 	and.w	r3, r3, #1
 8013852:	b2da      	uxtb	r2, r3
 8013854:	2300      	movs	r3, #0
 8013856:	9303      	str	r3, [sp, #12]
 8013858:	2300      	movs	r3, #0
 801385a:	9302      	str	r3, [sp, #8]
 801385c:	2300      	movs	r3, #0
 801385e:	9301      	str	r3, [sp, #4]
 8013860:	2301      	movs	r3, #1
 8013862:	9300      	str	r3, [sp, #0]
 8013864:	2300      	movs	r3, #0
 8013866:	f7ef fc89 	bl	800317c <HAL_HCD_HC_SubmitRequest>
                             EP_TYPE_CTRL, USBH_PID_DATA, 0, 0, 0);

    /* Wait for the completion of the transfer request.  */
    status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 801386a:	683b      	ldr	r3, [r7, #0]
 801386c:	3344      	adds	r3, #68	@ 0x44
 801386e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8013872:	4618      	mov	r0, r3
 8013874:	f7fe fb3c 	bl	8011ef0 <_ux_utility_semaphore_get>
 8013878:	6178      	str	r0, [r7, #20]

    /* Restore the original transfer parameter.  */
    transfer_request -> ux_transfer_request_requested_length = saved_requested_length;
 801387a:	683b      	ldr	r3, [r7, #0]
 801387c:	69fa      	ldr	r2, [r7, #28]
 801387e:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_actual_length    = saved_actual_length;
 8013880:	683b      	ldr	r3, [r7, #0]
 8013882:	693a      	ldr	r2, [r7, #16]
 8013884:	611a      	str	r2, [r3, #16]
    transfer_request -> ux_transfer_request_type             = saved_request_type;
 8013886:	683b      	ldr	r3, [r7, #0]
 8013888:	68fa      	ldr	r2, [r7, #12]
 801388a:	615a      	str	r2, [r3, #20]

    /* If the semaphore did not succeed we probably have a time out.  */
    if (status != UX_SUCCESS)
 801388c:	697b      	ldr	r3, [r7, #20]
 801388e:	2b00      	cmp	r3, #0
 8013890:	d005      	beq.n	801389e <_ux_hcd_stm32_request_control_transfer+0x37e>
    {

        /* All transfers pending need to abort. There may have been a partial transfer.  */
        _ux_host_stack_transfer_request_abort(transfer_request);
 8013892:	6838      	ldr	r0, [r7, #0]
 8013894:	f7fd fef6 	bl	8011684 <_ux_host_stack_transfer_request_abort>

        /* There was an error, return to the caller.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 8013898:	683b      	ldr	r3, [r7, #0]
 801389a:	225c      	movs	r2, #92	@ 0x5c
 801389c:	635a      	str	r2, [r3, #52]	@ 0x34
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion to caller.  */
    return(transfer_request -> ux_transfer_request_completion_code);
 801389e:	683b      	ldr	r3, [r7, #0]
 80138a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 80138a2:	4618      	mov	r0, r3
 80138a4:	3730      	adds	r7, #48	@ 0x30
 80138a6:	46bd      	mov	sp, r7
 80138a8:	bdb0      	pop	{r4, r5, r7, pc}

080138aa <_ux_hcd_stm32_request_periodic_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_periodic_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 80138aa:	b580      	push	{r7, lr}
 80138ac:	b086      	sub	sp, #24
 80138ae:	af00      	add	r7, sp, #0
 80138b0:	6078      	str	r0, [r7, #4]
 80138b2:	6039      	str	r1, [r7, #0]
UX_HCD_STM32_ED         *ed;
UX_INT_SAVE_AREA


    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 80138b4:	683b      	ldr	r3, [r7, #0]
 80138b6:	685b      	ldr	r3, [r3, #4]
 80138b8:	617b      	str	r3, [r7, #20]

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 80138ba:	697b      	ldr	r3, [r7, #20]
 80138bc:	689b      	ldr	r3, [r3, #8]
 80138be:	613b      	str	r3, [r7, #16]

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_PERIODIC_TRANSFER;
 80138c0:	693b      	ldr	r3, [r7, #16]
 80138c2:	220a      	movs	r2, #10
 80138c4:	731a      	strb	r2, [r3, #12]

    /* Disable interrupt.  */
    UX_DISABLE_INTS
 80138c6:	2001      	movs	r0, #1
 80138c8:	f7ec fce2 	bl	8000290 <_tx_thread_interrupt_control>
 80138cc:	60f8      	str	r0, [r7, #12]

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 80138ce:	693b      	ldr	r3, [r7, #16]
 80138d0:	683a      	ldr	r2, [r7, #0]
 80138d2:	609a      	str	r2, [r3, #8]

    /* Restore interrupt.  */
    UX_RESTORE_INTS
 80138d4:	68f8      	ldr	r0, [r7, #12]
 80138d6:	f7ec fcdb 	bl	8000290 <_tx_thread_interrupt_control>

    /* There is no need to wake up the stm32 controller on this transfer
       since periodic transactions will be picked up when the interrupt
       tree is scanned.  */
    return(UX_SUCCESS);
 80138da:	2300      	movs	r3, #0
}
 80138dc:	4618      	mov	r0, r3
 80138de:	3718      	adds	r7, #24
 80138e0:	46bd      	mov	sp, r7
 80138e2:	bd80      	pop	{r7, pc}

080138e4 <_ux_hcd_stm32_request_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 80138e4:	b580      	push	{r7, lr}
 80138e6:	b084      	sub	sp, #16
 80138e8:	af00      	add	r7, sp, #0
 80138ea:	6078      	str	r0, [r7, #4]
 80138ec:	6039      	str	r1, [r7, #0]

UX_ENDPOINT     *endpoint;
UINT            status;

    /* Device Connection Status.  */
    if (hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED)
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80138f2:	f003 0301 	and.w	r3, r3, #1
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d02b      	beq.n	8013952 <_ux_hcd_stm32_request_transfer+0x6e>
    {

        /* Get the pointer to the Endpoint.  */
        endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 80138fa:	683b      	ldr	r3, [r7, #0]
 80138fc:	685b      	ldr	r3, [r3, #4]
 80138fe:	60bb      	str	r3, [r7, #8]

        /* We reset the actual length field of the transfer request as a safety measure.  */
        transfer_request -> ux_transfer_request_actual_length =  0;
 8013900:	683b      	ldr	r3, [r7, #0]
 8013902:	2200      	movs	r2, #0
 8013904:	611a      	str	r2, [r3, #16]

        /* Isolate the endpoint type and route the transfer request.  */
        switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 8013906:	68bb      	ldr	r3, [r7, #8]
 8013908:	699b      	ldr	r3, [r3, #24]
 801390a:	f003 0303 	and.w	r3, r3, #3
 801390e:	2b03      	cmp	r3, #3
 8013910:	d81c      	bhi.n	801394c <_ux_hcd_stm32_request_transfer+0x68>
 8013912:	a201      	add	r2, pc, #4	@ (adr r2, 8013918 <_ux_hcd_stm32_request_transfer+0x34>)
 8013914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013918:	08013929 	.word	0x08013929
 801391c:	08013941 	.word	0x08013941
 8013920:	08013935 	.word	0x08013935
 8013924:	08013941 	.word	0x08013941
        {

        case UX_CONTROL_ENDPOINT:

            status =  _ux_hcd_stm32_request_control_transfer(hcd_stm32, transfer_request);
 8013928:	6839      	ldr	r1, [r7, #0]
 801392a:	6878      	ldr	r0, [r7, #4]
 801392c:	f7ff fdf8 	bl	8013520 <_ux_hcd_stm32_request_control_transfer>
 8013930:	60f8      	str	r0, [r7, #12]
            break;
 8013932:	e010      	b.n	8013956 <_ux_hcd_stm32_request_transfer+0x72>


        case UX_BULK_ENDPOINT:

            status =  _ux_hcd_stm32_request_bulk_transfer(hcd_stm32, transfer_request);
 8013934:	6839      	ldr	r1, [r7, #0]
 8013936:	6878      	ldr	r0, [r7, #4]
 8013938:	f7ff fda5 	bl	8013486 <_ux_hcd_stm32_request_bulk_transfer>
 801393c:	60f8      	str	r0, [r7, #12]
            break;
 801393e:	e00a      	b.n	8013956 <_ux_hcd_stm32_request_transfer+0x72>

        case UX_INTERRUPT_ENDPOINT:
        case UX_ISOCHRONOUS_ENDPOINT:

            status =  _ux_hcd_stm32_request_periodic_transfer(hcd_stm32, transfer_request);
 8013940:	6839      	ldr	r1, [r7, #0]
 8013942:	6878      	ldr	r0, [r7, #4]
 8013944:	f7ff ffb1 	bl	80138aa <_ux_hcd_stm32_request_periodic_transfer>
 8013948:	60f8      	str	r0, [r7, #12]
            break;
 801394a:	e004      	b.n	8013956 <_ux_hcd_stm32_request_transfer+0x72>

        default:

            status =  UX_ERROR;
 801394c:	23ff      	movs	r3, #255	@ 0xff
 801394e:	60fb      	str	r3, [r7, #12]
 8013950:	e001      	b.n	8013956 <_ux_hcd_stm32_request_transfer+0x72>
    }
    else
    {

        /* Error, no device attached.  */
        status = UX_NO_DEVICE_CONNECTED;
 8013952:	235f      	movs	r3, #95	@ 0x5f
 8013954:	60fb      	str	r3, [r7, #12]

    }

    return(status);
 8013956:	68fb      	ldr	r3, [r7, #12]
}
 8013958:	4618      	mov	r0, r3
 801395a:	3710      	adds	r7, #16
 801395c:	46bd      	mov	sp, r7
 801395e:	bd80      	pop	{r7, pc}

08013960 <_ux_hcd_stm32_transfer_abort>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_transfer_abort(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8013960:	b580      	push	{r7, lr}
 8013962:	b084      	sub	sp, #16
 8013964:	af00      	add	r7, sp, #0
 8013966:	6078      	str	r0, [r7, #4]
 8013968:	6039      	str	r1, [r7, #0]
UX_ENDPOINT         *endpoint;
UX_HCD_STM32_ED     *ed;


    /* Get the pointer to the endpoint associated with the transfer request.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 801396a:	683b      	ldr	r3, [r7, #0]
 801396c:	685b      	ldr	r3, [r3, #4]
 801396e:	60fb      	str	r3, [r7, #12]

    /* From the endpoint container, get the address of the physical endpoint.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	689b      	ldr	r3, [r3, #8]
 8013974:	60bb      	str	r3, [r7, #8]

    /* Check if this physical endpoint has been initialized properly!  */
    if (ed == UX_NULL)
 8013976:	68bb      	ldr	r3, [r7, #8]
 8013978:	2b00      	cmp	r3, #0
 801397a:	d106      	bne.n	801398a <_ux_hcd_stm32_transfer_abort+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_ENDPOINT_HANDLE_UNKNOWN);
 801397c:	2253      	movs	r2, #83	@ 0x53
 801397e:	2101      	movs	r1, #1
 8013980:	2002      	movs	r0, #2
 8013982:	f7fd feb9 	bl	80116f8 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 8013986:	2353      	movs	r3, #83	@ 0x53
 8013988:	e00e      	b.n	80139a8 <_ux_hcd_stm32_transfer_abort+0x48>
    }

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_ABORTED;
 801398a:	68bb      	ldr	r3, [r7, #8]
 801398c:	2202      	movs	r2, #2
 801398e:	731a      	strb	r2, [r3, #12]

    /* Halt the host channel.  */
    HAL_HCD_HC_Halt(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013994:	68bb      	ldr	r3, [r7, #8]
 8013996:	7b5b      	ldrb	r3, [r3, #13]
 8013998:	4619      	mov	r1, r3
 801399a:	4610      	mov	r0, r2
 801399c:	f7ef fbcb 	bl	8003136 <HAL_HCD_HC_Halt>

    /* Wait for the controller to finish the current frame processing.  */
    _ux_utility_delay_ms(1);
 80139a0:	2001      	movs	r0, #1
 80139a2:	f7fd ff7d 	bl	80118a0 <_ux_utility_delay_ms>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 80139a6:	2300      	movs	r3, #0
}
 80139a8:	4618      	mov	r0, r3
 80139aa:	3710      	adds	r7, #16
 80139ac:	46bd      	mov	sp, r7
 80139ae:	bd80      	pop	{r7, pc}

080139b0 <MX_USBX_Host_Init>:
  * @brief  Application USBX Host Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_USBX_Host_Init(VOID *memory_ptr)
{
 80139b0:	b580      	push	{r7, lr}
 80139b2:	b086      	sub	sp, #24
 80139b4:	af00      	add	r7, sp, #0
 80139b6:	6078      	str	r0, [r7, #4]
  UINT ret = UX_SUCCESS;
 80139b8:	2300      	movs	r3, #0
 80139ba:	617b      	str	r3, [r7, #20]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	613b      	str	r3, [r7, #16]
  /* USER CODE BEGIN MX_USBX_Host_MEM_POOL */
  char *pointer;
  /* USER CODE END MX_USBX_Host_MEM_POOL */

  /* USER CODE BEGIN MX_USBX_Host_Init */
  if (tx_byte_allocate(byte_pool, (VOID **)&pointer,
 80139c0:	f107 010c 	add.w	r1, r7, #12
 80139c4:	2300      	movs	r3, #0
 80139c6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80139ca:	6938      	ldr	r0, [r7, #16]
 80139cc:	f7fa fe4e 	bl	800e66c <_txe_byte_allocate>
 80139d0:	4603      	mov	r3, r0
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d001      	beq.n	80139da <MX_USBX_Host_Init+0x2a>
                       USBX_MEMORY_SIZE, TX_NO_WAIT) != TX_SUCCESS)
  {
    return TX_POOL_ERROR;
 80139d6:	2302      	movs	r3, #2
 80139d8:	e010      	b.n	80139fc <MX_USBX_Host_Init+0x4c>
  }
  /* Initialize USBX memory. */
  if (ux_system_initialize(pointer, USBX_MEMORY_SIZE, UX_NULL, 0) != UX_SUCCESS)
 80139da:	68f8      	ldr	r0, [r7, #12]
 80139dc:	2300      	movs	r3, #0
 80139de:	2200      	movs	r2, #0
 80139e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80139e4:	f7fd feaa 	bl	801173c <_ux_system_initialize>
 80139e8:	4603      	mov	r3, r0
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d001      	beq.n	80139f2 <MX_USBX_Host_Init+0x42>
  {
    return UX_ERROR;
 80139ee:	23ff      	movs	r3, #255	@ 0xff
 80139f0:	e004      	b.n	80139fc <MX_USBX_Host_Init+0x4c>
  }

  ret = lgc_interface_printer_init();
 80139f2:	f004 fc89 	bl	8018308 <lgc_interface_printer_init>
 80139f6:	4603      	mov	r3, r0
 80139f8:	617b      	str	r3, [r7, #20]
  /* USER CODE END MX_USBX_Host_Init */

  return ret;
 80139fa:	697b      	ldr	r3, [r7, #20]
}
 80139fc:	4618      	mov	r0, r3
 80139fe:	3718      	adds	r7, #24
 8013a00:	46bd      	mov	sp, r7
 8013a02:	bd80      	pop	{r7, pc}

08013a04 <lgc_hmi_update_task_entry>:
static void hmi_set_current_page(uint8_t page);
//-------------------------------------------------------------------------------
// task definition
//-------------------------------------------------------------------------------
void lgc_hmi_update_task_entry(void *param)
{
 8013a04:	b580      	push	{r7, lr}
 8013a06:	b08e      	sub	sp, #56	@ 0x38
 8013a08:	af02      	add	r7, sp, #8
 8013a0a:	6078      	str	r0, [r7, #4]
    lgc_measurements_t *measurements;
    lgc_t state_data;
    measurements = osAllocMem(sizeof(lgc_measurements_t));
 8013a0c:	f240 70dc 	movw	r0, #2012	@ 0x7dc
 8013a10:	f000 fe6c 	bl	80146ec <osAllocMem>
 8013a14:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (measurements == NULL)
 8013a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d104      	bne.n	8013a26 <lgc_hmi_update_task_entry+0x22>
    {
        for (;;)
        {
            osDelayTask(1000);
 8013a1c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8013a20:	f004 fe6c 	bl	80186fc <osDelayTask>
 8013a24:	e7fa      	b.n	8013a1c <lgc_hmi_update_task_entry+0x18>
    }
    // TO-DO: Implement periodic updates to HMI if needed
    for (;;)
    {
        // wait for update event
        osWaitForEventBits(&events, LGC_HMI_UPDATE_REQUIRED, TRUE, TRUE, INFINITE_DELAY);
 8013a26:	f04f 33ff 	mov.w	r3, #4294967295
 8013a2a:	9300      	str	r3, [sp, #0]
 8013a2c:	2301      	movs	r3, #1
 8013a2e:	2201      	movs	r2, #1
 8013a30:	2120      	movs	r1, #32
 8013a32:	481e      	ldr	r0, [pc, #120]	@ (8013aac <lgc_hmi_update_task_entry+0xa8>)
 8013a34:	f004 feba 	bl	80187ac <osWaitForEventBits>
        // state machine
        switch (hmi_page)
 8013a38:	4b1d      	ldr	r3, [pc, #116]	@ (8013ab0 <lgc_hmi_update_task_entry+0xac>)
 8013a3a:	781b      	ldrb	r3, [r3, #0]
 8013a3c:	2b01      	cmp	r3, #1
 8013a3e:	d132      	bne.n	8013aa6 <lgc_hmi_update_task_entry+0xa2>
        {
        case HMI_PAGE1:
        {
            // get measurements
            lgc_get_measurements(measurements);
 8013a40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013a42:	f000 fdff 	bl	8014644 <lgc_get_measurements>
            // get state data
            lgc_get_state_data(&state_data);
 8013a46:	f107 030c 	add.w	r3, r7, #12
 8013a4a:	4618      	mov	r0, r3
 8013a4c:	f000 fe12 	bl	8014674 <lgc_get_state_data>
            // send to HMI
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_ICON_SPEEP, state_data.speed_motor);
 8013a50:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013a54:	461a      	mov	r2, r3
 8013a56:	f241 1111 	movw	r1, #4369	@ 0x1111
 8013a5a:	4816      	ldr	r0, [pc, #88]	@ (8013ab4 <lgc_hmi_update_task_entry+0xb0>)
 8013a5c:	f001 fab4 	bl	8014fc8 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_BATCH_COUNT, measurements->current_batch_index);
 8013a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a62:	881b      	ldrh	r3, [r3, #0]
 8013a64:	461a      	mov	r2, r3
 8013a66:	f241 0150 	movw	r1, #4176	@ 0x1050
 8013a6a:	4812      	ldr	r0, [pc, #72]	@ (8013ab4 <lgc_hmi_update_task_entry+0xb0>)
 8013a6c:	f001 faac 	bl	8014fc8 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_LEATHER_COUNT, measurements->current_leather_index);
 8013a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a72:	885b      	ldrh	r3, [r3, #2]
 8013a74:	461a      	mov	r2, r3
 8013a76:	f241 0151 	movw	r1, #4177	@ 0x1051
 8013a7a:	480e      	ldr	r0, [pc, #56]	@ (8013ab4 <lgc_hmi_update_task_entry+0xb0>)
 8013a7c:	f001 faa4 	bl	8014fc8 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_CURRENT_LEATHER_AREA, (uint16_t)(measurements->current_leather_area * 100)); // assuming area in cm, sending as integer
 8013a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a82:	edd3 7a01 	vldr	s15, [r3, #4]
 8013a86:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8013ab8 <lgc_hmi_update_task_entry+0xb4>
 8013a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013a8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013a92:	ee17 3a90 	vmov	r3, s15
 8013a96:	b29b      	uxth	r3, r3
 8013a98:	461a      	mov	r2, r3
 8013a9a:	f44f 5183 	mov.w	r1, #4192	@ 0x1060
 8013a9e:	4805      	ldr	r0, [pc, #20]	@ (8013ab4 <lgc_hmi_update_task_entry+0xb0>)
 8013aa0:	f001 fa92 	bl	8014fc8 <dwin_write_vp_u16>
        }
        break;
 8013aa4:	e000      	b.n	8013aa8 <lgc_hmi_update_task_entry+0xa4>

        default:
            break;
 8013aa6:	bf00      	nop
        osWaitForEventBits(&events, LGC_HMI_UPDATE_REQUIRED, TRUE, TRUE, INFINITE_DELAY);
 8013aa8:	e7bd      	b.n	8013a26 <lgc_hmi_update_task_entry+0x22>
 8013aaa:	bf00      	nop
 8013aac:	200165cc 	.word	0x200165cc
 8013ab0:	200165c4 	.word	0x200165c4
 8013ab4:	20016404 	.word	0x20016404
 8013ab8:	42c80000 	.word	0x42c80000

08013abc <lgc_hmi_task_entry>:
        }
    }
}
void lgc_hmi_task_entry(void *param)
{
 8013abc:	b580      	push	{r7, lr}
 8013abe:	b086      	sub	sp, #24
 8013ac0:	af00      	add	r7, sp, #0
 8013ac2:	6078      	str	r0, [r7, #4]
    dwin_evt_t msg = {0};
 8013ac4:	f107 0308 	add.w	r3, r7, #8
 8013ac8:	2200      	movs	r2, #0
 8013aca:	601a      	str	r2, [r3, #0]
 8013acc:	605a      	str	r2, [r3, #4]
 8013ace:	609a      	str	r2, [r3, #8]
 8013ad0:	60da      	str	r2, [r3, #12]

    for (;;)
    {
        if (osReceiveFromQueue(&hmi_msg, &msg, INFINITE_DELAY) != TRUE)
 8013ad2:	f107 0308 	add.w	r3, r7, #8
 8013ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8013ada:	4619      	mov	r1, r3
 8013adc:	480a      	ldr	r0, [pc, #40]	@ (8013b08 <lgc_hmi_task_entry+0x4c>)
 8013ade:	f004 ff85 	bl	80189ec <osReceiveFromQueue>
 8013ae2:	4603      	mov	r3, r0
 8013ae4:	2b01      	cmp	r3, #1
 8013ae6:	d10d      	bne.n	8013b04 <lgc_hmi_task_entry+0x48>
        {
            continue;
        }

        switch (msg.addr)
 8013ae8:	897b      	ldrh	r3, [r7, #10]
 8013aea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
            break;
        }
        }

        /*release memory*/
        osFreeMem(&msg.data);
 8013aee:	f107 0308 	add.w	r3, r7, #8
 8013af2:	3308      	adds	r3, #8
 8013af4:	4618      	mov	r0, r3
 8013af6:	f000 fe19 	bl	801472c <osFreeMem>
        /* code */
        osDelayTask(1000);
 8013afa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8013afe:	f004 fdfd 	bl	80186fc <osDelayTask>
 8013b02:	e7e6      	b.n	8013ad2 <lgc_hmi_task_entry+0x16>
            continue;
 8013b04:	bf00      	nop
        if (osReceiveFromQueue(&hmi_msg, &msg, INFINITE_DELAY) != TRUE)
 8013b06:	e7e4      	b.n	8013ad2 <lgc_hmi_task_entry+0x16>
 8013b08:	20015fcc 	.word	0x20015fcc

08013b0c <lgc_dwin_uart_transmit>:
/*---------------------------------------------------------------------------*/
/* Implementacin HAL                                                        */
/*---------------------------------------------------------------------------*/

uint32_t lgc_dwin_uart_transmit(uint8_t *data, uint16_t len)
{
 8013b0c:	b580      	push	{r7, lr}
 8013b0e:	b082      	sub	sp, #8
 8013b10:	af00      	add	r7, sp, #0
 8013b12:	6078      	str	r0, [r7, #4]
 8013b14:	460b      	mov	r3, r1
 8013b16:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit_DMA(&huart6, (uint8_t *)data, len);
 8013b18:	887b      	ldrh	r3, [r7, #2]
 8013b1a:	461a      	mov	r2, r3
 8013b1c:	6879      	ldr	r1, [r7, #4]
 8013b1e:	4809      	ldr	r0, [pc, #36]	@ (8013b44 <lgc_dwin_uart_transmit+0x38>)
 8013b20:	f7f4 fb46 	bl	80081b0 <HAL_UART_Transmit_DMA>
    /*wait for transmit finish*/
    if (osWaitForSemaphore(&tx_cplt_flag, INFINITE_DELAY) != TRUE)
 8013b24:	f04f 31ff 	mov.w	r1, #4294967295
 8013b28:	4807      	ldr	r0, [pc, #28]	@ (8013b48 <lgc_dwin_uart_transmit+0x3c>)
 8013b2a:	f004 fe9d 	bl	8018868 <osWaitForSemaphore>
 8013b2e:	4603      	mov	r3, r0
 8013b30:	2b01      	cmp	r3, #1
 8013b32:	d001      	beq.n	8013b38 <lgc_dwin_uart_transmit+0x2c>
    {
        return 0;
 8013b34:	2300      	movs	r3, #0
 8013b36:	e000      	b.n	8013b3a <lgc_dwin_uart_transmit+0x2e>
    }

    return len;
 8013b38:	887b      	ldrh	r3, [r7, #2]
}
 8013b3a:	4618      	mov	r0, r3
 8013b3c:	3708      	adds	r7, #8
 8013b3e:	46bd      	mov	sp, r7
 8013b40:	bd80      	pop	{r7, pc}
 8013b42:	bf00      	nop
 8013b44:	200153a8 	.word	0x200153a8
 8013b48:	200164fc 	.word	0x200164fc

08013b4c <lgc_dwin_get_tick>:

uint32_t lgc_dwin_get_tick(void)
{
 8013b4c:	b580      	push	{r7, lr}
 8013b4e:	af00      	add	r7, sp, #0
    return osGetSystemTime();
 8013b50:	f004 ff74 	bl	8018a3c <osGetSystemTime>
 8013b54:	4603      	mov	r3, r0
}
 8013b56:	4618      	mov	r0, r3
 8013b58:	bd80      	pop	{r7, pc}
	...

08013b5c <lgc_dwin_lock>:
void lgc_dwin_lock(void)
{
 8013b5c:	b580      	push	{r7, lr}
 8013b5e:	af00      	add	r7, sp, #0
    osAcquireMutex(&dwin_mutex);
 8013b60:	4802      	ldr	r0, [pc, #8]	@ (8013b6c <lgc_dwin_lock+0x10>)
 8013b62:	f004 fecf 	bl	8018904 <osAcquireMutex>
}
 8013b66:	bf00      	nop
 8013b68:	bd80      	pop	{r7, pc}
 8013b6a:	bf00      	nop
 8013b6c:	20016490 	.word	0x20016490

08013b70 <lgc_dwin_unlock>:
void lgc_dwin_unlock(void)
{
 8013b70:	b580      	push	{r7, lr}
 8013b72:	af00      	add	r7, sp, #0
    osReleaseMutex(&dwin_mutex);
 8013b74:	4802      	ldr	r0, [pc, #8]	@ (8013b80 <lgc_dwin_unlock+0x10>)
 8013b76:	f004 fed2 	bl	801891e <osReleaseMutex>
}
 8013b7a:	bf00      	nop
 8013b7c:	bd80      	pop	{r7, pc}
 8013b7e:	bf00      	nop
 8013b80:	20016490 	.word	0x20016490

08013b84 <lgc_dwin_signal>:

bool lgc_dwin_signal(uint32_t timeout)
{
 8013b84:	b580      	push	{r7, lr}
 8013b86:	b082      	sub	sp, #8
 8013b88:	af00      	add	r7, sp, #0
 8013b8a:	6078      	str	r0, [r7, #4]
    return (osWaitForSemaphore(&dwin_response, timeout) == TRUE);
 8013b8c:	6879      	ldr	r1, [r7, #4]
 8013b8e:	4806      	ldr	r0, [pc, #24]	@ (8013ba8 <lgc_dwin_signal+0x24>)
 8013b90:	f004 fe6a 	bl	8018868 <osWaitForSemaphore>
 8013b94:	4603      	mov	r3, r0
 8013b96:	2b01      	cmp	r3, #1
 8013b98:	bf0c      	ite	eq
 8013b9a:	2301      	moveq	r3, #1
 8013b9c:	2300      	movne	r3, #0
 8013b9e:	b2db      	uxtb	r3, r3
}
 8013ba0:	4618      	mov	r0, r3
 8013ba2:	3708      	adds	r7, #8
 8013ba4:	46bd      	mov	sp, r7
 8013ba6:	bd80      	pop	{r7, pc}
 8013ba8:	200164c4 	.word	0x200164c4

08013bac <lgc_dwin_signal_set>:

void lgc_dwin_signal_set(void)
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	af00      	add	r7, sp, #0
    osReleaseSemaphore(&dwin_response);
 8013bb0:	4802      	ldr	r0, [pc, #8]	@ (8013bbc <lgc_dwin_signal_set+0x10>)
 8013bb2:	f004 fe83 	bl	80188bc <osReleaseSemaphore>
}
 8013bb6:	bf00      	nop
 8013bb8:	bd80      	pop	{r7, pc}
 8013bba:	bf00      	nop
 8013bbc:	200164c4 	.word	0x200164c4

08013bc0 <lgc_dwin_new_data_signal>:

/* Semforo para nuevos datos (Consumidor) */
void lgc_dwin_new_data_signal(void)
{
 8013bc0:	b580      	push	{r7, lr}
 8013bc2:	af00      	add	r7, sp, #0
    // Espera infinita hasta que llegue algo
    osWaitForSemaphore(&dwin_new_data_flag, INFINITE_DELAY);
 8013bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8013bc8:	4802      	ldr	r0, [pc, #8]	@ (8013bd4 <lgc_dwin_new_data_signal+0x14>)
 8013bca:	f004 fe4d 	bl	8018868 <osWaitForSemaphore>
}
 8013bce:	bf00      	nop
 8013bd0:	bd80      	pop	{r7, pc}
 8013bd2:	bf00      	nop
 8013bd4:	200164e0 	.word	0x200164e0

08013bd8 <lgc_dwin_new_data_signal_set>:

/* Semforo para nuevos datos (Productor - ISR) */
void lgc_dwin_new_data_signal_set(void)
{
 8013bd8:	b580      	push	{r7, lr}
 8013bda:	af00      	add	r7, sp, #0
    // IMPORTANTE: Si tu RTOS tiene funciones "FromISR", salas aqu.
    // ThreadX osReleaseSemaphore suele ser seguro en ISR, pero verifica tu port.
    osReleaseSemaphore(&dwin_new_data_flag);
 8013bdc:	4802      	ldr	r0, [pc, #8]	@ (8013be8 <lgc_dwin_new_data_signal_set+0x10>)
 8013bde:	f004 fe6d 	bl	80188bc <osReleaseSemaphore>
}
 8013be2:	bf00      	nop
 8013be4:	bd80      	pop	{r7, pc}
 8013be6:	bf00      	nop
 8013be8:	200164e0 	.word	0x200164e0

08013bec <lgc_dwin_process_task_entry>:

static void lgc_dwin_process_task_entry(void *param)
{
 8013bec:	b580      	push	{r7, lr}
 8013bee:	b082      	sub	sp, #8
 8013bf0:	af00      	add	r7, sp, #0
 8013bf2:	6078      	str	r0, [r7, #4]
    dwin_register_callback(&dwin_hmi, on_dwin_event, NULL);
 8013bf4:	2200      	movs	r2, #0
 8013bf6:	4904      	ldr	r1, [pc, #16]	@ (8013c08 <lgc_dwin_process_task_entry+0x1c>)
 8013bf8:	4804      	ldr	r0, [pc, #16]	@ (8013c0c <lgc_dwin_process_task_entry+0x20>)
 8013bfa:	f001 f8d8 	bl	8014dae <dwin_register_callback>
    for (;;)
    {
        dwin_process(&dwin_hmi);
 8013bfe:	4803      	ldr	r0, [pc, #12]	@ (8013c0c <lgc_dwin_process_task_entry+0x20>)
 8013c00:	f001 f940 	bl	8014e84 <dwin_process>
 8013c04:	e7fb      	b.n	8013bfe <lgc_dwin_process_task_entry+0x12>
 8013c06:	bf00      	nop
 8013c08:	08013c11 	.word	0x08013c11
 8013c0c:	20016404 	.word	0x20016404

08013c10 <on_dwin_event>:
}
/*---------------------------------------------------------------------------*/
/* hmi callbacks                                                             */
/*---------------------------------------------------------------------------*/
static void on_dwin_event(dwin_evt_t *evt, void *ctx)
{
 8013c10:	b580      	push	{r7, lr}
 8013c12:	b082      	sub	sp, #8
 8013c14:	af00      	add	r7, sp, #0
 8013c16:	6078      	str	r0, [r7, #4]
 8013c18:	6039      	str	r1, [r7, #0]
    lgc_hmi_send_msg(evt);
 8013c1a:	6878      	ldr	r0, [r7, #4]
 8013c1c:	f000 f92a 	bl	8013e74 <lgc_hmi_send_msg>
}
 8013c20:	bf00      	nop
 8013c22:	3708      	adds	r7, #8
 8013c24:	46bd      	mov	sp, r7
 8013c26:	bd80      	pop	{r7, pc}

08013c28 <lgc_dwin_uart_ErrorCallback>:
//-------------------------------------------------------------------------------
// hadrware callback
//-------------------------------------------------------------------------------
static void lgc_dwin_uart_ErrorCallback(UART_HandleTypeDef *huart)

{
 8013c28:	b580      	push	{r7, lr}
 8013c2a:	b082      	sub	sp, #8
 8013c2c:	af00      	add	r7, sp, #0
 8013c2e:	6078      	str	r0, [r7, #4]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 8013c30:	2280      	movs	r2, #128	@ 0x80
 8013c32:	4904      	ldr	r1, [pc, #16]	@ (8013c44 <lgc_dwin_uart_ErrorCallback+0x1c>)
 8013c34:	4804      	ldr	r0, [pc, #16]	@ (8013c48 <lgc_dwin_uart_ErrorCallback+0x20>)
 8013c36:	f7f4 fb37 	bl	80082a8 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8013c3a:	bf00      	nop
 8013c3c:	3708      	adds	r7, #8
 8013c3e:	46bd      	mov	sp, r7
 8013c40:	bd80      	pop	{r7, pc}
 8013c42:	bf00      	nop
 8013c44:	20016518 	.word	0x20016518
 8013c48:	200153a8 	.word	0x200153a8

08013c4c <lgc_dwin_uart_RxEventCallback>:

static void lgc_dwin_uart_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Pos)
{
 8013c4c:	b580      	push	{r7, lr}
 8013c4e:	b082      	sub	sp, #8
 8013c50:	af00      	add	r7, sp, #0
 8013c52:	6078      	str	r0, [r7, #4]
 8013c54:	460b      	mov	r3, r1
 8013c56:	807b      	strh	r3, [r7, #2]
    // push data
    dwin_rx_push_ex(&dwin_hmi, uart_rx, Pos);
 8013c58:	887b      	ldrh	r3, [r7, #2]
 8013c5a:	461a      	mov	r2, r3
 8013c5c:	4907      	ldr	r1, [pc, #28]	@ (8013c7c <lgc_dwin_uart_RxEventCallback+0x30>)
 8013c5e:	4808      	ldr	r0, [pc, #32]	@ (8013c80 <lgc_dwin_uart_RxEventCallback+0x34>)
 8013c60:	f001 f8ba 	bl	8014dd8 <dwin_rx_push_ex>
    // notify
    dwin_rx_notify(&dwin_hmi);
 8013c64:	4806      	ldr	r0, [pc, #24]	@ (8013c80 <lgc_dwin_uart_RxEventCallback+0x34>)
 8013c66:	f001 f8d4 	bl	8014e12 <dwin_rx_notify>
    // receive another data
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 8013c6a:	2280      	movs	r2, #128	@ 0x80
 8013c6c:	4903      	ldr	r1, [pc, #12]	@ (8013c7c <lgc_dwin_uart_RxEventCallback+0x30>)
 8013c6e:	4805      	ldr	r0, [pc, #20]	@ (8013c84 <lgc_dwin_uart_RxEventCallback+0x38>)
 8013c70:	f7f4 fb1a 	bl	80082a8 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8013c74:	bf00      	nop
 8013c76:	3708      	adds	r7, #8
 8013c78:	46bd      	mov	sp, r7
 8013c7a:	bd80      	pop	{r7, pc}
 8013c7c:	20016518 	.word	0x20016518
 8013c80:	20016404 	.word	0x20016404
 8013c84:	200153a8 	.word	0x200153a8

08013c88 <lgc_hmi_init>:
//-------------------------------------------------------------------------------
// public functions
//-------------------------------------------------------------------------------
error_t lgc_hmi_init(void)
{
 8013c88:	b590      	push	{r4, r7, lr}
 8013c8a:	b085      	sub	sp, #20
 8013c8c:	af00      	add	r7, sp, #0
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8013c8e:	4b5a      	ldr	r3, [pc, #360]	@ (8013df8 <lgc_hmi_init+0x170>)
 8013c90:	463c      	mov	r4, r7
 8013c92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013c94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // 1. Inicializar la interfaz
    dwin_hal.uart_transmit = lgc_dwin_uart_transmit;
 8013c98:	4b58      	ldr	r3, [pc, #352]	@ (8013dfc <lgc_hmi_init+0x174>)
 8013c9a:	4a59      	ldr	r2, [pc, #356]	@ (8013e00 <lgc_hmi_init+0x178>)
 8013c9c:	601a      	str	r2, [r3, #0]
    dwin_hal.get_tick_ms = lgc_dwin_get_tick;
 8013c9e:	4b57      	ldr	r3, [pc, #348]	@ (8013dfc <lgc_hmi_init+0x174>)
 8013ca0:	4a58      	ldr	r2, [pc, #352]	@ (8013e04 <lgc_hmi_init+0x17c>)
 8013ca2:	605a      	str	r2, [r3, #4]
    dwin_hal.lock = lgc_dwin_lock;
 8013ca4:	4b55      	ldr	r3, [pc, #340]	@ (8013dfc <lgc_hmi_init+0x174>)
 8013ca6:	4a58      	ldr	r2, [pc, #352]	@ (8013e08 <lgc_hmi_init+0x180>)
 8013ca8:	609a      	str	r2, [r3, #8]
    dwin_hal.unlock = lgc_dwin_unlock;
 8013caa:	4b54      	ldr	r3, [pc, #336]	@ (8013dfc <lgc_hmi_init+0x174>)
 8013cac:	4a57      	ldr	r2, [pc, #348]	@ (8013e0c <lgc_hmi_init+0x184>)
 8013cae:	60da      	str	r2, [r3, #12]
    dwin_hal.sem_signal = lgc_dwin_signal_set;
 8013cb0:	4b52      	ldr	r3, [pc, #328]	@ (8013dfc <lgc_hmi_init+0x174>)
 8013cb2:	4a57      	ldr	r2, [pc, #348]	@ (8013e10 <lgc_hmi_init+0x188>)
 8013cb4:	615a      	str	r2, [r3, #20]
    dwin_hal.sem_wait = lgc_dwin_signal;
 8013cb6:	4b51      	ldr	r3, [pc, #324]	@ (8013dfc <lgc_hmi_init+0x174>)
 8013cb8:	4a56      	ldr	r2, [pc, #344]	@ (8013e14 <lgc_hmi_init+0x18c>)
 8013cba:	611a      	str	r2, [r3, #16]

    /* Configuracin de bloqueo en RX */
    dwin_hal.sem_new_data_wait = lgc_dwin_new_data_signal;
 8013cbc:	4b4f      	ldr	r3, [pc, #316]	@ (8013dfc <lgc_hmi_init+0x174>)
 8013cbe:	4a56      	ldr	r2, [pc, #344]	@ (8013e18 <lgc_hmi_init+0x190>)
 8013cc0:	619a      	str	r2, [r3, #24]
    dwin_hal.sem_new_data_signal = lgc_dwin_new_data_signal_set;
 8013cc2:	4b4e      	ldr	r3, [pc, #312]	@ (8013dfc <lgc_hmi_init+0x174>)
 8013cc4:	4a55      	ldr	r2, [pc, #340]	@ (8013e1c <lgc_hmi_init+0x194>)
 8013cc6:	61da      	str	r2, [r3, #28]

    if (dwin_init(&dwin_hmi, &dwin_hal, dwin_fifo_mem, DWIN_BUFFER_SIZE) != DWIN_OK)
 8013cc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013ccc:	4a54      	ldr	r2, [pc, #336]	@ (8013e20 <lgc_hmi_init+0x198>)
 8013cce:	494b      	ldr	r1, [pc, #300]	@ (8013dfc <lgc_hmi_init+0x174>)
 8013cd0:	4854      	ldr	r0, [pc, #336]	@ (8013e24 <lgc_hmi_init+0x19c>)
 8013cd2:	f001 f839 	bl	8014d48 <dwin_init>
 8013cd6:	4603      	mov	r3, r0
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d001      	beq.n	8013ce0 <lgc_hmi_init+0x58>
    {
        return ERROR_FAILURE;
 8013cdc:	2301      	movs	r3, #1
 8013cde:	e087      	b.n	8013df0 <lgc_hmi_init+0x168>
    }

    /* Crear primitivas OS */
    if (osCreateSemaphore(&tx_cplt_flag, 0) != TRUE)
 8013ce0:	2100      	movs	r1, #0
 8013ce2:	4851      	ldr	r0, [pc, #324]	@ (8013e28 <lgc_hmi_init+0x1a0>)
 8013ce4:	f004 fda8 	bl	8018838 <osCreateSemaphore>
 8013ce8:	4603      	mov	r3, r0
 8013cea:	2b01      	cmp	r3, #1
 8013cec:	d001      	beq.n	8013cf2 <lgc_hmi_init+0x6a>
    {
        return ERROR_FAILURE;
 8013cee:	2301      	movs	r3, #1
 8013cf0:	e07e      	b.n	8013df0 <lgc_hmi_init+0x168>
    }
    if (osCreateSemaphore(&dwin_response, 0) != TRUE)
 8013cf2:	2100      	movs	r1, #0
 8013cf4:	484d      	ldr	r0, [pc, #308]	@ (8013e2c <lgc_hmi_init+0x1a4>)
 8013cf6:	f004 fd9f 	bl	8018838 <osCreateSemaphore>
 8013cfa:	4603      	mov	r3, r0
 8013cfc:	2b01      	cmp	r3, #1
 8013cfe:	d001      	beq.n	8013d04 <lgc_hmi_init+0x7c>
    {
        return ERROR_FAILURE;
 8013d00:	2301      	movs	r3, #1
 8013d02:	e075      	b.n	8013df0 <lgc_hmi_init+0x168>
    }
    if (osCreateMutex(&dwin_mutex) != TRUE)
 8013d04:	484a      	ldr	r0, [pc, #296]	@ (8013e30 <lgc_hmi_init+0x1a8>)
 8013d06:	f004 fde5 	bl	80188d4 <osCreateMutex>
 8013d0a:	4603      	mov	r3, r0
 8013d0c:	2b01      	cmp	r3, #1
 8013d0e:	d001      	beq.n	8013d14 <lgc_hmi_init+0x8c>
    {
        return ERROR_FAILURE;
 8013d10:	2301      	movs	r3, #1
 8013d12:	e06d      	b.n	8013df0 <lgc_hmi_init+0x168>
    }
    if (osCreateSemaphore(&dwin_new_data_flag, 0) != TRUE)
 8013d14:	2100      	movs	r1, #0
 8013d16:	4847      	ldr	r0, [pc, #284]	@ (8013e34 <lgc_hmi_init+0x1ac>)
 8013d18:	f004 fd8e 	bl	8018838 <osCreateSemaphore>
 8013d1c:	4603      	mov	r3, r0
 8013d1e:	2b01      	cmp	r3, #1
 8013d20:	d001      	beq.n	8013d26 <lgc_hmi_init+0x9e>
    {
        return ERROR_FAILURE;
 8013d22:	2301      	movs	r3, #1
 8013d24:	e064      	b.n	8013df0 <lgc_hmi_init+0x168>
    }

    if (osCreateQueue(&hmi_msg, "hmi msg", sizeof(dwin_evt_t), 5) != TRUE)
 8013d26:	2305      	movs	r3, #5
 8013d28:	2210      	movs	r2, #16
 8013d2a:	4943      	ldr	r1, [pc, #268]	@ (8013e38 <lgc_hmi_init+0x1b0>)
 8013d2c:	4843      	ldr	r0, [pc, #268]	@ (8013e3c <lgc_hmi_init+0x1b4>)
 8013d2e:	f004 fe01 	bl	8018934 <osCreateQueue>
 8013d32:	4603      	mov	r3, r0
 8013d34:	2b01      	cmp	r3, #1
 8013d36:	d001      	beq.n	8013d3c <lgc_hmi_init+0xb4>
    {
        return ERROR_FAILURE;
 8013d38:	2301      	movs	r3, #1
 8013d3a:	e059      	b.n	8013df0 <lgc_hmi_init+0x168>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 8013d3c:	4b2e      	ldr	r3, [pc, #184]	@ (8013df8 <lgc_hmi_init+0x170>)
 8013d3e:	463c      	mov	r4, r7
 8013d40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013d42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = DWIN_PROCESS_TASK_PRI;
 8013d46:	230b      	movs	r3, #11
 8013d48:	60fb      	str	r3, [r7, #12]
    params.stackSize = DWIN_PROCESS_TASK_STACK;
 8013d4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013d4e:	60bb      	str	r3, [r7, #8]
    dwin_process_task = osCreateTask("DWIN Process", lgc_dwin_process_task_entry, NULL, &params);
 8013d50:	463b      	mov	r3, r7
 8013d52:	2200      	movs	r2, #0
 8013d54:	493a      	ldr	r1, [pc, #232]	@ (8013e40 <lgc_hmi_init+0x1b8>)
 8013d56:	483b      	ldr	r0, [pc, #236]	@ (8013e44 <lgc_hmi_init+0x1bc>)
 8013d58:	f004 fc70 	bl	801863c <osCreateTask>
 8013d5c:	4603      	mov	r3, r0
 8013d5e:	4a3a      	ldr	r2, [pc, #232]	@ (8013e48 <lgc_hmi_init+0x1c0>)
 8013d60:	6013      	str	r3, [r2, #0]

    if (!dwin_process_task)
 8013d62:	4b39      	ldr	r3, [pc, #228]	@ (8013e48 <lgc_hmi_init+0x1c0>)
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d101      	bne.n	8013d6e <lgc_hmi_init+0xe6>
    {
        return ERROR_FAILURE;
 8013d6a:	2301      	movs	r3, #1
 8013d6c:	e040      	b.n	8013df0 <lgc_hmi_init+0x168>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 8013d6e:	4b22      	ldr	r3, [pc, #136]	@ (8013df8 <lgc_hmi_init+0x170>)
 8013d70:	463c      	mov	r4, r7
 8013d72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013d74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = LGC_HMI_TASK_PRI;
 8013d78:	230a      	movs	r3, #10
 8013d7a:	60fb      	str	r3, [r7, #12]
    params.stackSize = LGC_HMI_TASK_STACK;
 8013d7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013d80:	60bb      	str	r3, [r7, #8]
    lgc_hmi_task = osCreateTask("HMI Task", lgc_hmi_task_entry, NULL, &params);
 8013d82:	463b      	mov	r3, r7
 8013d84:	2200      	movs	r2, #0
 8013d86:	4931      	ldr	r1, [pc, #196]	@ (8013e4c <lgc_hmi_init+0x1c4>)
 8013d88:	4831      	ldr	r0, [pc, #196]	@ (8013e50 <lgc_hmi_init+0x1c8>)
 8013d8a:	f004 fc57 	bl	801863c <osCreateTask>
 8013d8e:	4603      	mov	r3, r0
 8013d90:	4a30      	ldr	r2, [pc, #192]	@ (8013e54 <lgc_hmi_init+0x1cc>)
 8013d92:	6013      	str	r3, [r2, #0]

    if (!lgc_hmi_task)
 8013d94:	4b2f      	ldr	r3, [pc, #188]	@ (8013e54 <lgc_hmi_init+0x1cc>)
 8013d96:	681b      	ldr	r3, [r3, #0]
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d101      	bne.n	8013da0 <lgc_hmi_init+0x118>
    {
        return ERROR_FAILURE;
 8013d9c:	2301      	movs	r3, #1
 8013d9e:	e027      	b.n	8013df0 <lgc_hmi_init+0x168>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 8013da0:	4b15      	ldr	r3, [pc, #84]	@ (8013df8 <lgc_hmi_init+0x170>)
 8013da2:	463c      	mov	r4, r7
 8013da4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013da6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = LGC_HMI_UPDATE_TASK_PRI;
 8013daa:	230a      	movs	r3, #10
 8013dac:	60fb      	str	r3, [r7, #12]
    params.stackSize = LGC_HMI_UPDATE_TASK_STACK;
 8013dae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013db2:	60bb      	str	r3, [r7, #8]
    lgc_hmi_update_task = osCreateTask("HMI Update Task", lgc_hmi_update_task_entry, NULL, &params);
 8013db4:	463b      	mov	r3, r7
 8013db6:	2200      	movs	r2, #0
 8013db8:	4927      	ldr	r1, [pc, #156]	@ (8013e58 <lgc_hmi_init+0x1d0>)
 8013dba:	4828      	ldr	r0, [pc, #160]	@ (8013e5c <lgc_hmi_init+0x1d4>)
 8013dbc:	f004 fc3e 	bl	801863c <osCreateTask>
 8013dc0:	4603      	mov	r3, r0
 8013dc2:	4a27      	ldr	r2, [pc, #156]	@ (8013e60 <lgc_hmi_init+0x1d8>)
 8013dc4:	6013      	str	r3, [r2, #0]
    if (!lgc_hmi_update_task)
 8013dc6:	4b26      	ldr	r3, [pc, #152]	@ (8013e60 <lgc_hmi_init+0x1d8>)
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d101      	bne.n	8013dd2 <lgc_hmi_init+0x14a>
    {
        return ERROR_FAILURE;
 8013dce:	2301      	movs	r3, #1
 8013dd0:	e00e      	b.n	8013df0 <lgc_hmi_init+0x168>
    }
    /*uart receive data*/
    HAL_UART_RegisterCallback(&huart6, HAL_UART_ERROR_CB_ID, lgc_dwin_uart_ErrorCallback);
 8013dd2:	4a24      	ldr	r2, [pc, #144]	@ (8013e64 <lgc_hmi_init+0x1dc>)
 8013dd4:	2104      	movs	r1, #4
 8013dd6:	4824      	ldr	r0, [pc, #144]	@ (8013e68 <lgc_hmi_init+0x1e0>)
 8013dd8:	f7f3 fff6 	bl	8007dc8 <HAL_UART_RegisterCallback>

    HAL_UART_RegisterRxEventCallback(&huart6, lgc_dwin_uart_RxEventCallback);
 8013ddc:	4923      	ldr	r1, [pc, #140]	@ (8013e6c <lgc_hmi_init+0x1e4>)
 8013dde:	4822      	ldr	r0, [pc, #136]	@ (8013e68 <lgc_hmi_init+0x1e0>)
 8013de0:	f7f4 f88a 	bl	8007ef8 <HAL_UART_RegisterRxEventCallback>

    /*start receive data*/
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 8013de4:	2280      	movs	r2, #128	@ 0x80
 8013de6:	4922      	ldr	r1, [pc, #136]	@ (8013e70 <lgc_hmi_init+0x1e8>)
 8013de8:	481f      	ldr	r0, [pc, #124]	@ (8013e68 <lgc_hmi_init+0x1e0>)
 8013dea:	f7f4 fa5d 	bl	80082a8 <HAL_UARTEx_ReceiveToIdle_DMA>

    return NO_ERROR;
 8013dee:	2300      	movs	r3, #0
}
 8013df0:	4618      	mov	r0, r3
 8013df2:	3714      	adds	r7, #20
 8013df4:	46bd      	mov	sp, r7
 8013df6:	bd90      	pop	{r4, r7, pc}
 8013df8:	08019060 	.word	0x08019060
 8013dfc:	20016598 	.word	0x20016598
 8013e00:	08013b0d 	.word	0x08013b0d
 8013e04:	08013b4d 	.word	0x08013b4d
 8013e08:	08013b5d 	.word	0x08013b5d
 8013e0c:	08013b71 	.word	0x08013b71
 8013e10:	08013bad 	.word	0x08013bad
 8013e14:	08013b85 	.word	0x08013b85
 8013e18:	08013bc1 	.word	0x08013bc1
 8013e1c:	08013bd9 	.word	0x08013bd9
 8013e20:	20016004 	.word	0x20016004
 8013e24:	20016404 	.word	0x20016404
 8013e28:	200164fc 	.word	0x200164fc
 8013e2c:	200164c4 	.word	0x200164c4
 8013e30:	20016490 	.word	0x20016490
 8013e34:	200164e0 	.word	0x200164e0
 8013e38:	08018c94 	.word	0x08018c94
 8013e3c:	20015fcc 	.word	0x20015fcc
 8013e40:	08013bed 	.word	0x08013bed
 8013e44:	08018c9c 	.word	0x08018c9c
 8013e48:	200165b8 	.word	0x200165b8
 8013e4c:	08013abd 	.word	0x08013abd
 8013e50:	08018cac 	.word	0x08018cac
 8013e54:	200165bc 	.word	0x200165bc
 8013e58:	08013a05 	.word	0x08013a05
 8013e5c:	08018cb8 	.word	0x08018cb8
 8013e60:	200165c0 	.word	0x200165c0
 8013e64:	08013c29 	.word	0x08013c29
 8013e68:	200153a8 	.word	0x200153a8
 8013e6c:	08013c4d 	.word	0x08013c4d
 8013e70:	20016518 	.word	0x20016518

08013e74 <lgc_hmi_send_msg>:

error_t lgc_hmi_send_msg(dwin_evt_t *evt)
{
 8013e74:	b580      	push	{r7, lr}
 8013e76:	b088      	sub	sp, #32
 8013e78:	af00      	add	r7, sp, #0
 8013e7a:	6078      	str	r0, [r7, #4]
    error_t err = NO_ERROR;
 8013e7c:	2300      	movs	r3, #0
 8013e7e:	83fb      	strh	r3, [r7, #30]

    dwin_evt_t msg = {0};
 8013e80:	f107 030c 	add.w	r3, r7, #12
 8013e84:	2200      	movs	r2, #0
 8013e86:	601a      	str	r2, [r3, #0]
 8013e88:	605a      	str	r2, [r3, #4]
 8013e8a:	609a      	str	r2, [r3, #8]
 8013e8c:	60da      	str	r2, [r3, #12]

    msg.addr = evt->addr;
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	885b      	ldrh	r3, [r3, #2]
 8013e92:	81fb      	strh	r3, [r7, #14]
    msg.cmd = evt->cmd;
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	781b      	ldrb	r3, [r3, #0]
 8013e98:	733b      	strb	r3, [r7, #12]
    msg.len = evt->len;
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	791b      	ldrb	r3, [r3, #4]
 8013e9e:	743b      	strb	r3, [r7, #16]
    msg.data_len = evt->data_len;
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	899b      	ldrh	r3, [r3, #12]
 8013ea4:	833b      	strh	r3, [r7, #24]
    /*allocate memory*/
    msg.data = osAllocMem(evt->data_len);
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	899b      	ldrh	r3, [r3, #12]
 8013eaa:	4618      	mov	r0, r3
 8013eac:	f000 fc1e 	bl	80146ec <osAllocMem>
 8013eb0:	4603      	mov	r3, r0
 8013eb2:	617b      	str	r3, [r7, #20]
    if (!msg.data)
 8013eb4:	697b      	ldr	r3, [r7, #20]
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d101      	bne.n	8013ebe <lgc_hmi_send_msg+0x4a>
    {
        return ERROR_FAILURE;
 8013eba:	2301      	movs	r3, #1
 8013ebc:	e012      	b.n	8013ee4 <lgc_hmi_send_msg+0x70>
    }
    memcpy(msg.data, evt->data, evt->data_len);
 8013ebe:	6978      	ldr	r0, [r7, #20]
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	6899      	ldr	r1, [r3, #8]
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	899b      	ldrh	r3, [r3, #12]
 8013ec8:	461a      	mov	r2, r3
 8013eca:	f004 fe01 	bl	8018ad0 <memcpy>

    // send message
    err = osSendToQueue(&hmi_msg, &msg, 1000);
 8013ece:	f107 030c 	add.w	r3, r7, #12
 8013ed2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013ed6:	4619      	mov	r1, r3
 8013ed8:	4804      	ldr	r0, [pc, #16]	@ (8013eec <lgc_hmi_send_msg+0x78>)
 8013eda:	f004 fd5f 	bl	801899c <osSendToQueue>
 8013ede:	4603      	mov	r3, r0
 8013ee0:	83fb      	strh	r3, [r7, #30]

    return err;
 8013ee2:	8bfb      	ldrh	r3, [r7, #30]
}
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	3720      	adds	r7, #32
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	bd80      	pop	{r7, pc}
 8013eec:	20015fcc 	.word	0x20015fcc

08013ef0 <lgc_system_init>:
OsEvent events;
/*private functions*/

/*public functions*/
error_t lgc_system_init(void *memory)
{
 8013ef0:	b590      	push	{r4, r7, lr}
 8013ef2:	b089      	sub	sp, #36	@ 0x24
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	6078      	str	r0, [r7, #4]
	error_t ret = NO_ERROR;
 8013ef8:	2300      	movs	r3, #0
 8013efa:	83fb      	strh	r3, [r7, #30]
	OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8013efc:	4b2d      	ldr	r3, [pc, #180]	@ (8013fb4 <lgc_system_init+0xc4>)
 8013efe:	f107 040c 	add.w	r4, r7, #12
 8013f02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013f04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// memory pool init
	osPoolInit(memory);
 8013f08:	6878      	ldr	r0, [r7, #4]
 8013f0a:	f000 fbcb 	bl	80146a4 <osPoolInit>

	// init interfaces

	// HMI
	ret = lgc_hmi_init();
 8013f0e:	f7ff febb 	bl	8013c88 <lgc_hmi_init>
 8013f12:	4603      	mov	r3, r0
 8013f14:	83fb      	strh	r3, [r7, #30]
	if (ret != NO_ERROR)
 8013f16:	8bfb      	ldrh	r3, [r7, #30]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d001      	beq.n	8013f20 <lgc_system_init+0x30>
	{
		return ret;
 8013f1c:	8bfb      	ldrh	r3, [r7, #30]
 8013f1e:	e044      	b.n	8013faa <lgc_system_init+0xba>
	}
	// PRINTER

	ret = lgc_printer_init();
 8013f20:	f000 fc2c 	bl	801477c <lgc_printer_init>
 8013f24:	4603      	mov	r3, r0
 8013f26:	83fb      	strh	r3, [r7, #30]

	if (ret != NO_ERROR)
 8013f28:	8bfb      	ldrh	r3, [r7, #30]
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d001      	beq.n	8013f32 <lgc_system_init+0x42>
	{
		return ret;
 8013f2e:	8bfb      	ldrh	r3, [r7, #30]
 8013f30:	e03b      	b.n	8013faa <lgc_system_init+0xba>
	}

	/*event*/
	ret = osCreateEvent(&events);
 8013f32:	4821      	ldr	r0, [pc, #132]	@ (8013fb8 <lgc_system_init+0xc8>)
 8013f34:	f004 fbf8 	bl	8018728 <osCreateEvent>
 8013f38:	4603      	mov	r3, r0
 8013f3a:	83fb      	strh	r3, [r7, #30]
	if (ret != TRUE)
 8013f3c:	8bfb      	ldrh	r3, [r7, #30]
 8013f3e:	2b01      	cmp	r3, #1
 8013f40:	d001      	beq.n	8013f46 <lgc_system_init+0x56>
	{
		return ret;
 8013f42:	8bfb      	ldrh	r3, [r7, #30]
 8013f44:	e031      	b.n	8013faa <lgc_system_init+0xba>
	}
	// modbus
	ret = lgc_interface_modbus_init();
 8013f46:	f003 ff85 	bl	8017e54 <lgc_interface_modbus_init>
 8013f4a:	4603      	mov	r3, r0
 8013f4c:	83fb      	strh	r3, [r7, #30]

	if (ret != NO_ERROR)
 8013f4e:	8bfb      	ldrh	r3, [r7, #30]
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d001      	beq.n	8013f58 <lgc_system_init+0x68>
	{
		return ret;
 8013f54:	8bfb      	ldrh	r3, [r7, #30]
 8013f56:	e028      	b.n	8013faa <lgc_system_init+0xba>
	}
	/*inputs*/
	ret = lgc_module_input_init(lgc_buttons_callback);
 8013f58:	4818      	ldr	r0, [pc, #96]	@ (8013fbc <lgc_system_init+0xcc>)
 8013f5a:	f003 fd5f 	bl	8017a1c <lgc_module_input_init>
 8013f5e:	4603      	mov	r3, r0
 8013f60:	83fb      	strh	r3, [r7, #30]
	if (ret != NO_ERROR)
 8013f62:	8bfb      	ldrh	r3, [r7, #30]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d001      	beq.n	8013f6c <lgc_system_init+0x7c>
	{
		return ret;
 8013f68:	8bfb      	ldrh	r3, [r7, #30]
 8013f6a:	e01e      	b.n	8013faa <lgc_system_init+0xba>
	}

	/*eeprom init*/
	ret = lgc_module_eeprom_init();
 8013f6c:	f003 fed0 	bl	8017d10 <lgc_module_eeprom_init>
 8013f70:	4603      	mov	r3, r0
 8013f72:	83fb      	strh	r3, [r7, #30]
	if(ret != NO_ERROR)
 8013f74:	8bfb      	ldrh	r3, [r7, #30]
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d001      	beq.n	8013f7e <lgc_system_init+0x8e>
	{
		return ret;
 8013f7a:	8bfb      	ldrh	r3, [r7, #30]
 8013f7c:	e015      	b.n	8013faa <lgc_system_init+0xba>
	}
	
	// main task init
	params.priority = LGC_MAIN_TASK_PRI;
 8013f7e:	230a      	movs	r3, #10
 8013f80:	61bb      	str	r3, [r7, #24]
	params.stackSize = LGC_MAIN_TASK_STACK;
 8013f82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013f86:	617b      	str	r3, [r7, #20]

	lgc_main_task = osCreateTask("main", lgc_main_task_entry, NULL, &params);
 8013f88:	f107 030c 	add.w	r3, r7, #12
 8013f8c:	2200      	movs	r2, #0
 8013f8e:	490c      	ldr	r1, [pc, #48]	@ (8013fc0 <lgc_system_init+0xd0>)
 8013f90:	480c      	ldr	r0, [pc, #48]	@ (8013fc4 <lgc_system_init+0xd4>)
 8013f92:	f004 fb53 	bl	801863c <osCreateTask>
 8013f96:	4603      	mov	r3, r0
 8013f98:	4a0b      	ldr	r2, [pc, #44]	@ (8013fc8 <lgc_system_init+0xd8>)
 8013f9a:	6013      	str	r3, [r2, #0]

	if (!lgc_main_task)
 8013f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8013fc8 <lgc_system_init+0xd8>)
 8013f9e:	681b      	ldr	r3, [r3, #0]
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d101      	bne.n	8013fa8 <lgc_system_init+0xb8>
	{
		return ERROR_FAILURE;
 8013fa4:	2301      	movs	r3, #1
 8013fa6:	e000      	b.n	8013faa <lgc_system_init+0xba>
	}

	return ret;
 8013fa8:	8bfb      	ldrh	r3, [r7, #30]
}
 8013faa:	4618      	mov	r0, r3
 8013fac:	3724      	adds	r7, #36	@ 0x24
 8013fae:	46bd      	mov	sp, r7
 8013fb0:	bd90      	pop	{r4, r7, pc}
 8013fb2:	bf00      	nop
 8013fb4:	08019060 	.word	0x08019060
 8013fb8:	200165cc 	.word	0x200165cc
 8013fbc:	080144ed 	.word	0x080144ed
 8013fc0:	08013fcd 	.word	0x08013fcd
 8013fc4:	08018cc8 	.word	0x08018cc8
 8013fc8:	200165c8 	.word	0x200165c8

08013fcc <lgc_main_task_entry>:

//-------------------------------------------------------------------------------
// task definition
//-------------------------------------------------------------------------------
void lgc_main_task_entry(void *param)
{
 8013fcc:	b580      	push	{r7, lr}
 8013fce:	b094      	sub	sp, #80	@ 0x50
 8013fd0:	af02      	add	r7, sp, #8
 8013fd2:	6078      	str	r0, [r7, #4]
	error_t err = NO_ERROR;
 8013fd4:	2300      	movs	r3, #0
 8013fd6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	uint8_t sensor_retry = 0;
 8013fda:	2300      	movs	r3, #0
 8013fdc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	LGC_CONF_TypeDef_t config;
	uint8_t measurement_event; /* Event status from measurement processing */
	/*create semaphore*/
	osCreateSemaphore(&encoder_flag, 0);
 8013fe0:	2100      	movs	r1, #0
 8013fe2:	4883      	ldr	r0, [pc, #524]	@ (80141f0 <lgc_main_task_entry+0x224>)
 8013fe4:	f004 fc28 	bl	8018838 <osCreateSemaphore>
	/*Mutex*/
	osCreateMutex(&mutex);
 8013fe8:	4882      	ldr	r0, [pc, #520]	@ (80141f4 <lgc_main_task_entry+0x228>)
 8013fea:	f004 fc73 	bl	80188d4 <osCreateMutex>

	/*encoder init*/
	lgc_module_encoder_init(lgc_encoder_callback);
 8013fee:	4882      	ldr	r0, [pc, #520]	@ (80141f8 <lgc_main_task_entry+0x22c>)
 8013ff0:	f003 ff08 	bl	8017e04 <lgc_module_encoder_init>

	for (;;)
	{
		lgc_module_conf_get(&config); // load configuration
 8013ff4:	f107 030c 	add.w	r3, r7, #12
 8013ff8:	4618      	mov	r0, r3
 8013ffa:	f003 fed9 	bl	8017db0 <lgc_module_conf_get>
		// UML
		switch (lgc_get_state())
 8013ffe:	f000 f90b 	bl	8014218 <lgc_get_state>
 8014002:	4603      	mov	r3, r0
 8014004:	2b02      	cmp	r3, #2
 8014006:	f000 80d9 	beq.w	80141bc <lgc_main_task_entry+0x1f0>
 801400a:	2b02      	cmp	r3, #2
 801400c:	dcf2      	bgt.n	8013ff4 <lgc_main_task_entry+0x28>
 801400e:	2b00      	cmp	r3, #0
 8014010:	d002      	beq.n	8014018 <lgc_main_task_entry+0x4c>
 8014012:	2b01      	cmp	r3, #1
 8014014:	d02c      	beq.n	8014070 <lgc_main_task_entry+0xa4>
 8014016:	e0e9      	b.n	80141ec <lgc_main_task_entry+0x220>
		{
		case LGC_STOP:
		{
			// verify start condition
			if (osWaitForEventBits(&events, LGC_EVENT_START | LGC_FAILURE_DETECTED, FALSE, TRUE, 50) == TRUE)
 8014018:	2332      	movs	r3, #50	@ 0x32
 801401a:	9300      	str	r3, [sp, #0]
 801401c:	2301      	movs	r3, #1
 801401e:	2200      	movs	r2, #0
 8014020:	210c      	movs	r1, #12
 8014022:	4876      	ldr	r0, [pc, #472]	@ (80141fc <lgc_main_task_entry+0x230>)
 8014024:	f004 fbc2 	bl	80187ac <osWaitForEventBits>
 8014028:	4603      	mov	r3, r0
 801402a:	2b01      	cmp	r3, #1
 801402c:	f040 80d9 	bne.w	80141e2 <lgc_main_task_entry+0x216>
			{
				// verify which event
				if (data.start_stop_flag)
 8014030:	4b73      	ldr	r3, [pc, #460]	@ (8014200 <lgc_main_task_entry+0x234>)
 8014032:	7e9b      	ldrb	r3, [r3, #26]
 8014034:	2b00      	cmp	r3, #0
 8014036:	d00b      	beq.n	8014050 <lgc_main_task_entry+0x84>
				{
					lgc_set_leds(LGC_RUNNING_LED, 1);
 8014038:	2101      	movs	r1, #1
 801403a:	2000      	movs	r0, #0
 801403c:	f000 f910 	bl	8014260 <lgc_set_leds>
					// go to running
					lgc_set_state(LGC_RUNNING);
 8014040:	2001      	movs	r0, #1
 8014042:	f000 f8f5 	bl	8014230 <lgc_set_state>
					// clear encoder flag
					osWaitForSemaphore(&encoder_flag, 0);
 8014046:	2100      	movs	r1, #0
 8014048:	4869      	ldr	r0, [pc, #420]	@ (80141f0 <lgc_main_task_entry+0x224>)
 801404a:	f004 fc0d 	bl	8018868 <osWaitForSemaphore>
 801404e:	e00a      	b.n	8014066 <lgc_main_task_entry+0x9a>
				}
				else if (data.guard_motor)
 8014050:	4b6b      	ldr	r3, [pc, #428]	@ (8014200 <lgc_main_task_entry+0x234>)
 8014052:	7edb      	ldrb	r3, [r3, #27]
 8014054:	2b00      	cmp	r3, #0
 8014056:	d006      	beq.n	8014066 <lgc_main_task_entry+0x9a>
				{
					lgc_set_leds(LGC_RUNNING_LED, 0);
 8014058:	2100      	movs	r1, #0
 801405a:	2000      	movs	r0, #0
 801405c:	f000 f900 	bl	8014260 <lgc_set_leds>
					// go to fail
					lgc_set_state(LGC_FAIL);
 8014060:	2002      	movs	r0, #2
 8014062:	f000 f8e5 	bl	8014230 <lgc_set_state>
				}
				// set hmi update required
				osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED);
 8014066:	2120      	movs	r1, #32
 8014068:	4864      	ldr	r0, [pc, #400]	@ (80141fc <lgc_main_task_entry+0x230>)
 801406a:	f004 fb85 	bl	8018778 <osSetEventBits>
				// break
				break;
 801406e:	e0bd      	b.n	80141ec <lgc_main_task_entry+0x220>
			break;
		}
		case LGC_RUNNING:
		{
			/* Verify stop condition and transition to LGC_STOP */
			if (osWaitForEventBits(&events, LGC_EVENT_STOP | LGC_FAILURE_DETECTED, FALSE, TRUE, 0) == TRUE)
 8014070:	2300      	movs	r3, #0
 8014072:	9300      	str	r3, [sp, #0]
 8014074:	2301      	movs	r3, #1
 8014076:	2200      	movs	r2, #0
 8014078:	2109      	movs	r1, #9
 801407a:	4860      	ldr	r0, [pc, #384]	@ (80141fc <lgc_main_task_entry+0x230>)
 801407c:	f004 fb96 	bl	80187ac <osWaitForEventBits>
 8014080:	4603      	mov	r3, r0
 8014082:	2b01      	cmp	r3, #1
 8014084:	d11b      	bne.n	80140be <lgc_main_task_entry+0xf2>
			{
				// verify which event
				if (data.start_stop_flag == 0)
 8014086:	4b5e      	ldr	r3, [pc, #376]	@ (8014200 <lgc_main_task_entry+0x234>)
 8014088:	7e9b      	ldrb	r3, [r3, #26]
 801408a:	2b00      	cmp	r3, #0
 801408c:	d107      	bne.n	801409e <lgc_main_task_entry+0xd2>
				{
					lgc_set_leds(LGC_RUNNING_LED, 0);
 801408e:	2100      	movs	r1, #0
 8014090:	2000      	movs	r0, #0
 8014092:	f000 f8e5 	bl	8014260 <lgc_set_leds>
					// go to stop
					lgc_set_state(LGC_STOP);
 8014096:	2000      	movs	r0, #0
 8014098:	f000 f8ca 	bl	8014230 <lgc_set_state>
 801409c:	e00a      	b.n	80140b4 <lgc_main_task_entry+0xe8>

				}
				else if (data.guard_motor)
 801409e:	4b58      	ldr	r3, [pc, #352]	@ (8014200 <lgc_main_task_entry+0x234>)
 80140a0:	7edb      	ldrb	r3, [r3, #27]
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d006      	beq.n	80140b4 <lgc_main_task_entry+0xe8>
				{
					lgc_set_leds(LGC_RUNNING_LED, 0);
 80140a6:	2100      	movs	r1, #0
 80140a8:	2000      	movs	r0, #0
 80140aa:	f000 f8d9 	bl	8014260 <lgc_set_leds>
					// go to fail
					lgc_set_state(LGC_FAIL);
 80140ae:	2002      	movs	r0, #2
 80140b0:	f000 f8be 	bl	8014230 <lgc_set_state>
				}
				// set hmi update required
				osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED);
 80140b4:	2120      	movs	r1, #32
 80140b6:	4851      	ldr	r0, [pc, #324]	@ (80141fc <lgc_main_task_entry+0x230>)
 80140b8:	f004 fb5e 	bl	8018778 <osSetEventBits>
				// break
				break;
 80140bc:	e096      	b.n	80141ec <lgc_main_task_entry+0x220>
			}
			/* Verify encoder flag - proceed if pulse received */
			if (osWaitForSemaphore(&encoder_flag, 50) == TRUE)
 80140be:	2132      	movs	r1, #50	@ 0x32
 80140c0:	484b      	ldr	r0, [pc, #300]	@ (80141f0 <lgc_main_task_entry+0x224>)
 80140c2:	f004 fbd1 	bl	8018868 <osWaitForSemaphore>
 80140c6:	4603      	mov	r3, r0
 80140c8:	2b01      	cmp	r3, #1
 80140ca:	f040 808c 	bne.w	80141e6 <lgc_main_task_entry+0x21a>
				//memset(data.sensor, 0, sizeof(data.sensor));
				//data.sensor_status = 0;

//				/* Read all sensors with retry logic */
//				uint8_t i = 1;
				for (uint8_t i = 0; i < 11; i++)
 80140ce:	2300      	movs	r3, #0
 80140d0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80140d4:	e050      	b.n	8014178 <lgc_main_task_entry+0x1ac>
				{
					sensor_retry = 0;
 80140d6:	2300      	movs	r3, #0
 80140d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					err = NO_ERROR;
 80140dc:	2300      	movs	r3, #0
 80140de:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

					/* Retry loop for Modbus read */
					do
					{
						err = lgc_modbus_read_holding_regs( i + 1, 45, &data.sensor[i], 1);
 80140e2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80140e6:	3301      	adds	r3, #1
 80140e8:	b2d8      	uxtb	r0, r3
 80140ea:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80140ee:	005b      	lsls	r3, r3, #1
 80140f0:	4a43      	ldr	r2, [pc, #268]	@ (8014200 <lgc_main_task_entry+0x234>)
 80140f2:	4413      	add	r3, r2
 80140f4:	1d1a      	adds	r2, r3, #4
 80140f6:	2301      	movs	r3, #1
 80140f8:	212d      	movs	r1, #45	@ 0x2d
 80140fa:	f003 ff21 	bl	8017f40 <lgc_modbus_read_holding_regs>
 80140fe:	4603      	mov	r3, r0
 8014100:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
						if (err != NO_ERROR)
 8014104:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014108:	2b00      	cmp	r3, #0
 801410a:	d00c      	beq.n	8014126 <lgc_main_task_entry+0x15a>
						{
							sensor_retry++;
 801410c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014110:	3301      	adds	r3, #1
 8014112:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							osDelayTask(20);
 8014116:	2014      	movs	r0, #20
 8014118:	f004 faf0 	bl	80186fc <osDelayTask>
						}
						else
						{
							break;
						}
					} while (sensor_retry <= LGC_SENSOR_READ_RETRY);
 801411c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014120:	2b04      	cmp	r3, #4
 8014122:	d9de      	bls.n	80140e2 <lgc_main_task_entry+0x116>
 8014124:	e000      	b.n	8014128 <lgc_main_task_entry+0x15c>
							break;
 8014126:	bf00      	nop

					/* Update sensor status flags */
					if (err != NO_ERROR)
 8014128:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801412c:	2b00      	cmp	r3, #0
 801412e:	d00e      	beq.n	801414e <lgc_main_task_entry+0x182>
					{
						data.sensor_status |= (1 << i);
 8014130:	4b33      	ldr	r3, [pc, #204]	@ (8014200 <lgc_main_task_entry+0x234>)
 8014132:	885b      	ldrh	r3, [r3, #2]
 8014134:	b21a      	sxth	r2, r3
 8014136:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 801413a:	2101      	movs	r1, #1
 801413c:	fa01 f303 	lsl.w	r3, r1, r3
 8014140:	b21b      	sxth	r3, r3
 8014142:	4313      	orrs	r3, r2
 8014144:	b21b      	sxth	r3, r3
 8014146:	b29a      	uxth	r2, r3
 8014148:	4b2d      	ldr	r3, [pc, #180]	@ (8014200 <lgc_main_task_entry+0x234>)
 801414a:	805a      	strh	r2, [r3, #2]
 801414c:	e00f      	b.n	801416e <lgc_main_task_entry+0x1a2>
					}
					else
					{
						data.sensor_status &= ~(1 << i);
 801414e:	4b2c      	ldr	r3, [pc, #176]	@ (8014200 <lgc_main_task_entry+0x234>)
 8014150:	885b      	ldrh	r3, [r3, #2]
 8014152:	b21a      	sxth	r2, r3
 8014154:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8014158:	2101      	movs	r1, #1
 801415a:	fa01 f303 	lsl.w	r3, r1, r3
 801415e:	b21b      	sxth	r3, r3
 8014160:	43db      	mvns	r3, r3
 8014162:	b21b      	sxth	r3, r3
 8014164:	4013      	ands	r3, r2
 8014166:	b21b      	sxth	r3, r3
 8014168:	b29a      	uxth	r2, r3
 801416a:	4b25      	ldr	r3, [pc, #148]	@ (8014200 <lgc_main_task_entry+0x234>)
 801416c:	805a      	strh	r2, [r3, #2]
				for (uint8_t i = 0; i < 11; i++)
 801416e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8014172:	3301      	adds	r3, #1
 8014174:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8014178:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 801417c:	2b0a      	cmp	r3, #10
 801417e:	d9aa      	bls.n	80140d6 <lgc_main_task_entry+0x10a>
					}
				}

				/* Process measurement only if all sensors are healthy */
				if (data.sensor_status == NO_ERROR)
 8014180:	4b1f      	ldr	r3, [pc, #124]	@ (8014200 <lgc_main_task_entry+0x234>)
 8014182:	885b      	ldrh	r3, [r3, #2]
 8014184:	2b00      	cmp	r3, #0
 8014186:	d12e      	bne.n	80141e6 <lgc_main_task_entry+0x21a>
				{
					measurement_event = lgc_process_measurement(&config);
 8014188:	f107 030c 	add.w	r3, r7, #12
 801418c:	4618      	mov	r0, r3
 801418e:	f000 f8fd 	bl	801438c <lgc_process_measurement>
 8014192:	4603      	mov	r3, r0
 8014194:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
					/* Handle measurement events
					 * 0: No event (still measuring or idle)
					 * 1: Leather measurement completed
					 * 2: Batch measurement completed
					 */
					if (measurement_event == 1)
 8014198:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801419c:	2b01      	cmp	r3, #1
 801419e:	d104      	bne.n	80141aa <lgc_main_task_entry+0x1de>
					{
						/* TODO: Signal leather completion (e.g., update UI, log event) */

						// set hmi flag
						osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED);
 80141a0:	2120      	movs	r1, #32
 80141a2:	4816      	ldr	r0, [pc, #88]	@ (80141fc <lgc_main_task_entry+0x230>)
 80141a4:	f004 fae8 	bl	8018778 <osSetEventBits>
						osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED | LGC_EVENT_PRINT_BATCH);
					}
				}
			}

			break;
 80141a8:	e01d      	b.n	80141e6 <lgc_main_task_entry+0x21a>
					else if (measurement_event == 2)
 80141aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80141ae:	2b02      	cmp	r3, #2
 80141b0:	d119      	bne.n	80141e6 <lgc_main_task_entry+0x21a>
						osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED | LGC_EVENT_PRINT_BATCH);
 80141b2:	2160      	movs	r1, #96	@ 0x60
 80141b4:	4811      	ldr	r0, [pc, #68]	@ (80141fc <lgc_main_task_entry+0x230>)
 80141b6:	f004 fadf 	bl	8018778 <osSetEventBits>
			break;
 80141ba:	e014      	b.n	80141e6 <lgc_main_task_entry+0x21a>
		}
		case LGC_FAIL:
		{
			// verify reset condition
			if (osWaitForEventBits(&events, LGC_FAILURE_CLEARED, FALSE, TRUE, 50) == TRUE)
 80141bc:	2332      	movs	r3, #50	@ 0x32
 80141be:	9300      	str	r3, [sp, #0]
 80141c0:	2301      	movs	r3, #1
 80141c2:	2200      	movs	r2, #0
 80141c4:	2110      	movs	r1, #16
 80141c6:	480d      	ldr	r0, [pc, #52]	@ (80141fc <lgc_main_task_entry+0x230>)
 80141c8:	f004 faf0 	bl	80187ac <osWaitForEventBits>
 80141cc:	4603      	mov	r3, r0
 80141ce:	2b01      	cmp	r3, #1
 80141d0:	d10b      	bne.n	80141ea <lgc_main_task_entry+0x21e>
			{
				// go to stop
				lgc_set_state(LGC_STOP);
 80141d2:	2000      	movs	r0, #0
 80141d4:	f000 f82c 	bl	8014230 <lgc_set_state>
				// set hmi update required
				osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED);
 80141d8:	2120      	movs	r1, #32
 80141da:	4808      	ldr	r0, [pc, #32]	@ (80141fc <lgc_main_task_entry+0x230>)
 80141dc:	f004 facc 	bl	8018778 <osSetEventBits>
			}
			break;
 80141e0:	e003      	b.n	80141ea <lgc_main_task_entry+0x21e>
			break;
 80141e2:	bf00      	nop
 80141e4:	e706      	b.n	8013ff4 <lgc_main_task_entry+0x28>
			break;
 80141e6:	bf00      	nop
 80141e8:	e704      	b.n	8013ff4 <lgc_main_task_entry+0x28>
			break;
 80141ea:	bf00      	nop
		lgc_module_conf_get(&config); // load configuration
 80141ec:	e702      	b.n	8013ff4 <lgc_main_task_entry+0x28>
 80141ee:	bf00      	nop
 80141f0:	20016dec 	.word	0x20016dec
 80141f4:	20016e08 	.word	0x20016e08
 80141f8:	08014205 	.word	0x08014205
 80141fc:	200165cc 	.word	0x200165cc
 8014200:	200165f0 	.word	0x200165f0

08014204 <lgc_encoder_callback>:
}
//-------------------------------------------------------------------------------
// callbacks
//-------------------------------------------------------------------------------
static void lgc_encoder_callback(void)
{
 8014204:	b580      	push	{r7, lr}
 8014206:	af00      	add	r7, sp, #0
	// set flag
	osReleaseSemaphore(&encoder_flag);
 8014208:	4802      	ldr	r0, [pc, #8]	@ (8014214 <lgc_encoder_callback+0x10>)
 801420a:	f004 fb57 	bl	80188bc <osReleaseSemaphore>
}
 801420e:	bf00      	nop
 8014210:	bd80      	pop	{r7, pc}
 8014212:	bf00      	nop
 8014214:	20016dec 	.word	0x20016dec

08014218 <lgc_get_state>:

static uint8_t lgc_get_state(void)
{
 8014218:	b480      	push	{r7}
 801421a:	af00      	add	r7, sp, #0
	return data.state;
 801421c:	4b03      	ldr	r3, [pc, #12]	@ (801422c <lgc_get_state+0x14>)
 801421e:	781b      	ldrb	r3, [r3, #0]
}
 8014220:	4618      	mov	r0, r3
 8014222:	46bd      	mov	sp, r7
 8014224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014228:	4770      	bx	lr
 801422a:	bf00      	nop
 801422c:	200165f0 	.word	0x200165f0

08014230 <lgc_set_state>:

static uint8_t lgc_set_state(uint8_t state)
{
 8014230:	b580      	push	{r7, lr}
 8014232:	b082      	sub	sp, #8
 8014234:	af00      	add	r7, sp, #0
 8014236:	4603      	mov	r3, r0
 8014238:	71fb      	strb	r3, [r7, #7]
	/*Mutex protection*/
	osAcquireMutex(&mutex);
 801423a:	4807      	ldr	r0, [pc, #28]	@ (8014258 <lgc_set_state+0x28>)
 801423c:	f004 fb62 	bl	8018904 <osAcquireMutex>
	/*set state*/
	data.state = state;
 8014240:	4a06      	ldr	r2, [pc, #24]	@ (801425c <lgc_set_state+0x2c>)
 8014242:	79fb      	ldrb	r3, [r7, #7]
 8014244:	7013      	strb	r3, [r2, #0]
	/*return state*/
	osReleaseMutex(&mutex);
 8014246:	4804      	ldr	r0, [pc, #16]	@ (8014258 <lgc_set_state+0x28>)
 8014248:	f004 fb69 	bl	801891e <osReleaseMutex>

	return data.state;
 801424c:	4b03      	ldr	r3, [pc, #12]	@ (801425c <lgc_set_state+0x2c>)
 801424e:	781b      	ldrb	r3, [r3, #0]
}
 8014250:	4618      	mov	r0, r3
 8014252:	3708      	adds	r7, #8
 8014254:	46bd      	mov	sp, r7
 8014256:	bd80      	pop	{r7, pc}
 8014258:	20016e08 	.word	0x20016e08
 801425c:	200165f0 	.word	0x200165f0

08014260 <lgc_set_leds>:

static void lgc_set_leds(uint8_t led, uint8_t state)
{
 8014260:	b580      	push	{r7, lr}
 8014262:	b082      	sub	sp, #8
 8014264:	af00      	add	r7, sp, #0
 8014266:	4603      	mov	r3, r0
 8014268:	460a      	mov	r2, r1
 801426a:	71fb      	strb	r3, [r7, #7]
 801426c:	4613      	mov	r3, r2
 801426e:	71bb      	strb	r3, [r7, #6]
	switch (led)
 8014270:	79fb      	ldrb	r3, [r7, #7]
 8014272:	2b02      	cmp	r3, #2
 8014274:	d026      	beq.n	80142c4 <lgc_set_leds+0x64>
 8014276:	2b02      	cmp	r3, #2
 8014278:	dc2c      	bgt.n	80142d4 <lgc_set_leds+0x74>
 801427a:	2b00      	cmp	r3, #0
 801427c:	d002      	beq.n	8014284 <lgc_set_leds+0x24>
 801427e:	2b01      	cmp	r3, #1
 8014280:	d018      	beq.n	80142b4 <lgc_set_leds+0x54>
		HAL_GPIO_WritePin(D0_7_GPIO_Port, D0_7_Pin, (GPIO_PinState)state);
		/* code */
		break;

	default:
		break;
 8014282:	e027      	b.n	80142d4 <lgc_set_leds+0x74>
		HAL_GPIO_WritePin(DO_1_GPIO_Port, DO_1_Pin, (GPIO_PinState)state);
 8014284:	79bb      	ldrb	r3, [r7, #6]
 8014286:	461a      	mov	r2, r3
 8014288:	2102      	movs	r1, #2
 801428a:	4815      	ldr	r0, [pc, #84]	@ (80142e0 <lgc_set_leds+0x80>)
 801428c:	f7ee fe02 	bl	8002e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D0_2_GPIO_Port, D0_2_Pin, (GPIO_PinState)state == GPIO_PIN_SET ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8014290:	79bb      	ldrb	r3, [r7, #6]
 8014292:	2b01      	cmp	r3, #1
 8014294:	bf14      	ite	ne
 8014296:	2301      	movne	r3, #1
 8014298:	2300      	moveq	r3, #0
 801429a:	b2db      	uxtb	r3, r3
 801429c:	461a      	mov	r2, r3
 801429e:	2108      	movs	r1, #8
 80142a0:	480f      	ldr	r0, [pc, #60]	@ (80142e0 <lgc_set_leds+0x80>)
 80142a2:	f7ee fdf7 	bl	8002e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DO_0_GPIO_Port, DO_0_Pin, (GPIO_PinState)state);
 80142a6:	79bb      	ldrb	r3, [r7, #6]
 80142a8:	461a      	mov	r2, r3
 80142aa:	2101      	movs	r1, #1
 80142ac:	480c      	ldr	r0, [pc, #48]	@ (80142e0 <lgc_set_leds+0x80>)
 80142ae:	f7ee fdf1 	bl	8002e94 <HAL_GPIO_WritePin>
		break;
 80142b2:	e010      	b.n	80142d6 <lgc_set_leds+0x76>
		HAL_GPIO_WritePin(D0_6_GPIO_Port, D0_6_Pin, (GPIO_PinState)state);
 80142b4:	79bb      	ldrb	r3, [r7, #6]
 80142b6:	461a      	mov	r2, r3
 80142b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80142bc:	4808      	ldr	r0, [pc, #32]	@ (80142e0 <lgc_set_leds+0x80>)
 80142be:	f7ee fde9 	bl	8002e94 <HAL_GPIO_WritePin>
		break;
 80142c2:	e008      	b.n	80142d6 <lgc_set_leds+0x76>
		HAL_GPIO_WritePin(D0_7_GPIO_Port, D0_7_Pin, (GPIO_PinState)state);
 80142c4:	79bb      	ldrb	r3, [r7, #6]
 80142c6:	461a      	mov	r2, r3
 80142c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80142cc:	4804      	ldr	r0, [pc, #16]	@ (80142e0 <lgc_set_leds+0x80>)
 80142ce:	f7ee fde1 	bl	8002e94 <HAL_GPIO_WritePin>
		break;
 80142d2:	e000      	b.n	80142d6 <lgc_set_leds+0x76>
		break;
 80142d4:	bf00      	nop
	}
}
 80142d6:	bf00      	nop
 80142d8:	3708      	adds	r7, #8
 80142da:	46bd      	mov	sp, r7
 80142dc:	bd80      	pop	{r7, pc}
 80142de:	bf00      	nop
 80142e0:	40020400 	.word	0x40020400

080142e4 <lgc_count_active_bits>:
/**
 * @brief Count active bits (photoreceptors detecting leather) across all sensors
 * @return uint16_t Number of active photoreceptors (0-110)
 */
static uint16_t lgc_count_active_bits(void)
{
 80142e4:	b480      	push	{r7}
 80142e6:	b083      	sub	sp, #12
 80142e8:	af00      	add	r7, sp, #0
	uint16_t active_bits = 0;
 80142ea:	2300      	movs	r3, #0
 80142ec:	80fb      	strh	r3, [r7, #6]

	/* Iterate through all sensors */
	for (uint8_t i = 0; i < LGC_SENSOR_NUMBER; i++)
 80142ee:	2300      	movs	r3, #0
 80142f0:	717b      	strb	r3, [r7, #5]
 80142f2:	e01c      	b.n	801432e <lgc_count_active_bits+0x4a>
	{
		/* Count set bits only in the first 10 bits (photoreceptors per sensor) */
		uint16_t sensor_data = data.sensor[i];
 80142f4:	797b      	ldrb	r3, [r7, #5]
 80142f6:	4a13      	ldr	r2, [pc, #76]	@ (8014344 <lgc_count_active_bits+0x60>)
 80142f8:	005b      	lsls	r3, r3, #1
 80142fa:	4413      	add	r3, r2
 80142fc:	889b      	ldrh	r3, [r3, #4]
 80142fe:	807b      	strh	r3, [r7, #2]

		for (uint8_t bit = 0; bit < LGC_PHOTORECEPTORS_PER_SENSOR; bit++)
 8014300:	2300      	movs	r3, #0
 8014302:	713b      	strb	r3, [r7, #4]
 8014304:	e00d      	b.n	8014322 <lgc_count_active_bits+0x3e>
		{
			if (sensor_data & (1 << bit))
 8014306:	887a      	ldrh	r2, [r7, #2]
 8014308:	793b      	ldrb	r3, [r7, #4]
 801430a:	fa42 f303 	asr.w	r3, r2, r3
 801430e:	f003 0301 	and.w	r3, r3, #1
 8014312:	2b00      	cmp	r3, #0
 8014314:	d002      	beq.n	801431c <lgc_count_active_bits+0x38>
			{
				active_bits++;
 8014316:	88fb      	ldrh	r3, [r7, #6]
 8014318:	3301      	adds	r3, #1
 801431a:	80fb      	strh	r3, [r7, #6]
		for (uint8_t bit = 0; bit < LGC_PHOTORECEPTORS_PER_SENSOR; bit++)
 801431c:	793b      	ldrb	r3, [r7, #4]
 801431e:	3301      	adds	r3, #1
 8014320:	713b      	strb	r3, [r7, #4]
 8014322:	793b      	ldrb	r3, [r7, #4]
 8014324:	2b09      	cmp	r3, #9
 8014326:	d9ee      	bls.n	8014306 <lgc_count_active_bits+0x22>
	for (uint8_t i = 0; i < LGC_SENSOR_NUMBER; i++)
 8014328:	797b      	ldrb	r3, [r7, #5]
 801432a:	3301      	adds	r3, #1
 801432c:	717b      	strb	r3, [r7, #5]
 801432e:	797b      	ldrb	r3, [r7, #5]
 8014330:	2b0a      	cmp	r3, #10
 8014332:	d9df      	bls.n	80142f4 <lgc_count_active_bits+0x10>
			}
		}
	}

	return active_bits;
 8014334:	88fb      	ldrh	r3, [r7, #6]
}
 8014336:	4618      	mov	r0, r3
 8014338:	370c      	adds	r7, #12
 801433a:	46bd      	mov	sp, r7
 801433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014340:	4770      	bx	lr
 8014342:	bf00      	nop
 8014344:	200165f0 	.word	0x200165f0

08014348 <lgc_calculate_slice_area>:
 * @brief Calculate area of a slice based on number of active bits
 * @param active_bits Number of detected photoreceptors in this step
 * @return float Area in mm (or configured units)
 */
static float lgc_calculate_slice_area(uint16_t active_bits)
{
 8014348:	b480      	push	{r7}
 801434a:	b085      	sub	sp, #20
 801434c:	af00      	add	r7, sp, #0
 801434e:	4603      	mov	r3, r0
 8014350:	80fb      	strh	r3, [r7, #6]
	/* Area = width (active_bits * pixel_width) * length (encoder_step) */
	float width = active_bits * LGC_PIXEL_WIDTH_MM;
 8014352:	88fb      	ldrh	r3, [r7, #6]
 8014354:	ee07 3a90 	vmov	s15, r3
 8014358:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801435c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8014360:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014364:	edc7 7a03 	vstr	s15, [r7, #12]
	float area = width * LGC_ENCODER_STEP_MM;
 8014368:	edd7 7a03 	vldr	s15, [r7, #12]
 801436c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8014370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014374:	edc7 7a02 	vstr	s15, [r7, #8]

	return area;
 8014378:	68bb      	ldr	r3, [r7, #8]
 801437a:	ee07 3a90 	vmov	s15, r3
}
 801437e:	eeb0 0a67 	vmov.f32	s0, s15
 8014382:	3714      	adds	r7, #20
 8014384:	46bd      	mov	sp, r7
 8014386:	f85d 7b04 	ldr.w	r7, [sp], #4
 801438a:	4770      	bx	lr

0801438c <lgc_process_measurement>:
 *         - 0: No leather detected (idle state)
 *         - 1: Leather measurement completed (end of leather)
 *         - 2: Batch measurement completed (batch full)
 */
static uint8_t lgc_process_measurement(LGC_CONF_TypeDef_t *config)
{
 801438c:	b580      	push	{r7, lr}
 801438e:	b084      	sub	sp, #16
 8014390:	af00      	add	r7, sp, #0
 8014392:	6078      	str	r0, [r7, #4]
	uint16_t active_bits;
	float slice_area;
	uint8_t event_status = 0; /* Default: no event */
 8014394:	2300      	movs	r3, #0
 8014396:	73fb      	strb	r3, [r7, #15]

	/* ============================================================================
	 * STEP 1: COUNT ACTIVE PHOTORECEPTORS AND CALCULATE AREA
	 * ============================================================================ */
	active_bits = lgc_count_active_bits();
 8014398:	f7ff ffa4 	bl	80142e4 <lgc_count_active_bits>
 801439c:	4603      	mov	r3, r0
 801439e:	81bb      	strh	r3, [r7, #12]
	slice_area = lgc_calculate_slice_area(active_bits);
 80143a0:	89bb      	ldrh	r3, [r7, #12]
 80143a2:	4618      	mov	r0, r3
 80143a4:	f7ff ffd0 	bl	8014348 <lgc_calculate_slice_area>
 80143a8:	ed87 0a02 	vstr	s0, [r7, #8]

	/* ============================================================================
	 * STEP 2: LEATHER DETECTION STATE MACHINE
	 * ============================================================================ */

	if (active_bits > 0)
 80143ac:	89bb      	ldrh	r3, [r7, #12]
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d021      	beq.n	80143f6 <lgc_process_measurement+0x6a>
	{
		/* -------- STATE: LEATHER DETECTED -------- */
		/* Leather is currently passing through sensors */

		if (!measurements.is_measuring)
 80143b2:	4b4d      	ldr	r3, [pc, #308]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80143b4:	f893 37d8 	ldrb.w	r3, [r3, #2008]	@ 0x7d8
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	d10b      	bne.n	80143d4 <lgc_process_measurement+0x48>
		{
			/* TRANSITION: Idle  Measuring
			 * Start of new leather piece detection
			 */
			measurements.is_measuring = 1;
 80143bc:	4b4a      	ldr	r3, [pc, #296]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80143be:	2201      	movs	r2, #1
 80143c0:	f883 27d8 	strb.w	r2, [r3, #2008]	@ 0x7d8
			measurements.current_leather_area = 0.0f;
 80143c4:	4b48      	ldr	r3, [pc, #288]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80143c6:	f04f 0200 	mov.w	r2, #0
 80143ca:	605a      	str	r2, [r3, #4]
			measurements.no_detection_count = 0;
 80143cc:	4b46      	ldr	r3, [pc, #280]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80143ce:	2200      	movs	r2, #0
 80143d0:	f883 27d9 	strb.w	r2, [r3, #2009]	@ 0x7d9
		}

		/* ACTION: Accumulate area while leather is detected */
		measurements.current_leather_area += slice_area;
 80143d4:	4b44      	ldr	r3, [pc, #272]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80143d6:	ed93 7a01 	vldr	s14, [r3, #4]
 80143da:	edd7 7a02 	vldr	s15, [r7, #8]
 80143de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80143e2:	4b41      	ldr	r3, [pc, #260]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80143e4:	edc3 7a01 	vstr	s15, [r3, #4]
		measurements.no_detection_count = 0; /* Reset hysteresis counter */
 80143e8:	4b3f      	ldr	r3, [pc, #252]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80143ea:	2200      	movs	r2, #0
 80143ec:	f883 27d9 	strb.w	r2, [r3, #2009]	@ 0x7d9

		event_status = 0; /* No event - still measuring */
 80143f0:	2300      	movs	r3, #0
 80143f2:	73fb      	strb	r3, [r7, #15]
 80143f4:	e072      	b.n	80144dc <lgc_process_measurement+0x150>
	else
	{
		/* -------- STATE: NO LEATHER DETECTED -------- */
		/* No photoreceptors active (leather has passed or not yet arrived) */

		if (measurements.is_measuring)
 80143f6:	4b3c      	ldr	r3, [pc, #240]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80143f8:	f893 37d8 	ldrb.w	r3, [r3, #2008]	@ 0x7d8
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d064      	beq.n	80144ca <lgc_process_measurement+0x13e>
		{
			/* Currently measuring - apply hysteresis
			 * Increment counter to detect leather end
			 */
			measurements.no_detection_count++;
 8014400:	4b39      	ldr	r3, [pc, #228]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014402:	f893 37d9 	ldrb.w	r3, [r3, #2009]	@ 0x7d9
 8014406:	3301      	adds	r3, #1
 8014408:	b2da      	uxtb	r2, r3
 801440a:	4b37      	ldr	r3, [pc, #220]	@ (80144e8 <lgc_process_measurement+0x15c>)
 801440c:	f883 27d9 	strb.w	r2, [r3, #2009]	@ 0x7d9

			if (measurements.no_detection_count >= LGC_LEATHER_END_HYSTERESIS)
 8014410:	4b35      	ldr	r3, [pc, #212]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014412:	f893 37d9 	ldrb.w	r3, [r3, #2009]	@ 0x7d9
 8014416:	2b02      	cmp	r3, #2
 8014418:	d957      	bls.n	80144ca <lgc_process_measurement+0x13e>
			{
				/* ====== EVENT: END OF LEATHER DETECTED ====== */
				measurements.is_measuring = 0;
 801441a:	4b33      	ldr	r3, [pc, #204]	@ (80144e8 <lgc_process_measurement+0x15c>)
 801441c:	2200      	movs	r2, #0
 801441e:	f883 27d8 	strb.w	r2, [r3, #2008]	@ 0x7d8
				measurements.no_detection_count = 0;
 8014422:	4b31      	ldr	r3, [pc, #196]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014424:	2200      	movs	r2, #0
 8014426:	f883 27d9 	strb.w	r2, [r3, #2009]	@ 0x7d9
				event_status = 1; /* Leather measurement completed */
 801442a:	2301      	movs	r3, #1
 801442c:	73fb      	strb	r3, [r7, #15]

				/* ==================================================
				 * SECTION A: SAVE INDIVIDUAL LEATHER MEASUREMENT
				 * ================================================== */
				if (measurements.current_leather_index < LGC_LEATHER_COUNT_MAX)
 801442e:	4b2e      	ldr	r3, [pc, #184]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014430:	885b      	ldrh	r3, [r3, #2]
 8014432:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8014436:	d209      	bcs.n	801444c <lgc_process_measurement+0xc0>
				{
					measurements.leather_measurement[measurements.current_leather_index] =
 8014438:	4b2b      	ldr	r3, [pc, #172]	@ (80144e8 <lgc_process_measurement+0x15c>)
 801443a:	885b      	ldrh	r3, [r3, #2]
 801443c:	4618      	mov	r0, r3
						measurements.current_leather_area;
 801443e:	4b2a      	ldr	r3, [pc, #168]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014440:	685a      	ldr	r2, [r3, #4]
					measurements.leather_measurement[measurements.current_leather_index] =
 8014442:	4929      	ldr	r1, [pc, #164]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014444:	1c83      	adds	r3, r0, #2
 8014446:	009b      	lsls	r3, r3, #2
 8014448:	440b      	add	r3, r1
 801444a:	601a      	str	r2, [r3, #0]
				}

				/* ==================================================
				 * SECTION B: ACCUMULATE AREA TO CURRENT BATCH
				 * ================================================== */
				if (measurements.current_batch_index < LGC_LEATHER_BATCH_COUNT_MAX)
 801444c:	4b26      	ldr	r3, [pc, #152]	@ (80144e8 <lgc_process_measurement+0x15c>)
 801444e:	881b      	ldrh	r3, [r3, #0]
 8014450:	2bc7      	cmp	r3, #199	@ 0xc7
 8014452:	d816      	bhi.n	8014482 <lgc_process_measurement+0xf6>
				{
					measurements.batch_measurement[measurements.current_batch_index] +=
 8014454:	4b24      	ldr	r3, [pc, #144]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014456:	881b      	ldrh	r3, [r3, #0]
 8014458:	4a23      	ldr	r2, [pc, #140]	@ (80144e8 <lgc_process_measurement+0x15c>)
 801445a:	f503 7397 	add.w	r3, r3, #302	@ 0x12e
 801445e:	009b      	lsls	r3, r3, #2
 8014460:	4413      	add	r3, r2
 8014462:	ed93 7a00 	vldr	s14, [r3]
						measurements.current_leather_area;
 8014466:	4b20      	ldr	r3, [pc, #128]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014468:	edd3 7a01 	vldr	s15, [r3, #4]
					measurements.batch_measurement[measurements.current_batch_index] +=
 801446c:	4b1e      	ldr	r3, [pc, #120]	@ (80144e8 <lgc_process_measurement+0x15c>)
 801446e:	881b      	ldrh	r3, [r3, #0]
 8014470:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014474:	4a1c      	ldr	r2, [pc, #112]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014476:	f503 7397 	add.w	r3, r3, #302	@ 0x12e
 801447a:	009b      	lsls	r3, r3, #2
 801447c:	4413      	add	r3, r2
 801447e:	edc3 7a00 	vstr	s15, [r3]
				}

				/* ==================================================
				 * SECTION C: INCREMENT LEATHER INDEX
				 * ================================================== */
				measurements.current_leather_index++;
 8014482:	4b19      	ldr	r3, [pc, #100]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014484:	885b      	ldrh	r3, [r3, #2]
 8014486:	3301      	adds	r3, #1
 8014488:	b29a      	uxth	r2, r3
 801448a:	4b17      	ldr	r3, [pc, #92]	@ (80144e8 <lgc_process_measurement+0x15c>)
 801448c:	805a      	strh	r2, [r3, #2]

				/* ==================================================
				 * SECTION D: BATCH MANAGEMENT AND TRANSITIONS
				 * ================================================== */
				if (measurements.current_leather_index >= config->batch)
 801448e:	4b16      	ldr	r3, [pc, #88]	@ (80144e8 <lgc_process_measurement+0x15c>)
 8014490:	885b      	ldrh	r3, [r3, #2]
 8014492:	461a      	mov	r2, r3
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	f8d3 302a 	ldr.w	r3, [r3, #42]	@ 0x2a
 801449a:	429a      	cmp	r2, r3
 801449c:	d311      	bcc.n	80144c2 <lgc_process_measurement+0x136>
				{
					/* ====== EVENT: END OF BATCH DETECTED ====== */
					/* Batch is full - transition to next batch */
					measurements.current_leather_index = 0;
 801449e:	4b12      	ldr	r3, [pc, #72]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80144a0:	2200      	movs	r2, #0
 80144a2:	805a      	strh	r2, [r3, #2]
					measurements.current_batch_index++;
 80144a4:	4b10      	ldr	r3, [pc, #64]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80144a6:	881b      	ldrh	r3, [r3, #0]
 80144a8:	3301      	adds	r3, #1
 80144aa:	b29a      	uxth	r2, r3
 80144ac:	4b0e      	ldr	r3, [pc, #56]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80144ae:	801a      	strh	r2, [r3, #0]
					event_status = 2; /* Batch measurement completed */
 80144b0:	2302      	movs	r3, #2
 80144b2:	73fb      	strb	r3, [r7, #15]

					/* Prevent batch array overflow */
					if (measurements.current_batch_index >= LGC_LEATHER_BATCH_COUNT_MAX)
 80144b4:	4b0c      	ldr	r3, [pc, #48]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80144b6:	881b      	ldrh	r3, [r3, #0]
 80144b8:	2bc7      	cmp	r3, #199	@ 0xc7
 80144ba:	d902      	bls.n	80144c2 <lgc_process_measurement+0x136>
					{
						/* Stay at maximum valid index to prevent array access overflow */
						measurements.current_batch_index = LGC_LEATHER_BATCH_COUNT_MAX - 1;
 80144bc:	4b0a      	ldr	r3, [pc, #40]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80144be:	22c7      	movs	r2, #199	@ 0xc7
 80144c0:	801a      	strh	r2, [r3, #0]
						/* TODO: Signal critical error - batch storage full */
					}
				}

				/* Clear accumulator for next leather piece */
				measurements.current_leather_area = 0.0f;
 80144c2:	4b09      	ldr	r3, [pc, #36]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80144c4:	f04f 0200 	mov.w	r2, #0
 80144c8:	605a      	str	r2, [r3, #4]
			}
		}

		/* Default state when no leather: clear accumulator */
		if (!measurements.is_measuring)
 80144ca:	4b07      	ldr	r3, [pc, #28]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80144cc:	f893 37d8 	ldrb.w	r3, [r3, #2008]	@ 0x7d8
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	d103      	bne.n	80144dc <lgc_process_measurement+0x150>
		{
			measurements.current_leather_area = 0.0f;
 80144d4:	4b04      	ldr	r3, [pc, #16]	@ (80144e8 <lgc_process_measurement+0x15c>)
 80144d6:	f04f 0200 	mov.w	r2, #0
 80144da:	605a      	str	r2, [r3, #4]
		}
	}

	return event_status;
 80144dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80144de:	4618      	mov	r0, r3
 80144e0:	3710      	adds	r7, #16
 80144e2:	46bd      	mov	sp, r7
 80144e4:	bd80      	pop	{r7, pc}
 80144e6:	bf00      	nop
 80144e8:	20016610 	.word	0x20016610

080144ec <lgc_buttons_callback>:

void lgc_buttons_callback(uint8_t di, uint32_t evt)
{
 80144ec:	b580      	push	{r7, lr}
 80144ee:	b082      	sub	sp, #8
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	4603      	mov	r3, r0
 80144f4:	6039      	str	r1, [r7, #0]
 80144f6:	71fb      	strb	r3, [r7, #7]
	// Handle button events here
	switch (di)
 80144f8:	79fb      	ldrb	r3, [r7, #7]
 80144fa:	2b03      	cmp	r3, #3
 80144fc:	f200 808f 	bhi.w	801461e <lgc_buttons_callback+0x132>
 8014500:	a201      	add	r2, pc, #4	@ (adr r2, 8014508 <lgc_buttons_callback+0x1c>)
 8014502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014506:	bf00      	nop
 8014508:	08014519 	.word	0x08014519
 801450c:	08014553 	.word	0x08014553
 8014510:	08014597 	.word	0x08014597
 8014514:	080145eb 	.word	0x080145eb
	{
	case LGC_DI_START_STOP:
	{
		// Handle START/STOP button event
		if (evt == LWBTN_EVT_ONPRESS)
 8014518:	683b      	ldr	r3, [r7, #0]
 801451a:	2b00      	cmp	r3, #0
 801451c:	f040 8081 	bne.w	8014622 <lgc_buttons_callback+0x136>
		{
			// lock
			osAcquireMutex(&mutex);
 8014520:	4845      	ldr	r0, [pc, #276]	@ (8014638 <lgc_buttons_callback+0x14c>)
 8014522:	f004 f9ef 	bl	8018904 <osAcquireMutex>
			data.start_stop_flag ^= 1 & 0x1; // toggle flag
 8014526:	4b45      	ldr	r3, [pc, #276]	@ (801463c <lgc_buttons_callback+0x150>)
 8014528:	7e9b      	ldrb	r3, [r3, #26]
 801452a:	f083 0301 	eor.w	r3, r3, #1
 801452e:	b2da      	uxtb	r2, r3
 8014530:	4b42      	ldr	r3, [pc, #264]	@ (801463c <lgc_buttons_callback+0x150>)
 8014532:	769a      	strb	r2, [r3, #26]
			// unlock
			osReleaseMutex(&mutex);
 8014534:	4840      	ldr	r0, [pc, #256]	@ (8014638 <lgc_buttons_callback+0x14c>)
 8014536:	f004 f9f2 	bl	801891e <osReleaseMutex>
			// set event
			osSetEventBits(&events, data.start_stop_flag ? LGC_EVENT_START : LGC_EVENT_STOP);
 801453a:	4b40      	ldr	r3, [pc, #256]	@ (801463c <lgc_buttons_callback+0x150>)
 801453c:	7e9b      	ldrb	r3, [r3, #26]
 801453e:	2b00      	cmp	r3, #0
 8014540:	d001      	beq.n	8014546 <lgc_buttons_callback+0x5a>
 8014542:	2304      	movs	r3, #4
 8014544:	e000      	b.n	8014548 <lgc_buttons_callback+0x5c>
 8014546:	2301      	movs	r3, #1
 8014548:	4619      	mov	r1, r3
 801454a:	483d      	ldr	r0, [pc, #244]	@ (8014640 <lgc_buttons_callback+0x154>)
 801454c:	f004 f914 	bl	8018778 <osSetEventBits>
		}
		break;
 8014550:	e067      	b.n	8014622 <lgc_buttons_callback+0x136>
	}
	case LGC_DI_GUARD:
	{

		// Handle GUARD button event
		if (evt == LWBTN_EVT_ONPRESS)
 8014552:	683b      	ldr	r3, [r7, #0]
 8014554:	2b00      	cmp	r3, #0
 8014556:	d10d      	bne.n	8014574 <lgc_buttons_callback+0x88>
		{
			// lock
			osAcquireMutex(&mutex);
 8014558:	4837      	ldr	r0, [pc, #220]	@ (8014638 <lgc_buttons_callback+0x14c>)
 801455a:	f004 f9d3 	bl	8018904 <osAcquireMutex>
			data.guard_motor = 1;
 801455e:	4b37      	ldr	r3, [pc, #220]	@ (801463c <lgc_buttons_callback+0x150>)
 8014560:	2201      	movs	r2, #1
 8014562:	76da      	strb	r2, [r3, #27]
			// unlock
			osReleaseMutex(&mutex);
 8014564:	4834      	ldr	r0, [pc, #208]	@ (8014638 <lgc_buttons_callback+0x14c>)
 8014566:	f004 f9da 	bl	801891e <osReleaseMutex>
			// set fail flag
			osSetEventBits(&events, LGC_FAILURE_DETECTED);
 801456a:	2108      	movs	r1, #8
 801456c:	4834      	ldr	r0, [pc, #208]	@ (8014640 <lgc_buttons_callback+0x154>)
 801456e:	f004 f903 	bl	8018778 <osSetEventBits>
			// unlock
			osReleaseMutex(&mutex);
			//clear fail flag
			osSetEventBits(&events, LGC_FAILURE_CLEARED);
		}
		break;
 8014572:	e058      	b.n	8014626 <lgc_buttons_callback+0x13a>
		else if (evt == LWBTN_EVT_ONRELEASE)
 8014574:	683b      	ldr	r3, [r7, #0]
 8014576:	2b01      	cmp	r3, #1
 8014578:	d155      	bne.n	8014626 <lgc_buttons_callback+0x13a>
			osAcquireMutex(&mutex);
 801457a:	482f      	ldr	r0, [pc, #188]	@ (8014638 <lgc_buttons_callback+0x14c>)
 801457c:	f004 f9c2 	bl	8018904 <osAcquireMutex>
			data.guard_motor = 0;
 8014580:	4b2e      	ldr	r3, [pc, #184]	@ (801463c <lgc_buttons_callback+0x150>)
 8014582:	2200      	movs	r2, #0
 8014584:	76da      	strb	r2, [r3, #27]
			osReleaseMutex(&mutex);
 8014586:	482c      	ldr	r0, [pc, #176]	@ (8014638 <lgc_buttons_callback+0x14c>)
 8014588:	f004 f9c9 	bl	801891e <osReleaseMutex>
			osSetEventBits(&events, LGC_FAILURE_CLEARED);
 801458c:	2110      	movs	r1, #16
 801458e:	482c      	ldr	r0, [pc, #176]	@ (8014640 <lgc_buttons_callback+0x154>)
 8014590:	f004 f8f2 	bl	8018778 <osSetEventBits>
		break;
 8014594:	e047      	b.n	8014626 <lgc_buttons_callback+0x13a>
	}
	case LGC_DI_SPEEDS:
	{
		// Handle SPEEDS button event
		if (evt == LWBTN_EVT_ONPRESS)
 8014596:	683b      	ldr	r3, [r7, #0]
 8014598:	2b00      	cmp	r3, #0
 801459a:	d111      	bne.n	80145c0 <lgc_buttons_callback+0xd4>
		{
			// lock
			osAcquireMutex(&mutex);
 801459c:	4826      	ldr	r0, [pc, #152]	@ (8014638 <lgc_buttons_callback+0x14c>)
 801459e:	f004 f9b1 	bl	8018904 <osAcquireMutex>
			data.speed_motor = 1;
 80145a2:	4b26      	ldr	r3, [pc, #152]	@ (801463c <lgc_buttons_callback+0x150>)
 80145a4:	2201      	movs	r2, #1
 80145a6:	771a      	strb	r2, [r3, #28]
			// unlock
			osReleaseMutex(&mutex);
 80145a8:	4823      	ldr	r0, [pc, #140]	@ (8014638 <lgc_buttons_callback+0x14c>)
 80145aa:	f004 f9b8 	bl	801891e <osReleaseMutex>
			//set led
			lgc_set_leds(LGC_SPEED_HIGH_LED, 1);
 80145ae:	2101      	movs	r1, #1
 80145b0:	2002      	movs	r0, #2
 80145b2:	f7ff fe55 	bl	8014260 <lgc_set_leds>
			lgc_set_leds(LGC_SPEED_LOW_LED, 0);
 80145b6:	2100      	movs	r1, #0
 80145b8:	2001      	movs	r0, #1
 80145ba:	f7ff fe51 	bl	8014260 <lgc_set_leds>
			osReleaseMutex(&mutex);
			//set led
			lgc_set_leds(LGC_SPEED_HIGH_LED, 0);
			lgc_set_leds(LGC_SPEED_LOW_LED, 1);
		}
		break;
 80145be:	e034      	b.n	801462a <lgc_buttons_callback+0x13e>
		else if (evt == LWBTN_EVT_ONRELEASE)
 80145c0:	683b      	ldr	r3, [r7, #0]
 80145c2:	2b01      	cmp	r3, #1
 80145c4:	d131      	bne.n	801462a <lgc_buttons_callback+0x13e>
			osAcquireMutex(&mutex);
 80145c6:	481c      	ldr	r0, [pc, #112]	@ (8014638 <lgc_buttons_callback+0x14c>)
 80145c8:	f004 f99c 	bl	8018904 <osAcquireMutex>
			data.speed_motor = 0;
 80145cc:	4b1b      	ldr	r3, [pc, #108]	@ (801463c <lgc_buttons_callback+0x150>)
 80145ce:	2200      	movs	r2, #0
 80145d0:	771a      	strb	r2, [r3, #28]
			osReleaseMutex(&mutex);
 80145d2:	4819      	ldr	r0, [pc, #100]	@ (8014638 <lgc_buttons_callback+0x14c>)
 80145d4:	f004 f9a3 	bl	801891e <osReleaseMutex>
			lgc_set_leds(LGC_SPEED_HIGH_LED, 0);
 80145d8:	2100      	movs	r1, #0
 80145da:	2002      	movs	r0, #2
 80145dc:	f7ff fe40 	bl	8014260 <lgc_set_leds>
			lgc_set_leds(LGC_SPEED_LOW_LED, 1);
 80145e0:	2101      	movs	r1, #1
 80145e2:	2001      	movs	r0, #1
 80145e4:	f7ff fe3c 	bl	8014260 <lgc_set_leds>
		break;
 80145e8:	e01f      	b.n	801462a <lgc_buttons_callback+0x13e>
	}
	case LGC_DI_FEEDBACK:
	{
		// Handle FEEDBACK button event
		if (evt == LWBTN_EVT_ONPRESS)
 80145ea:	683b      	ldr	r3, [r7, #0]
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d109      	bne.n	8014604 <lgc_buttons_callback+0x118>
		{
			// lock
			osAcquireMutex(&mutex);
 80145f0:	4811      	ldr	r0, [pc, #68]	@ (8014638 <lgc_buttons_callback+0x14c>)
 80145f2:	f004 f987 	bl	8018904 <osAcquireMutex>
			data.feedback_motor = 1;
 80145f6:	4b11      	ldr	r3, [pc, #68]	@ (801463c <lgc_buttons_callback+0x150>)
 80145f8:	2201      	movs	r2, #1
 80145fa:	775a      	strb	r2, [r3, #29]
			// unlock
			osReleaseMutex(&mutex);
 80145fc:	480e      	ldr	r0, [pc, #56]	@ (8014638 <lgc_buttons_callback+0x14c>)
 80145fe:	f004 f98e 	bl	801891e <osReleaseMutex>
			osAcquireMutex(&mutex);
			data.feedback_motor = 0;
			// unlock
			osReleaseMutex(&mutex);
		}
		break;
 8014602:	e014      	b.n	801462e <lgc_buttons_callback+0x142>
		else if (evt == LWBTN_EVT_ONRELEASE)
 8014604:	683b      	ldr	r3, [r7, #0]
 8014606:	2b01      	cmp	r3, #1
 8014608:	d111      	bne.n	801462e <lgc_buttons_callback+0x142>
			osAcquireMutex(&mutex);
 801460a:	480b      	ldr	r0, [pc, #44]	@ (8014638 <lgc_buttons_callback+0x14c>)
 801460c:	f004 f97a 	bl	8018904 <osAcquireMutex>
			data.feedback_motor = 0;
 8014610:	4b0a      	ldr	r3, [pc, #40]	@ (801463c <lgc_buttons_callback+0x150>)
 8014612:	2200      	movs	r2, #0
 8014614:	775a      	strb	r2, [r3, #29]
			osReleaseMutex(&mutex);
 8014616:	4808      	ldr	r0, [pc, #32]	@ (8014638 <lgc_buttons_callback+0x14c>)
 8014618:	f004 f981 	bl	801891e <osReleaseMutex>
		break;
 801461c:	e007      	b.n	801462e <lgc_buttons_callback+0x142>
	}
	default:
		break;
 801461e:	bf00      	nop
 8014620:	e006      	b.n	8014630 <lgc_buttons_callback+0x144>
		break;
 8014622:	bf00      	nop
 8014624:	e004      	b.n	8014630 <lgc_buttons_callback+0x144>
		break;
 8014626:	bf00      	nop
 8014628:	e002      	b.n	8014630 <lgc_buttons_callback+0x144>
		break;
 801462a:	bf00      	nop
 801462c:	e000      	b.n	8014630 <lgc_buttons_callback+0x144>
		break;
 801462e:	bf00      	nop
	}
}
 8014630:	bf00      	nop
 8014632:	3708      	adds	r7, #8
 8014634:	46bd      	mov	sp, r7
 8014636:	bd80      	pop	{r7, pc}
 8014638:	20016e08 	.word	0x20016e08
 801463c:	200165f0 	.word	0x200165f0
 8014640:	200165cc 	.word	0x200165cc

08014644 <lgc_get_measurements>:
	// set event
	osSetEventBits(&events, data.start_stop_flag ? LGC_EVENT_START : LGC_EVENT_STOP);
}

void lgc_get_measurements(lgc_measurements_t *out_measurements)
{
 8014644:	b580      	push	{r7, lr}
 8014646:	b082      	sub	sp, #8
 8014648:	af00      	add	r7, sp, #0
 801464a:	6078      	str	r0, [r7, #4]
	// lock
	osAcquireMutex(&mutex);
 801464c:	4807      	ldr	r0, [pc, #28]	@ (801466c <lgc_get_measurements+0x28>)
 801464e:	f004 f959 	bl	8018904 <osAcquireMutex>
	// copy measurements
	memcpy(out_measurements, &measurements, sizeof(lgc_measurements_t));
 8014652:	f240 72dc 	movw	r2, #2012	@ 0x7dc
 8014656:	4906      	ldr	r1, [pc, #24]	@ (8014670 <lgc_get_measurements+0x2c>)
 8014658:	6878      	ldr	r0, [r7, #4]
 801465a:	f004 fa39 	bl	8018ad0 <memcpy>
	// unlock
	osReleaseMutex(&mutex);
 801465e:	4803      	ldr	r0, [pc, #12]	@ (801466c <lgc_get_measurements+0x28>)
 8014660:	f004 f95d 	bl	801891e <osReleaseMutex>
}
 8014664:	bf00      	nop
 8014666:	3708      	adds	r7, #8
 8014668:	46bd      	mov	sp, r7
 801466a:	bd80      	pop	{r7, pc}
 801466c:	20016e08 	.word	0x20016e08
 8014670:	20016610 	.word	0x20016610

08014674 <lgc_get_state_data>:

void lgc_get_state_data(lgc_t *out_data)
{
 8014674:	b580      	push	{r7, lr}
 8014676:	b082      	sub	sp, #8
 8014678:	af00      	add	r7, sp, #0
 801467a:	6078      	str	r0, [r7, #4]
	// lock
	osAcquireMutex(&mutex);
 801467c:	4807      	ldr	r0, [pc, #28]	@ (801469c <lgc_get_state_data+0x28>)
 801467e:	f004 f941 	bl	8018904 <osAcquireMutex>
	// copy data
	memcpy(out_data, &data, sizeof(lgc_t));
 8014682:	221e      	movs	r2, #30
 8014684:	4906      	ldr	r1, [pc, #24]	@ (80146a0 <lgc_get_state_data+0x2c>)
 8014686:	6878      	ldr	r0, [r7, #4]
 8014688:	f004 fa22 	bl	8018ad0 <memcpy>
	// unlock
	osReleaseMutex(&mutex);
 801468c:	4803      	ldr	r0, [pc, #12]	@ (801469c <lgc_get_state_data+0x28>)
 801468e:	f004 f946 	bl	801891e <osReleaseMutex>
}
 8014692:	bf00      	nop
 8014694:	3708      	adds	r7, #8
 8014696:	46bd      	mov	sp, r7
 8014698:	bd80      	pop	{r7, pc}
 801469a:	bf00      	nop
 801469c:	20016e08 	.word	0x20016e08
 80146a0:	200165f0 	.word	0x200165f0

080146a4 <osPoolInit>:
 * @param[in] pointer Pointer to RTOS memory pool (ThreadX only)
 * @return NO_ERROR on success, error code otherwise
 */
#if defined(USE_THREADX)
uint8_t osPoolInit(void *pointer)
{
 80146a4:	b580      	push	{r7, lr}
 80146a6:	b082      	sub	sp, #8
 80146a8:	af00      	add	r7, sp, #0
 80146aa:	6078      	str	r0, [r7, #4]
#else
uint8_t osPoolInit(void)
{
#endif

	if(tcs_bsp_mem_init == 1)
 80146ac:	4b0c      	ldr	r3, [pc, #48]	@ (80146e0 <osPoolInit+0x3c>)
 80146ae:	781b      	ldrb	r3, [r3, #0]
 80146b0:	2b01      	cmp	r3, #1
 80146b2:	d101      	bne.n	80146b8 <osPoolInit+0x14>
	{
		return NO_ERROR;
 80146b4:	2300      	movs	r3, #0
 80146b6:	e00e      	b.n	80146d6 <osPoolInit+0x32>
	}
    if (osCreateMutex(&mutex) != TRUE) {
 80146b8:	480a      	ldr	r0, [pc, #40]	@ (80146e4 <osPoolInit+0x40>)
 80146ba:	f004 f90b 	bl	80188d4 <osCreateMutex>
 80146be:	4603      	mov	r3, r0
 80146c0:	2b01      	cmp	r3, #1
 80146c2:	d001      	beq.n	80146c8 <osPoolInit+0x24>
        return TX_MUTEX_ERROR;
 80146c4:	231c      	movs	r3, #28
 80146c6:	e006      	b.n	80146d6 <osPoolInit+0x32>
    }
#if defined(USE_THREADX)
    app_byte_pool = (TX_BYTE_POOL *)pointer;
 80146c8:	4a07      	ldr	r2, [pc, #28]	@ (80146e8 <osPoolInit+0x44>)
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	6013      	str	r3, [r2, #0]
#endif
    tcs_bsp_mem_init = 1;
 80146ce:	4b04      	ldr	r3, [pc, #16]	@ (80146e0 <osPoolInit+0x3c>)
 80146d0:	2201      	movs	r2, #1
 80146d2:	701a      	strb	r2, [r3, #0]
    return NO_ERROR;
 80146d4:	2300      	movs	r3, #0
}
 80146d6:	4618      	mov	r0, r3
 80146d8:	3708      	adds	r7, #8
 80146da:	46bd      	mov	sp, r7
 80146dc:	bd80      	pop	{r7, pc}
 80146de:	bf00      	nop
 80146e0:	20016e74 	.word	0x20016e74
 80146e4:	20016e3c 	.word	0x20016e3c
 80146e8:	20016e70 	.word	0x20016e70

080146ec <osAllocMem>:
 * @brief Allocate a memory block from the pool (thread-safe).
 * @param[in] size Number of bytes to allocate
 * @return Pointer to allocated memory, or NULL on failure
 */
void *osAllocMem(size_t size)
{
 80146ec:	b580      	push	{r7, lr}
 80146ee:	b084      	sub	sp, #16
 80146f0:	af00      	add	r7, sp, #0
 80146f2:	6078      	str	r0, [r7, #4]
    void *p;
    /* Enter critical section */
    osAcquireMutex(&mutex);
 80146f4:	480b      	ldr	r0, [pc, #44]	@ (8014724 <osAllocMem+0x38>)
 80146f6:	f004 f905 	bl	8018904 <osAcquireMutex>
    /* Allocate a memory block */
#if defined(USE_THREADX)
    if (tx_byte_allocate(app_byte_pool, (void **)&p, size, TX_NO_WAIT) != TX_SUCCESS) {
 80146fa:	4b0b      	ldr	r3, [pc, #44]	@ (8014728 <osAllocMem+0x3c>)
 80146fc:	6818      	ldr	r0, [r3, #0]
 80146fe:	f107 010c 	add.w	r1, r7, #12
 8014702:	2300      	movs	r3, #0
 8014704:	687a      	ldr	r2, [r7, #4]
 8014706:	f7f9 ffb1 	bl	800e66c <_txe_byte_allocate>
 801470a:	4603      	mov	r3, r0
 801470c:	2b00      	cmp	r3, #0
 801470e:	d001      	beq.n	8014714 <osAllocMem+0x28>
        p = NULL;
 8014710:	2300      	movs	r3, #0
 8014712:	60fb      	str	r3, [r7, #12]
    }
#else
    /* Add other RTOS or generic allocation here if needed */
#endif
    /* Leave critical section */
    osReleaseMutex(&mutex);
 8014714:	4803      	ldr	r0, [pc, #12]	@ (8014724 <osAllocMem+0x38>)
 8014716:	f004 f902 	bl	801891e <osReleaseMutex>
    /* Return a pointer to the newly allocated memory block */
    return p;
 801471a:	68fb      	ldr	r3, [r7, #12]
}
 801471c:	4618      	mov	r0, r3
 801471e:	3710      	adds	r7, #16
 8014720:	46bd      	mov	sp, r7
 8014722:	bd80      	pop	{r7, pc}
 8014724:	20016e3c 	.word	0x20016e3c
 8014728:	20016e70 	.word	0x20016e70

0801472c <osFreeMem>:
/**
 * @brief Release a previously allocated memory block.
 * @param[in] p Previously allocated memory block to be freed
 */
void osFreeMem(void *p)
{
 801472c:	b580      	push	{r7, lr}
 801472e:	b082      	sub	sp, #8
 8014730:	af00      	add	r7, sp, #0
 8014732:	6078      	str	r0, [r7, #4]
    /* Make sure the pointer is valid */
    if (p != NULL)
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	2b00      	cmp	r3, #0
 8014738:	d00d      	beq.n	8014756 <osFreeMem+0x2a>
    {
        /* Enter critical section */
        osAcquireMutex(&mutex);
 801473a:	4809      	ldr	r0, [pc, #36]	@ (8014760 <osFreeMem+0x34>)
 801473c:	f004 f8e2 	bl	8018904 <osAcquireMutex>
        /* Free memory block */
#if defined(USE_THREADX)
        if (tx_byte_release(p) == TX_SUCCESS) {
 8014740:	6878      	ldr	r0, [r7, #4]
 8014742:	f7fa f8a7 	bl	800e894 <_txe_byte_release>
 8014746:	4603      	mov	r3, r0
 8014748:	2b00      	cmp	r3, #0
 801474a:	d101      	bne.n	8014750 <osFreeMem+0x24>
            p = NULL;
 801474c:	2300      	movs	r3, #0
 801474e:	607b      	str	r3, [r7, #4]
        }
#else
        /* Add other RTOS or generic free here if needed */
#endif
        /* Leave critical section */
        osReleaseMutex(&mutex);
 8014750:	4803      	ldr	r0, [pc, #12]	@ (8014760 <osFreeMem+0x34>)
 8014752:	f004 f8e4 	bl	801891e <osReleaseMutex>
    }
}
 8014756:	bf00      	nop
 8014758:	3708      	adds	r7, #8
 801475a:	46bd      	mov	sp, r7
 801475c:	bd80      	pop	{r7, pc}
 801475e:	bf00      	nop
 8014760:	20016e3c 	.word	0x20016e3c

08014764 <printer_delay>:
}
//-------------------------------------------------------------------------------
// private function definition
//-------------------------------------------------------------------------------
static void printer_delay(uint32_t ms)
{
 8014764:	b580      	push	{r7, lr}
 8014766:	b082      	sub	sp, #8
 8014768:	af00      	add	r7, sp, #0
 801476a:	6078      	str	r0, [r7, #4]
	osDelayTask(ms);
 801476c:	6878      	ldr	r0, [r7, #4]
 801476e:	f003 ffc5 	bl	80186fc <osDelayTask>
}
 8014772:	bf00      	nop
 8014774:	3708      	adds	r7, #8
 8014776:	46bd      	mov	sp, r7
 8014778:	bd80      	pop	{r7, pc}
	...

0801477c <lgc_printer_init>:
//-------------------------------------------------------------------------------
// public
//-------------------------------------------------------------------------------
error_t lgc_printer_init(void)
{
 801477c:	b590      	push	{r4, r7, lr}
 801477e:	b087      	sub	sp, #28
 8014780:	af00      	add	r7, sp, #0
	OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8014782:	4b12      	ldr	r3, [pc, #72]	@ (80147cc <lgc_printer_init+0x50>)
 8014784:	1d3c      	adds	r4, r7, #4
 8014786:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014788:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_t err = NO_ERROR;
 801478c:	2300      	movs	r3, #0
 801478e:	82fb      	strh	r3, [r7, #22]

	esc_pos_init(&printer, lgc_interface_printer_writeData, printer_delay, PRINTER_80MM);
 8014790:	2301      	movs	r3, #1
 8014792:	4a0f      	ldr	r2, [pc, #60]	@ (80147d0 <lgc_printer_init+0x54>)
 8014794:	490f      	ldr	r1, [pc, #60]	@ (80147d4 <lgc_printer_init+0x58>)
 8014796:	4810      	ldr	r0, [pc, #64]	@ (80147d8 <lgc_printer_init+0x5c>)
 8014798:	f003 fca4 	bl	80180e4 <esc_pos_init>

	params.priority = LGC_PRINTER_TASK_PRI;
 801479c:	230a      	movs	r3, #10
 801479e:	613b      	str	r3, [r7, #16]
	params.stackSize = LGC_PRINTER_TASK_STACK;
 80147a0:	2380      	movs	r3, #128	@ 0x80
 80147a2:	60fb      	str	r3, [r7, #12]

	lgc_printer_task = osCreateTask("printer", lgc_printer_task_entry, NULL, &params);
 80147a4:	1d3b      	adds	r3, r7, #4
 80147a6:	2200      	movs	r2, #0
 80147a8:	490c      	ldr	r1, [pc, #48]	@ (80147dc <lgc_printer_init+0x60>)
 80147aa:	480d      	ldr	r0, [pc, #52]	@ (80147e0 <lgc_printer_init+0x64>)
 80147ac:	f003 ff46 	bl	801863c <osCreateTask>
 80147b0:	4603      	mov	r3, r0
 80147b2:	4a0c      	ldr	r2, [pc, #48]	@ (80147e4 <lgc_printer_init+0x68>)
 80147b4:	6013      	str	r3, [r2, #0]

	if (!lgc_printer_task)
 80147b6:	4b0b      	ldr	r3, [pc, #44]	@ (80147e4 <lgc_printer_init+0x68>)
 80147b8:	681b      	ldr	r3, [r3, #0]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d101      	bne.n	80147c2 <lgc_printer_init+0x46>
	{
		err = ERROR_FAILURE;
 80147be:	2301      	movs	r3, #1
 80147c0:	82fb      	strh	r3, [r7, #22]
	}

	return err;
 80147c2:	8afb      	ldrh	r3, [r7, #22]
}
 80147c4:	4618      	mov	r0, r3
 80147c6:	371c      	adds	r7, #28
 80147c8:	46bd      	mov	sp, r7
 80147ca:	bd90      	pop	{r4, r7, pc}
 80147cc:	08019060 	.word	0x08019060
 80147d0:	08014765 	.word	0x08014765
 80147d4:	08018389 	.word	0x08018389
 80147d8:	20016e78 	.word	0x20016e78
 80147dc:	080147e9 	.word	0x080147e9
 80147e0:	08018cd0 	.word	0x08018cd0
 80147e4:	20016e8c 	.word	0x20016e8c

080147e8 <lgc_printer_task_entry>:

static void lgc_printer_task_entry(void *params)
{
 80147e8:	b590      	push	{r4, r7, lr}
 80147ea:	b099      	sub	sp, #100	@ 0x64
 80147ec:	af04      	add	r7, sp, #16
 80147ee:	6078      	str	r0, [r7, #4]
	char buffer[64];
	lgc_measurements_t *measurements;
	measurements = osAllocMem(sizeof(lgc_measurements_t));
 80147f0:	f240 70dc 	movw	r0, #2012	@ 0x7dc
 80147f4:	f7ff ff7a 	bl	80146ec <osAllocMem>
 80147f8:	64b8      	str	r0, [r7, #72]	@ 0x48
	/*wait for printer connected*/
	do
	{
		// delay
		osDelayTask(100);
 80147fa:	2064      	movs	r0, #100	@ 0x64
 80147fc:	f003 ff7e 	bl	80186fc <osDelayTask>
		// verify
	} while (lgc_interface_printer_connected() == 0);
 8014800:	f003 fde8 	bl	80183d4 <lgc_interface_printer_connected>
 8014804:	4603      	mov	r3, r0
 8014806:	2b00      	cmp	r3, #0
 8014808:	d0f7      	beq.n	80147fa <lgc_printer_task_entry+0x12>
	// printer is ready
	osDelayTask(50);
 801480a:	2032      	movs	r0, #50	@ 0x32
 801480c:	f003 ff76 	bl	80186fc <osDelayTask>

	esc_pos_set_align(&printer, ALIGN_CENTER);
 8014810:	2101      	movs	r1, #1
 8014812:	4847      	ldr	r0, [pc, #284]	@ (8014930 <lgc_printer_task_entry+0x148>)
 8014814:	f003 fd10 	bl	8018238 <esc_pos_set_align>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO\r\n");
 8014818:	4946      	ldr	r1, [pc, #280]	@ (8014934 <lgc_printer_task_entry+0x14c>)
 801481a:	4845      	ldr	r0, [pc, #276]	@ (8014930 <lgc_printer_task_entry+0x148>)
 801481c:	f003 fd24 	bl	8018268 <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO1\r\n");
 8014820:	4945      	ldr	r1, [pc, #276]	@ (8014938 <lgc_printer_task_entry+0x150>)
 8014822:	4843      	ldr	r0, [pc, #268]	@ (8014930 <lgc_printer_task_entry+0x148>)
 8014824:	f003 fd20 	bl	8018268 <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO2\r\n");
 8014828:	4944      	ldr	r1, [pc, #272]	@ (801493c <lgc_printer_task_entry+0x154>)
 801482a:	4841      	ldr	r0, [pc, #260]	@ (8014930 <lgc_printer_task_entry+0x148>)
 801482c:	f003 fd1c 	bl	8018268 <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO3\r\n");
 8014830:	4943      	ldr	r1, [pc, #268]	@ (8014940 <lgc_printer_task_entry+0x158>)
 8014832:	483f      	ldr	r0, [pc, #252]	@ (8014930 <lgc_printer_task_entry+0x148>)
 8014834:	f003 fd18 	bl	8018268 <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO4\r\n");
 8014838:	4942      	ldr	r1, [pc, #264]	@ (8014944 <lgc_printer_task_entry+0x15c>)
 801483a:	483d      	ldr	r0, [pc, #244]	@ (8014930 <lgc_printer_task_entry+0x148>)
 801483c:	f003 fd14 	bl	8018268 <esc_pos_print_text>
	esc_pos_set_align(&printer, ALIGN_LEFT);
 8014840:	2100      	movs	r1, #0
 8014842:	483b      	ldr	r0, [pc, #236]	@ (8014930 <lgc_printer_task_entry+0x148>)
 8014844:	f003 fcf8 	bl	8018238 <esc_pos_set_align>
	esc_pos_cut(&printer, false);
 8014848:	2100      	movs	r1, #0
 801484a:	4839      	ldr	r0, [pc, #228]	@ (8014930 <lgc_printer_task_entry+0x148>)
 801484c:	f003 fcd5 	bl	80181fa <esc_pos_cut>

	for (;;)
	{
		if (osWaitForEventBits(&events, LGC_EVENT_PRINT_BATCH, FALSE, TRUE, INFINITE_DELAY) == TRUE)
 8014850:	f04f 33ff 	mov.w	r3, #4294967295
 8014854:	9300      	str	r3, [sp, #0]
 8014856:	2301      	movs	r3, #1
 8014858:	2200      	movs	r2, #0
 801485a:	2140      	movs	r1, #64	@ 0x40
 801485c:	483a      	ldr	r0, [pc, #232]	@ (8014948 <lgc_printer_task_entry+0x160>)
 801485e:	f003 ffa5 	bl	80187ac <osWaitForEventBits>
 8014862:	4603      	mov	r3, r0
 8014864:	2b01      	cmp	r3, #1
 8014866:	d1f3      	bne.n	8014850 <lgc_printer_task_entry+0x68>
		{
			// print batch data

			// get measurements
			if (measurements == NULL)
 8014868:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801486a:	2b00      	cmp	r3, #0
 801486c:	d05e      	beq.n	801492c <lgc_printer_task_entry+0x144>
			{
				continue;
			}
			lgc_get_measurements(measurements);
 801486e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8014870:	f7ff fee8 	bl	8014644 <lgc_get_measurements>
			// print header
			esc_pos_set_align(&printer, ALIGN_CENTER);
 8014874:	2101      	movs	r1, #1
 8014876:	482e      	ldr	r0, [pc, #184]	@ (8014930 <lgc_printer_task_entry+0x148>)
 8014878:	f003 fcde 	bl	8018238 <esc_pos_set_align>
			esc_pos_print_text(&printer, (char *)"\rBatch Measurement\r\n");
 801487c:	4933      	ldr	r1, [pc, #204]	@ (801494c <lgc_printer_task_entry+0x164>)
 801487e:	482c      	ldr	r0, [pc, #176]	@ (8014930 <lgc_printer_task_entry+0x148>)
 8014880:	f003 fcf2 	bl	8018268 <esc_pos_print_text>
			esc_pos_set_align(&printer, ALIGN_LEFT);
 8014884:	2100      	movs	r1, #0
 8014886:	482a      	ldr	r0, [pc, #168]	@ (8014930 <lgc_printer_task_entry+0x148>)
 8014888:	f003 fcd6 	bl	8018238 <esc_pos_set_align>
			// print leathers
			for (uint16_t i = 0; i < measurements->current_batch_index; i++)
 801488c:	2300      	movs	r3, #0
 801488e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8014892:	e023      	b.n	80148dc <lgc_printer_task_entry+0xf4>
			{
				lwprintf_snprintf(buffer, sizeof(buffer), "Leather %d: %.2f sqm\r\n", i + 1, measurements->leather_measurement[i]);
 8014894:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8014898:	1c5c      	adds	r4, r3, #1
 801489a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801489e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80148a0:	3302      	adds	r3, #2
 80148a2:	009b      	lsls	r3, r3, #2
 80148a4:	4413      	add	r3, r2
 80148a6:	681b      	ldr	r3, [r3, #0]
 80148a8:	4618      	mov	r0, r3
 80148aa:	f7eb ff41 	bl	8000730 <__aeabi_f2d>
 80148ae:	4602      	mov	r2, r0
 80148b0:	460b      	mov	r3, r1
 80148b2:	f107 0108 	add.w	r1, r7, #8
 80148b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80148ba:	9400      	str	r4, [sp, #0]
 80148bc:	4b24      	ldr	r3, [pc, #144]	@ (8014950 <lgc_printer_task_entry+0x168>)
 80148be:	2240      	movs	r2, #64	@ 0x40
 80148c0:	2000      	movs	r0, #0
 80148c2:	f002 f961 	bl	8016b88 <lwprintf_snprintf_ex>
				esc_pos_print_text(&printer, buffer);
 80148c6:	f107 0308 	add.w	r3, r7, #8
 80148ca:	4619      	mov	r1, r3
 80148cc:	4818      	ldr	r0, [pc, #96]	@ (8014930 <lgc_printer_task_entry+0x148>)
 80148ce:	f003 fccb 	bl	8018268 <esc_pos_print_text>
			for (uint16_t i = 0; i < measurements->current_batch_index; i++)
 80148d2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80148d6:	3301      	adds	r3, #1
 80148d8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80148dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80148de:	881b      	ldrh	r3, [r3, #0]
 80148e0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80148e4:	429a      	cmp	r2, r3
 80148e6:	d3d5      	bcc.n	8014894 <lgc_printer_task_entry+0xac>
			}
			// print batch total
			lwprintf_snprintf(buffer, sizeof(buffer), "\rBatch Total: %.2f sqm\r\n", measurements->batch_measurement[measurements->current_batch_index - 1]);
 80148e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80148ea:	881b      	ldrh	r3, [r3, #0]
 80148ec:	3b01      	subs	r3, #1
 80148ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80148f0:	f503 7397 	add.w	r3, r3, #302	@ 0x12e
 80148f4:	009b      	lsls	r3, r3, #2
 80148f6:	4413      	add	r3, r2
 80148f8:	681b      	ldr	r3, [r3, #0]
 80148fa:	4618      	mov	r0, r3
 80148fc:	f7eb ff18 	bl	8000730 <__aeabi_f2d>
 8014900:	4602      	mov	r2, r0
 8014902:	460b      	mov	r3, r1
 8014904:	f107 0108 	add.w	r1, r7, #8
 8014908:	e9cd 2300 	strd	r2, r3, [sp]
 801490c:	4b11      	ldr	r3, [pc, #68]	@ (8014954 <lgc_printer_task_entry+0x16c>)
 801490e:	2240      	movs	r2, #64	@ 0x40
 8014910:	2000      	movs	r0, #0
 8014912:	f002 f939 	bl	8016b88 <lwprintf_snprintf_ex>
			esc_pos_print_text(&printer, buffer);
 8014916:	f107 0308 	add.w	r3, r7, #8
 801491a:	4619      	mov	r1, r3
 801491c:	4804      	ldr	r0, [pc, #16]	@ (8014930 <lgc_printer_task_entry+0x148>)
 801491e:	f003 fca3 	bl	8018268 <esc_pos_print_text>
			// cut paper
			esc_pos_cut(&printer, false);
 8014922:	2100      	movs	r1, #0
 8014924:	4802      	ldr	r0, [pc, #8]	@ (8014930 <lgc_printer_task_entry+0x148>)
 8014926:	f003 fc68 	bl	80181fa <esc_pos_cut>
 801492a:	e791      	b.n	8014850 <lgc_printer_task_entry+0x68>
				continue;
 801492c:	bf00      	nop
		if (osWaitForEventBits(&events, LGC_EVENT_PRINT_BATCH, FALSE, TRUE, INFINITE_DELAY) == TRUE)
 801492e:	e78f      	b.n	8014850 <lgc_printer_task_entry+0x68>
 8014930:	20016e78 	.word	0x20016e78
 8014934:	08018cd8 	.word	0x08018cd8
 8014938:	08018ce8 	.word	0x08018ce8
 801493c:	08018cf8 	.word	0x08018cf8
 8014940:	08018d08 	.word	0x08018d08
 8014944:	08018d18 	.word	0x08018d18
 8014948:	200165cc 	.word	0x200165cc
 801494c:	08018d28 	.word	0x08018d28
 8014950:	08018d40 	.word	0x08018d40
 8014954:	08018d58 	.word	0x08018d58

08014958 <at24cxx_init>:
 *            - 2 handle is NULL
 *            - 3 linked functions is NULL
 * @note      none
 */
uint8_t at24cxx_init(at24cxx_handle_t *handle)
{
 8014958:	b580      	push	{r7, lr}
 801495a:	b082      	sub	sp, #8
 801495c:	af00      	add	r7, sp, #0
 801495e:	6078      	str	r0, [r7, #4]
    if (handle == NULL)                                                        /* check handle */
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	2b00      	cmp	r3, #0
 8014964:	d101      	bne.n	801496a <at24cxx_init+0x12>
    {
        return 2;                                                              /* return error */
 8014966:	2302      	movs	r3, #2
 8014968:	e05c      	b.n	8014a24 <at24cxx_init+0xcc>
    }
    if (handle->debug_print == NULL)                                           /* check debug_print */
 801496a:	687b      	ldr	r3, [r7, #4]
 801496c:	6a1b      	ldr	r3, [r3, #32]
 801496e:	2b00      	cmp	r3, #0
 8014970:	d101      	bne.n	8014976 <at24cxx_init+0x1e>
    {
        return 3;                                                              /* return error */
 8014972:	2303      	movs	r3, #3
 8014974:	e056      	b.n	8014a24 <at24cxx_init+0xcc>
    }
    if (handle->iic_init == NULL)                                              /* check iic_init */
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	685b      	ldr	r3, [r3, #4]
 801497a:	2b00      	cmp	r3, #0
 801497c:	d105      	bne.n	801498a <at24cxx_init+0x32>
    {
        handle->debug_print("at24cxx: iic_init is null.\n");                   /* iic_init is null */
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	6a1b      	ldr	r3, [r3, #32]
 8014982:	482a      	ldr	r0, [pc, #168]	@ (8014a2c <at24cxx_init+0xd4>)
 8014984:	4798      	blx	r3

        return 3;                                                              /* return error */
 8014986:	2303      	movs	r3, #3
 8014988:	e04c      	b.n	8014a24 <at24cxx_init+0xcc>
    }
    if (handle->iic_deinit == NULL)                                            /* check iic_deinit */
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	689b      	ldr	r3, [r3, #8]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d105      	bne.n	801499e <at24cxx_init+0x46>
    {
        handle->debug_print("at24cxx: iic_deinit is null.\n");                 /* iic_deinit is null */
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	6a1b      	ldr	r3, [r3, #32]
 8014996:	4826      	ldr	r0, [pc, #152]	@ (8014a30 <at24cxx_init+0xd8>)
 8014998:	4798      	blx	r3

        return 3;                                                              /* return error */
 801499a:	2303      	movs	r3, #3
 801499c:	e042      	b.n	8014a24 <at24cxx_init+0xcc>
    }
    if (handle->iic_read == NULL)                                              /* check iic_read */
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	68db      	ldr	r3, [r3, #12]
 80149a2:	2b00      	cmp	r3, #0
 80149a4:	d105      	bne.n	80149b2 <at24cxx_init+0x5a>
    {
        handle->debug_print("at24cxx: iic_read is null.\n");                   /* iic_read is null */
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	6a1b      	ldr	r3, [r3, #32]
 80149aa:	4822      	ldr	r0, [pc, #136]	@ (8014a34 <at24cxx_init+0xdc>)
 80149ac:	4798      	blx	r3

        return 3;                                                              /* return error */
 80149ae:	2303      	movs	r3, #3
 80149b0:	e038      	b.n	8014a24 <at24cxx_init+0xcc>
    }
    if (handle->iic_write == NULL)                                             /* check iic_write */
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	691b      	ldr	r3, [r3, #16]
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d105      	bne.n	80149c6 <at24cxx_init+0x6e>
    {
        handle->debug_print("at24cxx: iic_write is null.\n");                  /* iic_write is null */
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	6a1b      	ldr	r3, [r3, #32]
 80149be:	481e      	ldr	r0, [pc, #120]	@ (8014a38 <at24cxx_init+0xe0>)
 80149c0:	4798      	blx	r3

        return 3;                                                              /* return error */
 80149c2:	2303      	movs	r3, #3
 80149c4:	e02e      	b.n	8014a24 <at24cxx_init+0xcc>
    }
    if (handle->iic_read_address16 == NULL)                                    /* check iic_read_address16 */
 80149c6:	687b      	ldr	r3, [r7, #4]
 80149c8:	695b      	ldr	r3, [r3, #20]
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d105      	bne.n	80149da <at24cxx_init+0x82>
    {
        handle->debug_print("at24cxx: iic_read_address16 is null.\n");         /* iic_read_address16 is null */
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	6a1b      	ldr	r3, [r3, #32]
 80149d2:	481a      	ldr	r0, [pc, #104]	@ (8014a3c <at24cxx_init+0xe4>)
 80149d4:	4798      	blx	r3

        return 3;                                                              /* return error */
 80149d6:	2303      	movs	r3, #3
 80149d8:	e024      	b.n	8014a24 <at24cxx_init+0xcc>
    }
    if (handle->iic_write_address16 == NULL)                                   /* check iic_write_address16 */
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	699b      	ldr	r3, [r3, #24]
 80149de:	2b00      	cmp	r3, #0
 80149e0:	d105      	bne.n	80149ee <at24cxx_init+0x96>
    {
        handle->debug_print("at24cxx: iic_write_address16 is null.\n");        /* iic_write_address16 is null */
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	6a1b      	ldr	r3, [r3, #32]
 80149e6:	4816      	ldr	r0, [pc, #88]	@ (8014a40 <at24cxx_init+0xe8>)
 80149e8:	4798      	blx	r3

        return 3;                                                              /* return error */
 80149ea:	2303      	movs	r3, #3
 80149ec:	e01a      	b.n	8014a24 <at24cxx_init+0xcc>
    }
    if (handle->delay_ms == NULL)                                              /* check delay_ms */
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	69db      	ldr	r3, [r3, #28]
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d105      	bne.n	8014a02 <at24cxx_init+0xaa>
    {
        handle->debug_print("at24cxx: delay_ms is null.\n");                   /* delay_ms is null */
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	6a1b      	ldr	r3, [r3, #32]
 80149fa:	4812      	ldr	r0, [pc, #72]	@ (8014a44 <at24cxx_init+0xec>)
 80149fc:	4798      	blx	r3

        return 3;                                                              /* return error */
 80149fe:	2303      	movs	r3, #3
 8014a00:	e010      	b.n	8014a24 <at24cxx_init+0xcc>
    }

    if (handle->iic_init() != 0)                                               /* iic init */
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	685b      	ldr	r3, [r3, #4]
 8014a06:	4798      	blx	r3
 8014a08:	4603      	mov	r3, r0
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d005      	beq.n	8014a1a <at24cxx_init+0xc2>
    {
        handle->debug_print("at24cxx: iic init failed.\n");                    /* iic init failed */
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	6a1b      	ldr	r3, [r3, #32]
 8014a12:	480d      	ldr	r0, [pc, #52]	@ (8014a48 <at24cxx_init+0xf0>)
 8014a14:	4798      	blx	r3

        return 1;                                                              /* return error */
 8014a16:	2301      	movs	r3, #1
 8014a18:	e004      	b.n	8014a24 <at24cxx_init+0xcc>
    }
    handle->inited = 1;                                                        /* flag finish initialization */
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	2201      	movs	r2, #1
 8014a1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    return 0;                                                                  /* success return 0 */
 8014a22:	2300      	movs	r3, #0
}
 8014a24:	4618      	mov	r0, r3
 8014a26:	3708      	adds	r7, #8
 8014a28:	46bd      	mov	sp, r7
 8014a2a:	bd80      	pop	{r7, pc}
 8014a2c:	08018d74 	.word	0x08018d74
 8014a30:	08018d90 	.word	0x08018d90
 8014a34:	08018db0 	.word	0x08018db0
 8014a38:	08018dcc 	.word	0x08018dcc
 8014a3c:	08018dec 	.word	0x08018dec
 8014a40:	08018e14 	.word	0x08018e14
 8014a44:	08018e3c 	.word	0x08018e3c
 8014a48:	08018e58 	.word	0x08018e58

08014a4c <at24cxx_set_type>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t at24cxx_set_type(at24cxx_handle_t *handle, at24cxx_t type)
{
 8014a4c:	b480      	push	{r7}
 8014a4e:	b083      	sub	sp, #12
 8014a50:	af00      	add	r7, sp, #0
 8014a52:	6078      	str	r0, [r7, #4]
 8014a54:	6039      	str	r1, [r7, #0]
    if (handle == NULL)                 /* check handle */
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	d101      	bne.n	8014a60 <at24cxx_set_type+0x14>
    {
        return 2;                       /* return error */
 8014a5c:	2302      	movs	r3, #2
 8014a5e:	e003      	b.n	8014a68 <at24cxx_set_type+0x1c>
    }

    handle->id = (uint32_t)type;        /* set id */
 8014a60:	687b      	ldr	r3, [r7, #4]
 8014a62:	683a      	ldr	r2, [r7, #0]
 8014a64:	625a      	str	r2, [r3, #36]	@ 0x24

    return 0;                           /* success return 0 */
 8014a66:	2300      	movs	r3, #0
}
 8014a68:	4618      	mov	r0, r3
 8014a6a:	370c      	adds	r7, #12
 8014a6c:	46bd      	mov	sp, r7
 8014a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a72:	4770      	bx	lr

08014a74 <at24cxx_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t at24cxx_set_addr_pin(at24cxx_handle_t *handle, at24cxx_address_t addr_pin)
{
 8014a74:	b480      	push	{r7}
 8014a76:	b083      	sub	sp, #12
 8014a78:	af00      	add	r7, sp, #0
 8014a7a:	6078      	str	r0, [r7, #4]
 8014a7c:	460b      	mov	r3, r1
 8014a7e:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                       /* check handle */
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d101      	bne.n	8014a8a <at24cxx_set_addr_pin+0x16>
    {
        return 2;                             /* return error */
 8014a86:	2302      	movs	r3, #2
 8014a88:	e00f      	b.n	8014aaa <at24cxx_set_addr_pin+0x36>
    }

    handle->iic_addr = 0xA0;                  /* set iic addr */
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	22a0      	movs	r2, #160	@ 0xa0
 8014a8e:	701a      	strb	r2, [r3, #0]
    handle->iic_addr |= addr_pin << 1;        /* set iic address */
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	781b      	ldrb	r3, [r3, #0]
 8014a94:	b25a      	sxtb	r2, r3
 8014a96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014a9a:	005b      	lsls	r3, r3, #1
 8014a9c:	b25b      	sxtb	r3, r3
 8014a9e:	4313      	orrs	r3, r2
 8014aa0:	b25b      	sxtb	r3, r3
 8014aa2:	b2da      	uxtb	r2, r3
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	701a      	strb	r2, [r3, #0]

    return 0;                                 /* success return 0 */
 8014aa8:	2300      	movs	r3, #0
}
 8014aaa:	4618      	mov	r0, r3
 8014aac:	370c      	adds	r7, #12
 8014aae:	46bd      	mov	sp, r7
 8014ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ab4:	4770      	bx	lr

08014ab6 <_dwin_lock>:
/*---------------------------------------------------------------------------*/
/* Private Helper Functions                                                  */
/*---------------------------------------------------------------------------*/

static void _dwin_lock(dwin_t *hdl)
{
 8014ab6:	b580      	push	{r7, lr}
 8014ab8:	b082      	sub	sp, #8
 8014aba:	af00      	add	r7, sp, #0
 8014abc:	6078      	str	r0, [r7, #4]
    if (hdl->iface.lock)
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	689b      	ldr	r3, [r3, #8]
 8014ac2:	2b00      	cmp	r3, #0
 8014ac4:	d002      	beq.n	8014acc <_dwin_lock+0x16>
        hdl->iface.lock();
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	689b      	ldr	r3, [r3, #8]
 8014aca:	4798      	blx	r3
}
 8014acc:	bf00      	nop
 8014ace:	3708      	adds	r7, #8
 8014ad0:	46bd      	mov	sp, r7
 8014ad2:	bd80      	pop	{r7, pc}

08014ad4 <_dwin_unlock>:

static void _dwin_unlock(dwin_t *hdl)
{
 8014ad4:	b580      	push	{r7, lr}
 8014ad6:	b082      	sub	sp, #8
 8014ad8:	af00      	add	r7, sp, #0
 8014ada:	6078      	str	r0, [r7, #4]
    if (hdl->iface.unlock)
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	68db      	ldr	r3, [r3, #12]
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	d002      	beq.n	8014aea <_dwin_unlock+0x16>
        hdl->iface.unlock();
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	68db      	ldr	r3, [r3, #12]
 8014ae8:	4798      	blx	r3
}
 8014aea:	bf00      	nop
 8014aec:	3708      	adds	r7, #8
 8014aee:	46bd      	mov	sp, r7
 8014af0:	bd80      	pop	{r7, pc}

08014af2 <_dwin_wait_response>:
/**
 * @brief Generic wait for response (ACK or Data).
 * Uses Semaphore if available, otherwise falls back to polling with timeout.
 */
static dwin_error_t _dwin_wait_response(dwin_t *hdl, volatile bool *flag, uint32_t timeout_ms)
{
 8014af2:	b580      	push	{r7, lr}
 8014af4:	b086      	sub	sp, #24
 8014af6:	af00      	add	r7, sp, #0
 8014af8:	60f8      	str	r0, [r7, #12]
 8014afa:	60b9      	str	r1, [r7, #8]
 8014afc:	607a      	str	r2, [r7, #4]
    dwin_error_t ret = DWIN_ERROR_TIMEOUT;
 8014afe:	2301      	movs	r3, #1
 8014b00:	75fb      	strb	r3, [r7, #23]

    // Use RTOS Semaphore if provided
    if (hdl->iface.sem_wait)
 8014b02:	68fb      	ldr	r3, [r7, #12]
 8014b04:	691b      	ldr	r3, [r3, #16]
 8014b06:	2b00      	cmp	r3, #0
 8014b08:	d011      	beq.n	8014b2e <_dwin_wait_response+0x3c>
    {
        if (hdl->iface.sem_wait(timeout_ms))
 8014b0a:	68fb      	ldr	r3, [r7, #12]
 8014b0c:	691b      	ldr	r3, [r3, #16]
 8014b0e:	6878      	ldr	r0, [r7, #4]
 8014b10:	4798      	blx	r3
 8014b12:	4603      	mov	r3, r0
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d026      	beq.n	8014b66 <_dwin_wait_response+0x74>
        {
            // Signal received, check if the flag was cleared (indicating success)
            if (*flag == false)
 8014b18:	68bb      	ldr	r3, [r7, #8]
 8014b1a:	781b      	ldrb	r3, [r3, #0]
 8014b1c:	b2db      	uxtb	r3, r3
 8014b1e:	f083 0301 	eor.w	r3, r3, #1
 8014b22:	b2db      	uxtb	r3, r3
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	d01e      	beq.n	8014b66 <_dwin_wait_response+0x74>
                ret = DWIN_OK;
 8014b28:	2300      	movs	r3, #0
 8014b2a:	75fb      	strb	r3, [r7, #23]
 8014b2c:	e01b      	b.n	8014b66 <_dwin_wait_response+0x74>
        }
    }
    // Fallback to polling (Bare-metal or simple ticks)
    else
    {
        uint32_t start = hdl->iface.get_tick_ms();
 8014b2e:	68fb      	ldr	r3, [r7, #12]
 8014b30:	685b      	ldr	r3, [r3, #4]
 8014b32:	4798      	blx	r3
 8014b34:	6138      	str	r0, [r7, #16]
        while ((hdl->iface.get_tick_ms() - start) < timeout_ms)
 8014b36:	e00d      	b.n	8014b54 <_dwin_wait_response+0x62>
        {
            /*process for non RTOS*/
            dwin_process(hdl);
 8014b38:	68f8      	ldr	r0, [r7, #12]
 8014b3a:	f000 f9a3 	bl	8014e84 <dwin_process>

            if (*flag == false)
 8014b3e:	68bb      	ldr	r3, [r7, #8]
 8014b40:	781b      	ldrb	r3, [r3, #0]
 8014b42:	b2db      	uxtb	r3, r3
 8014b44:	f083 0301 	eor.w	r3, r3, #1
 8014b48:	b2db      	uxtb	r3, r3
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d002      	beq.n	8014b54 <_dwin_wait_response+0x62>
            {
                ret = DWIN_OK;
 8014b4e:	2300      	movs	r3, #0
 8014b50:	75fb      	strb	r3, [r7, #23]
                break;
 8014b52:	e008      	b.n	8014b66 <_dwin_wait_response+0x74>
        while ((hdl->iface.get_tick_ms() - start) < timeout_ms)
 8014b54:	68fb      	ldr	r3, [r7, #12]
 8014b56:	685b      	ldr	r3, [r3, #4]
 8014b58:	4798      	blx	r3
 8014b5a:	4602      	mov	r2, r0
 8014b5c:	693b      	ldr	r3, [r7, #16]
 8014b5e:	1ad3      	subs	r3, r2, r3
 8014b60:	687a      	ldr	r2, [r7, #4]
 8014b62:	429a      	cmp	r2, r3
 8014b64:	d8e8      	bhi.n	8014b38 <_dwin_wait_response+0x46>
            }
        }
    }

    // Cleanup on timeout
    if (ret != DWIN_OK)
 8014b66:	7dfb      	ldrb	r3, [r7, #23]
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d002      	beq.n	8014b72 <_dwin_wait_response+0x80>
    {
        *flag = false;
 8014b6c:	68bb      	ldr	r3, [r7, #8]
 8014b6e:	2200      	movs	r2, #0
 8014b70:	701a      	strb	r2, [r3, #0]
    }
    return ret;
 8014b72:	7dfb      	ldrb	r3, [r7, #23]
}
 8014b74:	4618      	mov	r0, r3
 8014b76:	3718      	adds	r7, #24
 8014b78:	46bd      	mov	sp, r7
 8014b7a:	bd80      	pop	{r7, pc}

08014b7c <_dwin_handle_frame>:

static void _dwin_handle_frame(dwin_t *hdl, uint8_t *payload, uint8_t len)
{
 8014b7c:	b580      	push	{r7, lr}
 8014b7e:	b092      	sub	sp, #72	@ 0x48
 8014b80:	af00      	add	r7, sp, #0
 8014b82:	60f8      	str	r0, [r7, #12]
 8014b84:	60b9      	str	r1, [r7, #8]
 8014b86:	4613      	mov	r3, r2
 8014b88:	71fb      	strb	r3, [r7, #7]
    if (len < 1)
 8014b8a:	79fb      	ldrb	r3, [r7, #7]
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	f000 80cf 	beq.w	8014d30 <_dwin_handle_frame+0x1b4>
        return;

    uint8_t cmd = payload[0];
 8014b92:	68bb      	ldr	r3, [r7, #8]
 8014b94:	781b      	ldrb	r3, [r3, #0]
 8014b96:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* ---------------------------------------------------------------------- */
    /* Special Case: Write Confirmation "OK" (0x82 0x4F 0x4B)                 */
    /* The screen replies with 0x82 0x4F('O') 0x4B('K') if write was success. */
    /* ---------------------------------------------------------------------- */
    if (cmd == DWIN_CMD_WRITE_VP && len == 3 && payload[1] == 0x4F && payload[2] == 0x4B)
 8014b9a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014b9e:	2b82      	cmp	r3, #130	@ 0x82
 8014ba0:	d120      	bne.n	8014be4 <_dwin_handle_frame+0x68>
 8014ba2:	79fb      	ldrb	r3, [r7, #7]
 8014ba4:	2b03      	cmp	r3, #3
 8014ba6:	d11d      	bne.n	8014be4 <_dwin_handle_frame+0x68>
 8014ba8:	68bb      	ldr	r3, [r7, #8]
 8014baa:	3301      	adds	r3, #1
 8014bac:	781b      	ldrb	r3, [r3, #0]
 8014bae:	2b4f      	cmp	r3, #79	@ 0x4f
 8014bb0:	d118      	bne.n	8014be4 <_dwin_handle_frame+0x68>
 8014bb2:	68bb      	ldr	r3, [r7, #8]
 8014bb4:	3302      	adds	r3, #2
 8014bb6:	781b      	ldrb	r3, [r3, #0]
 8014bb8:	2b4b      	cmp	r3, #75	@ 0x4b
 8014bba:	d113      	bne.n	8014be4 <_dwin_handle_frame+0x68>
    {
#if DWIN_WAIT_FOR_WRITE_RESPONSE
        if (hdl->waiting_ack)
 8014bbc:	68fb      	ldr	r3, [r7, #12]
 8014bbe:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8014bc2:	b2db      	uxtb	r3, r3
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	f000 80b5 	beq.w	8014d34 <_dwin_handle_frame+0x1b8>
        {
            hdl->waiting_ack = false;
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	2200      	movs	r2, #0
 8014bce:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
            if (hdl->iface.sem_signal)
 8014bd2:	68fb      	ldr	r3, [r7, #12]
 8014bd4:	695b      	ldr	r3, [r3, #20]
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	f000 80ac 	beq.w	8014d34 <_dwin_handle_frame+0x1b8>
                hdl->iface.sem_signal();
 8014bdc:	68fb      	ldr	r3, [r7, #12]
 8014bde:	695b      	ldr	r3, [r3, #20]
 8014be0:	4798      	blx	r3
        }
#endif
        // Do NOT propagate this as a user event; it's internal protocol signaling.
        return;
 8014be2:	e0a7      	b.n	8014d34 <_dwin_handle_frame+0x1b8>
    }

    /* ---------------------------------------------------------------------- */
    /* Case: Variable Read Response (0x83)                                    */
    /* ---------------------------------------------------------------------- */
    if (cmd == DWIN_CMD_READ_VP)
 8014be4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014be8:	2b83      	cmp	r3, #131	@ 0x83
 8014bea:	d16a      	bne.n	8014cc2 <_dwin_handle_frame+0x146>
    {
        if (len < 3)
 8014bec:	79fb      	ldrb	r3, [r7, #7]
 8014bee:	2b02      	cmp	r3, #2
 8014bf0:	f240 80a2 	bls.w	8014d38 <_dwin_handle_frame+0x1bc>
            return;

        uint16_t vp = (payload[1] << 8) | payload[2];
 8014bf4:	68bb      	ldr	r3, [r7, #8]
 8014bf6:	3301      	adds	r3, #1
 8014bf8:	781b      	ldrb	r3, [r3, #0]
 8014bfa:	b21b      	sxth	r3, r3
 8014bfc:	021b      	lsls	r3, r3, #8
 8014bfe:	b21a      	sxth	r2, r3
 8014c00:	68bb      	ldr	r3, [r7, #8]
 8014c02:	3302      	adds	r3, #2
 8014c04:	781b      	ldrb	r3, [r3, #0]
 8014c06:	b21b      	sxth	r3, r3
 8014c08:	4313      	orrs	r3, r2
 8014c0a:	b21b      	sxth	r3, r3
 8014c0c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        uint8_t len_data = payload[3]; // Length in WORDS
 8014c10:	68bb      	ldr	r3, [r7, #8]
 8014c12:	78db      	ldrb	r3, [r3, #3]
 8014c14:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
        uint8_t *raw_data = &payload[4];
 8014c18:	68bb      	ldr	r3, [r7, #8]
 8014c1a:	3304      	adds	r3, #4
 8014c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint8_t raw_len_bytes = len - 4;
 8014c1e:	79fb      	ldrb	r3, [r7, #7]
 8014c20:	3b04      	subs	r3, #4
 8014c22:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        /* 1. Check for synchronous Read Transaction */
        if (hdl->waiting_response && hdl->pending_read_addr == vp)
 8014c26:	68fb      	ldr	r3, [r7, #12]
 8014c28:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8014c2c:	b2db      	uxtb	r3, r3
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d029      	beq.n	8014c86 <_dwin_handle_frame+0x10a>
 8014c32:	68fb      	ldr	r3, [r7, #12]
 8014c34:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8014c38:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014c3c:	429a      	cmp	r2, r3
 8014c3e:	d122      	bne.n	8014c86 <_dwin_handle_frame+0x10a>
        {
            size_t copy_len = (raw_len_bytes < hdl->response_dest_len) ? raw_len_bytes : hdl->response_dest_len;
 8014c40:	68fb      	ldr	r3, [r7, #12]
 8014c42:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8014c46:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8014c4a:	4293      	cmp	r3, r2
 8014c4c:	bf28      	it	cs
 8014c4e:	4613      	movcs	r3, r2
 8014c50:	b2db      	uxtb	r3, r3
 8014c52:	637b      	str	r3, [r7, #52]	@ 0x34
            if (hdl->response_dest_buf)
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	d007      	beq.n	8014c6e <_dwin_handle_frame+0xf2>
            {
                memcpy(hdl->response_dest_buf, raw_data, copy_len);
 8014c5e:	68fb      	ldr	r3, [r7, #12]
 8014c60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014c64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014c66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014c68:	4618      	mov	r0, r3
 8014c6a:	f003 ff31 	bl	8018ad0 <memcpy>
            }
            hdl->waiting_response = false;
 8014c6e:	68fb      	ldr	r3, [r7, #12]
 8014c70:	2200      	movs	r2, #0
 8014c72:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
            if (hdl->iface.sem_signal)
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	695b      	ldr	r3, [r3, #20]
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d05e      	beq.n	8014d3c <_dwin_handle_frame+0x1c0>
                hdl->iface.sem_signal();
 8014c7e:	68fb      	ldr	r3, [r7, #12]
 8014c80:	695b      	ldr	r3, [r3, #20]
 8014c82:	4798      	blx	r3
        {
 8014c84:	e05a      	b.n	8014d3c <_dwin_handle_frame+0x1c0>
        }
        /* 2. Dispatch Async Callback (e.g. unsolicited events) */
        else if (hdl->event_callback)
 8014c86:	68fb      	ldr	r3, [r7, #12]
 8014c88:	6a1b      	ldr	r3, [r3, #32]
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d059      	beq.n	8014d42 <_dwin_handle_frame+0x1c6>
        {
            dwin_evt_t evt;
            evt.cmd = cmd;
 8014c8e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014c92:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            evt.addr = vp;
 8014c96:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014c9a:	84fb      	strh	r3, [r7, #38]	@ 0x26
            evt.len = len_data;
 8014c9c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8014ca0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            evt.data = raw_data;
 8014ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            evt.data_len = raw_len_bytes;
 8014ca8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8014cac:	b29b      	uxth	r3, r3
 8014cae:	863b      	strh	r3, [r7, #48]	@ 0x30
            hdl->event_callback(&evt, hdl->user_ctx);
 8014cb0:	68fb      	ldr	r3, [r7, #12]
 8014cb2:	6a1b      	ldr	r3, [r3, #32]
 8014cb4:	68fa      	ldr	r2, [r7, #12]
 8014cb6:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8014cb8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8014cbc:	4610      	mov	r0, r2
 8014cbe:	4798      	blx	r3
 8014cc0:	e03f      	b.n	8014d42 <_dwin_handle_frame+0x1c6>
        }
    }
    /* ---------------------------------------------------------------------- */
    /* Case: Spontaneous Write Notification (0x82)                            */
    /* ---------------------------------------------------------------------- */
    else if (cmd == DWIN_CMD_WRITE_VP)
 8014cc2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014cc6:	2b82      	cmp	r3, #130	@ 0x82
 8014cc8:	d13b      	bne.n	8014d42 <_dwin_handle_frame+0x1c6>
    {
        if (len < 3)
 8014cca:	79fb      	ldrb	r3, [r7, #7]
 8014ccc:	2b02      	cmp	r3, #2
 8014cce:	d937      	bls.n	8014d40 <_dwin_handle_frame+0x1c4>
            return;
        uint16_t vp = (payload[1] << 8) | payload[2];
 8014cd0:	68bb      	ldr	r3, [r7, #8]
 8014cd2:	3301      	adds	r3, #1
 8014cd4:	781b      	ldrb	r3, [r3, #0]
 8014cd6:	b21b      	sxth	r3, r3
 8014cd8:	021b      	lsls	r3, r3, #8
 8014cda:	b21a      	sxth	r2, r3
 8014cdc:	68bb      	ldr	r3, [r7, #8]
 8014cde:	3302      	adds	r3, #2
 8014ce0:	781b      	ldrb	r3, [r3, #0]
 8014ce2:	b21b      	sxth	r3, r3
 8014ce4:	4313      	orrs	r3, r2
 8014ce6:	b21b      	sxth	r3, r3
 8014ce8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

        if (hdl->event_callback)
 8014cec:	68fb      	ldr	r3, [r7, #12]
 8014cee:	6a1b      	ldr	r3, [r3, #32]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d026      	beq.n	8014d42 <_dwin_handle_frame+0x1c6>
        {
            dwin_evt_t evt;
            evt.cmd = cmd;
 8014cf4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014cf8:	753b      	strb	r3, [r7, #20]
            evt.addr = vp;
 8014cfa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014cfe:	82fb      	strh	r3, [r7, #22]
            evt.len = (len - 3) / 2;
 8014d00:	79fb      	ldrb	r3, [r7, #7]
 8014d02:	3b03      	subs	r3, #3
 8014d04:	0fda      	lsrs	r2, r3, #31
 8014d06:	4413      	add	r3, r2
 8014d08:	105b      	asrs	r3, r3, #1
 8014d0a:	b2db      	uxtb	r3, r3
 8014d0c:	763b      	strb	r3, [r7, #24]
            evt.data = &payload[3];
 8014d0e:	68bb      	ldr	r3, [r7, #8]
 8014d10:	3303      	adds	r3, #3
 8014d12:	61fb      	str	r3, [r7, #28]
            evt.data_len = len - 3;
 8014d14:	79fb      	ldrb	r3, [r7, #7]
 8014d16:	b29b      	uxth	r3, r3
 8014d18:	3b03      	subs	r3, #3
 8014d1a:	b29b      	uxth	r3, r3
 8014d1c:	843b      	strh	r3, [r7, #32]
            hdl->event_callback(&evt, hdl->user_ctx);
 8014d1e:	68fb      	ldr	r3, [r7, #12]
 8014d20:	6a1b      	ldr	r3, [r3, #32]
 8014d22:	68fa      	ldr	r2, [r7, #12]
 8014d24:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8014d26:	f107 0214 	add.w	r2, r7, #20
 8014d2a:	4610      	mov	r0, r2
 8014d2c:	4798      	blx	r3
 8014d2e:	e008      	b.n	8014d42 <_dwin_handle_frame+0x1c6>
        return;
 8014d30:	bf00      	nop
 8014d32:	e006      	b.n	8014d42 <_dwin_handle_frame+0x1c6>
        return;
 8014d34:	bf00      	nop
 8014d36:	e004      	b.n	8014d42 <_dwin_handle_frame+0x1c6>
            return;
 8014d38:	bf00      	nop
 8014d3a:	e002      	b.n	8014d42 <_dwin_handle_frame+0x1c6>
        {
 8014d3c:	bf00      	nop
 8014d3e:	e000      	b.n	8014d42 <_dwin_handle_frame+0x1c6>
            return;
 8014d40:	bf00      	nop
        }
    }
}
 8014d42:	3748      	adds	r7, #72	@ 0x48
 8014d44:	46bd      	mov	sp, r7
 8014d46:	bd80      	pop	{r7, pc}

08014d48 <dwin_init>:
/*---------------------------------------------------------------------------*/
/* Core API Implementation                                                   */
/*---------------------------------------------------------------------------*/

dwin_error_t dwin_init(dwin_t *hdl, const dwin_interface_t *iface, uint8_t *buffer, size_t buffer_size)
{
 8014d48:	b5b0      	push	{r4, r5, r7, lr}
 8014d4a:	b084      	sub	sp, #16
 8014d4c:	af00      	add	r7, sp, #0
 8014d4e:	60f8      	str	r0, [r7, #12]
 8014d50:	60b9      	str	r1, [r7, #8]
 8014d52:	607a      	str	r2, [r7, #4]
 8014d54:	603b      	str	r3, [r7, #0]
    if (!hdl || !iface || !buffer || buffer_size == 0)
 8014d56:	68fb      	ldr	r3, [r7, #12]
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	d008      	beq.n	8014d6e <dwin_init+0x26>
 8014d5c:	68bb      	ldr	r3, [r7, #8]
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d005      	beq.n	8014d6e <dwin_init+0x26>
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	d002      	beq.n	8014d6e <dwin_init+0x26>
 8014d68:	683b      	ldr	r3, [r7, #0]
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	d101      	bne.n	8014d72 <dwin_init+0x2a>
        return DWIN_ERROR_PARAM;
 8014d6e:	2303      	movs	r3, #3
 8014d70:	e019      	b.n	8014da6 <dwin_init+0x5e>

    memset(hdl, 0, sizeof(dwin_t));
 8014d72:	228c      	movs	r2, #140	@ 0x8c
 8014d74:	2100      	movs	r1, #0
 8014d76:	68f8      	ldr	r0, [r7, #12]
 8014d78:	f003 fe76 	bl	8018a68 <memset>
    hdl->iface = *iface;
 8014d7c:	68fa      	ldr	r2, [r7, #12]
 8014d7e:	68bb      	ldr	r3, [r7, #8]
 8014d80:	4614      	mov	r4, r2
 8014d82:	461d      	mov	r5, r3
 8014d84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014d86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014d88:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8014d8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    hdl->rx_fifo_buf = buffer;
 8014d90:	68fb      	ldr	r3, [r7, #12]
 8014d92:	687a      	ldr	r2, [r7, #4]
 8014d94:	629a      	str	r2, [r3, #40]	@ 0x28
    hdl->rx_fifo_size = buffer_size;
 8014d96:	68fb      	ldr	r3, [r7, #12]
 8014d98:	683a      	ldr	r2, [r7, #0]
 8014d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdl->parse_state = DWIN_STATE_WAIT_H;
 8014d9c:	68fb      	ldr	r3, [r7, #12]
 8014d9e:	2200      	movs	r2, #0
 8014da0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    return DWIN_OK;
 8014da4:	2300      	movs	r3, #0
}
 8014da6:	4618      	mov	r0, r3
 8014da8:	3710      	adds	r7, #16
 8014daa:	46bd      	mov	sp, r7
 8014dac:	bdb0      	pop	{r4, r5, r7, pc}

08014dae <dwin_register_callback>:

void dwin_register_callback(dwin_t *hdl, dwin_event_cb_t cb, void *user_ctx)
{
 8014dae:	b480      	push	{r7}
 8014db0:	b085      	sub	sp, #20
 8014db2:	af00      	add	r7, sp, #0
 8014db4:	60f8      	str	r0, [r7, #12]
 8014db6:	60b9      	str	r1, [r7, #8]
 8014db8:	607a      	str	r2, [r7, #4]
    if (hdl)
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d005      	beq.n	8014dcc <dwin_register_callback+0x1e>
    {
        hdl->event_callback = cb;
 8014dc0:	68fb      	ldr	r3, [r7, #12]
 8014dc2:	68ba      	ldr	r2, [r7, #8]
 8014dc4:	621a      	str	r2, [r3, #32]
        hdl->user_ctx = user_ctx;
 8014dc6:	68fb      	ldr	r3, [r7, #12]
 8014dc8:	687a      	ldr	r2, [r7, #4]
 8014dca:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 8014dcc:	bf00      	nop
 8014dce:	3714      	adds	r7, #20
 8014dd0:	46bd      	mov	sp, r7
 8014dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dd6:	4770      	bx	lr

08014dd8 <dwin_rx_push_ex>:

void dwin_rx_push_ex(dwin_t *hdl, uint8_t *data, size_t len)
{
 8014dd8:	b580      	push	{r7, lr}
 8014dda:	b086      	sub	sp, #24
 8014ddc:	af00      	add	r7, sp, #0
 8014dde:	60f8      	str	r0, [r7, #12]
 8014de0:	60b9      	str	r1, [r7, #8]
 8014de2:	607a      	str	r2, [r7, #4]
    for (size_t i = 0; i < len; i++)
 8014de4:	2300      	movs	r3, #0
 8014de6:	617b      	str	r3, [r7, #20]
 8014de8:	e00a      	b.n	8014e00 <dwin_rx_push_ex+0x28>
    {
        dwin_rx_push(hdl, data[i]);
 8014dea:	68ba      	ldr	r2, [r7, #8]
 8014dec:	697b      	ldr	r3, [r7, #20]
 8014dee:	4413      	add	r3, r2
 8014df0:	781b      	ldrb	r3, [r3, #0]
 8014df2:	4619      	mov	r1, r3
 8014df4:	68f8      	ldr	r0, [r7, #12]
 8014df6:	f000 f81b 	bl	8014e30 <dwin_rx_push>
    for (size_t i = 0; i < len; i++)
 8014dfa:	697b      	ldr	r3, [r7, #20]
 8014dfc:	3301      	adds	r3, #1
 8014dfe:	617b      	str	r3, [r7, #20]
 8014e00:	697a      	ldr	r2, [r7, #20]
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	429a      	cmp	r2, r3
 8014e06:	d3f0      	bcc.n	8014dea <dwin_rx_push_ex+0x12>
    }
}
 8014e08:	bf00      	nop
 8014e0a:	bf00      	nop
 8014e0c:	3718      	adds	r7, #24
 8014e0e:	46bd      	mov	sp, r7
 8014e10:	bd80      	pop	{r7, pc}

08014e12 <dwin_rx_notify>:

void dwin_rx_notify(dwin_t *hdl)
{
 8014e12:	b580      	push	{r7, lr}
 8014e14:	b082      	sub	sp, #8
 8014e16:	af00      	add	r7, sp, #0
 8014e18:	6078      	str	r0, [r7, #4]
    if (hdl->iface.sem_new_data_signal)
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	69db      	ldr	r3, [r3, #28]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d002      	beq.n	8014e28 <dwin_rx_notify+0x16>
    {
        hdl->iface.sem_new_data_signal();
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	69db      	ldr	r3, [r3, #28]
 8014e26:	4798      	blx	r3
    }
}
 8014e28:	bf00      	nop
 8014e2a:	3708      	adds	r7, #8
 8014e2c:	46bd      	mov	sp, r7
 8014e2e:	bd80      	pop	{r7, pc}

08014e30 <dwin_rx_push>:

void dwin_rx_push(dwin_t *hdl, uint8_t data)
{
 8014e30:	b480      	push	{r7}
 8014e32:	b085      	sub	sp, #20
 8014e34:	af00      	add	r7, sp, #0
 8014e36:	6078      	str	r0, [r7, #4]
 8014e38:	460b      	mov	r3, r1
 8014e3a:	70fb      	strb	r3, [r7, #3]
    if (!hdl)
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	d01a      	beq.n	8014e78 <dwin_rx_push+0x48>
        return;

    size_t next_head = (hdl->rx_head + 1) % hdl->rx_fifo_size;
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e46:	3301      	adds	r3, #1
 8014e48:	687a      	ldr	r2, [r7, #4]
 8014e4a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8014e4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8014e50:	fb01 f202 	mul.w	r2, r1, r2
 8014e54:	1a9b      	subs	r3, r3, r2
 8014e56:	60fb      	str	r3, [r7, #12]
    if (next_head != hdl->rx_tail)
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014e5c:	68fa      	ldr	r2, [r7, #12]
 8014e5e:	429a      	cmp	r2, r3
 8014e60:	d00b      	beq.n	8014e7a <dwin_rx_push+0x4a>
    {
        hdl->rx_fifo_buf[hdl->rx_head] = data;
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e6a:	4413      	add	r3, r2
 8014e6c:	78fa      	ldrb	r2, [r7, #3]
 8014e6e:	701a      	strb	r2, [r3, #0]
        hdl->rx_head = next_head;
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	68fa      	ldr	r2, [r7, #12]
 8014e74:	631a      	str	r2, [r3, #48]	@ 0x30
 8014e76:	e000      	b.n	8014e7a <dwin_rx_push+0x4a>
        return;
 8014e78:	bf00      	nop
    }
}
 8014e7a:	3714      	adds	r7, #20
 8014e7c:	46bd      	mov	sp, r7
 8014e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e82:	4770      	bx	lr

08014e84 <dwin_process>:

void dwin_process(dwin_t *hdl)
{
 8014e84:	b580      	push	{r7, lr}
 8014e86:	b084      	sub	sp, #16
 8014e88:	af00      	add	r7, sp, #0
 8014e8a:	6078      	str	r0, [r7, #4]
    if (!hdl)
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	2b00      	cmp	r3, #0
 8014e90:	f000 8096 	beq.w	8014fc0 <dwin_process+0x13c>
        return;

    // Block waiting for new data if callback is provided
    if (hdl->rx_tail == hdl->rx_head && hdl->iface.sem_new_data_wait)
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e9c:	429a      	cmp	r2, r3
 8014e9e:	f040 8087 	bne.w	8014fb0 <dwin_process+0x12c>
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	699b      	ldr	r3, [r3, #24]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	f000 8082 	beq.w	8014fb0 <dwin_process+0x12c>
    {
        hdl->iface.sem_new_data_wait();
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	699b      	ldr	r3, [r3, #24]
 8014eb0:	4798      	blx	r3
    }

    while (hdl->rx_tail != hdl->rx_head)
 8014eb2:	e07d      	b.n	8014fb0 <dwin_process+0x12c>
    {
        uint8_t byte = hdl->rx_fifo_buf[hdl->rx_tail];
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014ebc:	4413      	add	r3, r2
 8014ebe:	781b      	ldrb	r3, [r3, #0]
 8014ec0:	73fb      	strb	r3, [r7, #15]
        hdl->rx_tail = (hdl->rx_tail + 1) % hdl->rx_fifo_size;
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014ec6:	3301      	adds	r3, #1
 8014ec8:	687a      	ldr	r2, [r7, #4]
 8014eca:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8014ecc:	fbb3 f1f2 	udiv	r1, r3, r2
 8014ed0:	fb01 f202 	mul.w	r2, r1, r2
 8014ed4:	1a9a      	subs	r2, r3, r2
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	635a      	str	r2, [r3, #52]	@ 0x34

        switch (hdl->parse_state)
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014ee0:	2b03      	cmp	r3, #3
 8014ee2:	d865      	bhi.n	8014fb0 <dwin_process+0x12c>
 8014ee4:	a201      	add	r2, pc, #4	@ (adr r2, 8014eec <dwin_process+0x68>)
 8014ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014eea:	bf00      	nop
 8014eec:	08014efd 	.word	0x08014efd
 8014ef0:	08014f0d 	.word	0x08014f0d
 8014ef4:	08014f33 	.word	0x08014f33
 8014ef8:	08014f61 	.word	0x08014f61
        {
        case DWIN_STATE_WAIT_H:
            if (byte == DWIN_FRAME_HEADER_H)
 8014efc:	7bfb      	ldrb	r3, [r7, #15]
 8014efe:	2b5a      	cmp	r3, #90	@ 0x5a
 8014f00:	d153      	bne.n	8014faa <dwin_process+0x126>
                hdl->parse_state = DWIN_STATE_WAIT_L;
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	2201      	movs	r2, #1
 8014f06:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 8014f0a:	e04e      	b.n	8014faa <dwin_process+0x126>
        case DWIN_STATE_WAIT_L:
            if (byte == DWIN_FRAME_HEADER_L)
 8014f0c:	7bfb      	ldrb	r3, [r7, #15]
 8014f0e:	2ba5      	cmp	r3, #165	@ 0xa5
 8014f10:	d104      	bne.n	8014f1c <dwin_process+0x98>
                hdl->parse_state = DWIN_STATE_LEN;
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	2202      	movs	r2, #2
 8014f16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            else
                hdl->parse_state = (byte == DWIN_FRAME_HEADER_H) ? DWIN_STATE_WAIT_L : DWIN_STATE_WAIT_H;
            break;
 8014f1a:	e049      	b.n	8014fb0 <dwin_process+0x12c>
                hdl->parse_state = (byte == DWIN_FRAME_HEADER_H) ? DWIN_STATE_WAIT_L : DWIN_STATE_WAIT_H;
 8014f1c:	7bfb      	ldrb	r3, [r7, #15]
 8014f1e:	2b5a      	cmp	r3, #90	@ 0x5a
 8014f20:	bf0c      	ite	eq
 8014f22:	2301      	moveq	r3, #1
 8014f24:	2300      	movne	r3, #0
 8014f26:	b2db      	uxtb	r3, r3
 8014f28:	461a      	mov	r2, r3
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 8014f30:	e03e      	b.n	8014fb0 <dwin_process+0x12c>
        case DWIN_STATE_LEN:
            hdl->rx_expected_len = byte;
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	7bfa      	ldrb	r2, [r7, #15]
 8014f36:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            hdl->rx_frame_idx = 0;
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	2200      	movs	r2, #0
 8014f3e:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
            if (hdl->rx_expected_len > DWIN_MAX_PAYLOAD_LEN)
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014f48:	2b40      	cmp	r3, #64	@ 0x40
 8014f4a:	d904      	bls.n	8014f56 <dwin_process+0xd2>
                hdl->parse_state = DWIN_STATE_WAIT_H;
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	2200      	movs	r2, #0
 8014f50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            else
                hdl->parse_state = DWIN_STATE_PAYLOAD;
            break;
 8014f54:	e02c      	b.n	8014fb0 <dwin_process+0x12c>
                hdl->parse_state = DWIN_STATE_PAYLOAD;
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	2203      	movs	r2, #3
 8014f5a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 8014f5e:	e027      	b.n	8014fb0 <dwin_process+0x12c>
        case DWIN_STATE_PAYLOAD:
            hdl->rx_frame_buf[hdl->rx_frame_idx++] = byte;
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 8014f66:	1c5a      	adds	r2, r3, #1
 8014f68:	b291      	uxth	r1, r2
 8014f6a:	687a      	ldr	r2, [r7, #4]
 8014f6c:	f8a2 107a 	strh.w	r1, [r2, #122]	@ 0x7a
 8014f70:	461a      	mov	r2, r3
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	4413      	add	r3, r2
 8014f76:	7bfa      	ldrb	r2, [r7, #15]
 8014f78:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            if (hdl->rx_frame_idx >= hdl->rx_expected_len)
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 8014f82:	687a      	ldr	r2, [r7, #4]
 8014f84:	f892 207c 	ldrb.w	r2, [r2, #124]	@ 0x7c
 8014f88:	4293      	cmp	r3, r2
 8014f8a:	d310      	bcc.n	8014fae <dwin_process+0x12a>
            {
                _dwin_handle_frame(hdl, hdl->rx_frame_buf, hdl->rx_expected_len);
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	f103 0139 	add.w	r1, r3, #57	@ 0x39
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014f98:	461a      	mov	r2, r3
 8014f9a:	6878      	ldr	r0, [r7, #4]
 8014f9c:	f7ff fdee 	bl	8014b7c <_dwin_handle_frame>
                hdl->parse_state = DWIN_STATE_WAIT_H;
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	2200      	movs	r2, #0
 8014fa4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            break;
 8014fa8:	e001      	b.n	8014fae <dwin_process+0x12a>
            break;
 8014faa:	bf00      	nop
 8014fac:	e000      	b.n	8014fb0 <dwin_process+0x12c>
            break;
 8014fae:	bf00      	nop
    while (hdl->rx_tail != hdl->rx_head)
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014fb8:	429a      	cmp	r2, r3
 8014fba:	f47f af7b 	bne.w	8014eb4 <dwin_process+0x30>
 8014fbe:	e000      	b.n	8014fc2 <dwin_process+0x13e>
        return;
 8014fc0:	bf00      	nop
        }
    }
}
 8014fc2:	3710      	adds	r7, #16
 8014fc4:	46bd      	mov	sp, r7
 8014fc6:	bd80      	pop	{r7, pc}

08014fc8 <dwin_write_vp_u16>:

dwin_error_t dwin_write_vp_u16(dwin_t *hdl, uint16_t vp_addr, uint16_t value)
{
 8014fc8:	b580      	push	{r7, lr}
 8014fca:	b086      	sub	sp, #24
 8014fcc:	af00      	add	r7, sp, #0
 8014fce:	6078      	str	r0, [r7, #4]
 8014fd0:	460b      	mov	r3, r1
 8014fd2:	807b      	strh	r3, [r7, #2]
 8014fd4:	4613      	mov	r3, r2
 8014fd6:	803b      	strh	r3, [r7, #0]
    uint8_t frame[8];
    frame[0] = DWIN_FRAME_HEADER_H;
 8014fd8:	235a      	movs	r3, #90	@ 0x5a
 8014fda:	733b      	strb	r3, [r7, #12]
    frame[1] = DWIN_FRAME_HEADER_L;
 8014fdc:	23a5      	movs	r3, #165	@ 0xa5
 8014fde:	737b      	strb	r3, [r7, #13]
    frame[2] = 0x05;
 8014fe0:	2305      	movs	r3, #5
 8014fe2:	73bb      	strb	r3, [r7, #14]
    frame[3] = DWIN_CMD_WRITE_VP;
 8014fe4:	2382      	movs	r3, #130	@ 0x82
 8014fe6:	73fb      	strb	r3, [r7, #15]
    frame[4] = (vp_addr >> 8) & 0xFF;
 8014fe8:	887b      	ldrh	r3, [r7, #2]
 8014fea:	0a1b      	lsrs	r3, r3, #8
 8014fec:	b29b      	uxth	r3, r3
 8014fee:	b2db      	uxtb	r3, r3
 8014ff0:	743b      	strb	r3, [r7, #16]
    frame[5] = vp_addr & 0xFF;
 8014ff2:	887b      	ldrh	r3, [r7, #2]
 8014ff4:	b2db      	uxtb	r3, r3
 8014ff6:	747b      	strb	r3, [r7, #17]
    frame[6] = (value >> 8) & 0xFF;
 8014ff8:	883b      	ldrh	r3, [r7, #0]
 8014ffa:	0a1b      	lsrs	r3, r3, #8
 8014ffc:	b29b      	uxth	r3, r3
 8014ffe:	b2db      	uxtb	r3, r3
 8015000:	74bb      	strb	r3, [r7, #18]
    frame[7] = value & 0xFF;
 8015002:	883b      	ldrh	r3, [r7, #0]
 8015004:	b2db      	uxtb	r3, r3
 8015006:	74fb      	strb	r3, [r7, #19]

    dwin_error_t ret = DWIN_OK;
 8015008:	2300      	movs	r3, #0
 801500a:	75fb      	strb	r3, [r7, #23]
    _dwin_lock(hdl);
 801500c:	6878      	ldr	r0, [r7, #4]
 801500e:	f7ff fd52 	bl	8014ab6 <_dwin_lock>
#if DWIN_WAIT_FOR_WRITE_RESPONSE
    hdl->waiting_ack = true;
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	2201      	movs	r2, #1
 8015016:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
#endif
    hdl->iface.uart_transmit(frame, 8);
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	681b      	ldr	r3, [r3, #0]
 801501e:	f107 020c 	add.w	r2, r7, #12
 8015022:	2108      	movs	r1, #8
 8015024:	4610      	mov	r0, r2
 8015026:	4798      	blx	r3
#if DWIN_WAIT_FOR_WRITE_RESPONSE
    ret = _dwin_wait_response(hdl, &hdl->waiting_ack, 100); // 100ms timeout for ACK
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	337e      	adds	r3, #126	@ 0x7e
 801502c:	2264      	movs	r2, #100	@ 0x64
 801502e:	4619      	mov	r1, r3
 8015030:	6878      	ldr	r0, [r7, #4]
 8015032:	f7ff fd5e 	bl	8014af2 <_dwin_wait_response>
 8015036:	4603      	mov	r3, r0
 8015038:	75fb      	strb	r3, [r7, #23]
#endif
    _dwin_unlock(hdl);
 801503a:	6878      	ldr	r0, [r7, #4]
 801503c:	f7ff fd4a 	bl	8014ad4 <_dwin_unlock>
    return ret;
 8015040:	7dfb      	ldrb	r3, [r7, #23]
}
 8015042:	4618      	mov	r0, r3
 8015044:	3718      	adds	r7, #24
 8015046:	46bd      	mov	sp, r7
 8015048:	bd80      	pop	{r7, pc}

0801504a <prv_process_btn>:
 * \param[in]       lwobj: LwBTN instance. Set to `NULL` to use default one
 * \param[in]       btn: Button instance to process
 * \param[in]       mstime: Current milliseconds system time
 */
static void
prv_process_btn(lwbtn_t* lwobj, lwbtn_btn_t* btn, lwbtn_time_t mstime) {
 801504a:	b580      	push	{r7, lr}
 801504c:	b086      	sub	sp, #24
 801504e:	af00      	add	r7, sp, #0
 8015050:	60f8      	str	r0, [r7, #12]
 8015052:	60b9      	str	r1, [r7, #8]
 8015054:	607a      	str	r2, [r7, #4]
    uint8_t new_state;

    /* Get button state */
    new_state = LWBTN_BTN_GET_STATE(lwobj, btn);
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	68db      	ldr	r3, [r3, #12]
 801505a:	68b9      	ldr	r1, [r7, #8]
 801505c:	68f8      	ldr	r0, [r7, #12]
 801505e:	4798      	blx	r3
 8015060:	4603      	mov	r3, r0
 8015062:	75fb      	strb	r3, [r7, #23]
     * When user uses manual state set (no callback system),
     * it is up to user to first call "set state" function and set state to inactive
     * 
     * This features is also used for "button reset"
     */
    if (!(btn->flags & LWBTN_FLAG_FIRST_INACTIVE_RCVD)) {
 8015064:	68bb      	ldr	r3, [r7, #8]
 8015066:	881b      	ldrh	r3, [r3, #0]
 8015068:	f003 0304 	and.w	r3, r3, #4
 801506c:	2b00      	cmp	r3, #0
 801506e:	d109      	bne.n	8015084 <prv_process_btn+0x3a>
        if (new_state) {
 8015070:	7dfb      	ldrb	r3, [r7, #23]
 8015072:	2b00      	cmp	r3, #0
 8015074:	f040 80c6 	bne.w	8015204 <prv_process_btn+0x1ba>
            return;
        }

        /* Reset all states */
        btn->last_state = 0;
 8015078:	68bb      	ldr	r3, [r7, #8]
 801507a:	2200      	movs	r2, #0
 801507c:	709a      	strb	r2, [r3, #2]
        btn->flags = LWBTN_FLAG_FIRST_INACTIVE_RCVD;
 801507e:	68bb      	ldr	r3, [r7, #8]
 8015080:	2204      	movs	r2, #4
 8015082:	801a      	strh	r2, [r3, #0]
        btn->flags &= ~LWBTN_FLAG_RESET; /* Start over */
    }
#endif

    /* Button state has just changed */
    if (new_state != btn->last_state) {
 8015084:	68bb      	ldr	r3, [r7, #8]
 8015086:	789b      	ldrb	r3, [r3, #2]
 8015088:	7dfa      	ldrb	r2, [r7, #23]
 801508a:	429a      	cmp	r2, r3
 801508c:	d003      	beq.n	8015096 <prv_process_btn+0x4c>
        btn->time_state_change = mstime;
 801508e:	68bb      	ldr	r3, [r7, #8]
 8015090:	687a      	ldr	r2, [r7, #4]
 8015092:	609a      	str	r2, [r3, #8]
 8015094:	e0b2      	b.n	80151fc <prv_process_btn+0x1b2>
    }

    /* Button is still pressed */
    else if (new_state) {
 8015096:	7dfb      	ldrb	r3, [r7, #23]
 8015098:	2b00      	cmp	r3, #0
 801509a:	d03c      	beq.n	8015116 <prv_process_btn+0xcc>
        /* 
         * Handle debounce and send on-press event
         *
         * This is when we detect valid press
         */
        if (!(btn->flags & LWBTN_FLAG_ONPRESS_SENT)) {
 801509c:	68bb      	ldr	r3, [r7, #8]
 801509e:	881b      	ldrh	r3, [r3, #0]
 80150a0:	f003 0301 	and.w	r3, r3, #1
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d12f      	bne.n	8015108 <prv_process_btn+0xbe>
             *
             * - Runtime mode is enabled -> user sets its own config for debounce
             * - Config debounce time for press is more than `0`
             */
#if LWBTN_CFG_TIME_DEBOUNCE_PRESS_DYNAMIC || LWBTN_CFG_TIME_DEBOUNCE_PRESS > 0
            if ((lwbtn_time_t)(mstime - btn->time_state_change) >= LWBTN_TIME_DEBOUNCE_PRESS_GET_MIN(btn))
 80150a8:	68bb      	ldr	r3, [r7, #8]
 80150aa:	689b      	ldr	r3, [r3, #8]
 80150ac:	687a      	ldr	r2, [r7, #4]
 80150ae:	1ad3      	subs	r3, r2, r3
 80150b0:	2b13      	cmp	r3, #19
 80150b2:	f240 80a3 	bls.w	80151fc <prv_process_btn+0x1b2>
                    btn->click.cnt = 0;
                }
#endif /* !LWBTN_CFG_CLICK_MAX_CONSECUTIVE_SEND_IMMEDIATELY */

                /* Start with new on-press */
                btn->flags |= LWBTN_FLAG_ONPRESS_SENT;
 80150b6:	68bb      	ldr	r3, [r7, #8]
 80150b8:	881b      	ldrh	r3, [r3, #0]
 80150ba:	f043 0301 	orr.w	r3, r3, #1
 80150be:	b29a      	uxth	r2, r3
 80150c0:	68bb      	ldr	r3, [r7, #8]
 80150c2:	801a      	strh	r2, [r3, #0]
                lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONPRESS);
 80150c4:	68fb      	ldr	r3, [r7, #12]
 80150c6:	689b      	ldr	r3, [r3, #8]
 80150c8:	2200      	movs	r2, #0
 80150ca:	68b9      	ldr	r1, [r7, #8]
 80150cc:	68f8      	ldr	r0, [r7, #12]
 80150ce:	4798      	blx	r3
#if LWBTN_CFG_USE_KEEPALIVE
                /* Set keep alive time */
                btn->keepalive.last_time = mstime;
 80150d0:	68bb      	ldr	r3, [r7, #8]
 80150d2:	687a      	ldr	r2, [r7, #4]
 80150d4:	60da      	str	r2, [r3, #12]
                btn->keepalive.cnt = 0;
 80150d6:	68bb      	ldr	r3, [r7, #8]
 80150d8:	2200      	movs	r2, #0
 80150da:	821a      	strh	r2, [r3, #16]
#endif /* LWBTN_CFG_USE_KEEPALIVE */

                btn->time_change = mstime; /* Button state has now changed */
 80150dc:	68bb      	ldr	r3, [r7, #8]
 80150de:	687a      	ldr	r2, [r7, #4]
 80150e0:	605a      	str	r2, [r3, #4]
 80150e2:	e08b      	b.n	80151fc <prv_process_btn+0x1b2>
             * Handle keep alive, but only if on-press event has been sent
             *
             * Keep alive is sent when valid press is being detected
             */
            while ((lwbtn_time_t)(mstime - btn->keepalive.last_time) >= LWBTN_TIME_KEEPALIVE_PERIOD(btn)) {
                btn->keepalive.last_time += LWBTN_TIME_KEEPALIVE_PERIOD(btn);
 80150e4:	68bb      	ldr	r3, [r7, #8]
 80150e6:	68db      	ldr	r3, [r3, #12]
 80150e8:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 80150ec:	68bb      	ldr	r3, [r7, #8]
 80150ee:	60da      	str	r2, [r3, #12]
                ++btn->keepalive.cnt;
 80150f0:	68bb      	ldr	r3, [r7, #8]
 80150f2:	8a1b      	ldrh	r3, [r3, #16]
 80150f4:	3301      	adds	r3, #1
 80150f6:	b29a      	uxth	r2, r3
 80150f8:	68bb      	ldr	r3, [r7, #8]
 80150fa:	821a      	strh	r2, [r3, #16]
                lwobj->evt_fn(lwobj, btn, LWBTN_EVT_KEEPALIVE);
 80150fc:	68fb      	ldr	r3, [r7, #12]
 80150fe:	689b      	ldr	r3, [r3, #8]
 8015100:	2203      	movs	r2, #3
 8015102:	68b9      	ldr	r1, [r7, #8]
 8015104:	68f8      	ldr	r0, [r7, #12]
 8015106:	4798      	blx	r3
            while ((lwbtn_time_t)(mstime - btn->keepalive.last_time) >= LWBTN_TIME_KEEPALIVE_PERIOD(btn)) {
 8015108:	68bb      	ldr	r3, [r7, #8]
 801510a:	68db      	ldr	r3, [r3, #12]
 801510c:	687a      	ldr	r2, [r7, #4]
 801510e:	1ad3      	subs	r3, r2, r3
 8015110:	2b63      	cmp	r3, #99	@ 0x63
 8015112:	d8e7      	bhi.n	80150e4 <prv_process_btn+0x9a>
 8015114:	e072      	b.n	80151fc <prv_process_btn+0x1b2>
        /*
         * We only need to react if on-press event has even been started.
         *
         * Do nothing if that was not the case
         */
        if (btn->flags & LWBTN_FLAG_ONPRESS_SENT) {
 8015116:	68bb      	ldr	r3, [r7, #8]
 8015118:	881b      	ldrh	r3, [r3, #0]
 801511a:	f003 0301 	and.w	r3, r3, #1
 801511e:	2b00      	cmp	r3, #0
 8015120:	d058      	beq.n	80151d4 <prv_process_btn+0x18a>
#if LWBTN_CFG_TIME_DEBOUNCE_RELEASE_DYNAMIC || LWBTN_CFG_TIME_DEBOUNCE_RELEASE > 0
            if ((mstime - btn->time_state_change) >= LWBTN_TIME_DEBOUNCE_RELEASE_GET_MIN(btn))
#endif /* LWBTN_CFG_TIME_DEBOUNCE_RELEASE_DYNAMIC || LWBTN_CFG_TIME_DEBOUNCE_RELEASE > 0 */
            {
                /* Handle on-release event */
                btn->flags &= ~LWBTN_FLAG_ONPRESS_SENT;
 8015122:	68bb      	ldr	r3, [r7, #8]
 8015124:	881b      	ldrh	r3, [r3, #0]
 8015126:	f023 0301 	bic.w	r3, r3, #1
 801512a:	b29a      	uxth	r2, r3
 801512c:	68bb      	ldr	r3, [r7, #8]
 801512e:	801a      	strh	r2, [r3, #0]
                lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONRELEASE);
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	689b      	ldr	r3, [r3, #8]
 8015134:	2201      	movs	r2, #1
 8015136:	68b9      	ldr	r1, [r7, #8]
 8015138:	68f8      	ldr	r0, [r7, #12]
 801513a:	4798      	blx	r3

#if LWBTN_CFG_USE_CLICK
                /* Check time validity for click event */
                if ((lwbtn_time_t)(mstime - btn->time_change) >= LWBTN_TIME_CLICK_GET_PRESSED_MIN(btn)
 801513c:	68bb      	ldr	r3, [r7, #8]
 801513e:	685b      	ldr	r3, [r3, #4]
 8015140:	687a      	ldr	r2, [r7, #4]
 8015142:	1ad3      	subs	r3, r2, r3
 8015144:	2b13      	cmp	r3, #19
 8015146:	d92d      	bls.n	80151a4 <prv_process_btn+0x15a>
                    && (lwbtn_time_t)(mstime - btn->time_change) <= LWBTN_TIME_CLICK_GET_PRESSED_MAX(btn)) {
 8015148:	68bb      	ldr	r3, [r7, #8]
 801514a:	685b      	ldr	r3, [r3, #4]
 801514c:	687a      	ldr	r2, [r7, #4]
 801514e:	1ad3      	subs	r3, r2, r3
 8015150:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8015154:	d826      	bhi.n	80151a4 <prv_process_btn+0x15a>
                     * Increase consecutive clicks if max not reached yet
                     * and if time between two clicks is not long enough
                     * 
                     * Otherwise we consider click as fresh one
                     */
                    if (btn->click.cnt > 0 && btn->click.cnt < LWBTN_CLICK_MAX_CONSECUTIVE(btn)
 8015156:	68bb      	ldr	r3, [r7, #8]
 8015158:	7e1b      	ldrb	r3, [r3, #24]
 801515a:	2b00      	cmp	r3, #0
 801515c:	d011      	beq.n	8015182 <prv_process_btn+0x138>
 801515e:	68bb      	ldr	r3, [r7, #8]
 8015160:	7e1b      	ldrb	r3, [r3, #24]
 8015162:	2b02      	cmp	r3, #2
 8015164:	d80d      	bhi.n	8015182 <prv_process_btn+0x138>
                        && (lwbtn_time_t)(mstime - btn->click.last_time) < LWBTN_TIME_CLICK_MAX_MULTI(btn)) {
 8015166:	68bb      	ldr	r3, [r7, #8]
 8015168:	695b      	ldr	r3, [r3, #20]
 801516a:	687a      	ldr	r2, [r7, #4]
 801516c:	1ad3      	subs	r3, r2, r3
 801516e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8015172:	d206      	bcs.n	8015182 <prv_process_btn+0x138>
                        ++btn->click.cnt;
 8015174:	68bb      	ldr	r3, [r7, #8]
 8015176:	7e1b      	ldrb	r3, [r3, #24]
 8015178:	3301      	adds	r3, #1
 801517a:	b2da      	uxtb	r2, r3
 801517c:	68bb      	ldr	r3, [r7, #8]
 801517e:	761a      	strb	r2, [r3, #24]
 8015180:	e00c      	b.n	801519c <prv_process_btn+0x152>
                         * This can only happen, if onpress started earlier than max consecutive time,
                         * while onrelease happened later than maximum consecutive time.
                         * 
                         * In this case simply report previous state before setting new click.
                         */
                        if (btn->click.cnt > 0) {
 8015182:	68bb      	ldr	r3, [r7, #8]
 8015184:	7e1b      	ldrb	r3, [r3, #24]
 8015186:	2b00      	cmp	r3, #0
 8015188:	d005      	beq.n	8015196 <prv_process_btn+0x14c>
                            lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONCLICK);
 801518a:	68fb      	ldr	r3, [r7, #12]
 801518c:	689b      	ldr	r3, [r3, #8]
 801518e:	2202      	movs	r2, #2
 8015190:	68b9      	ldr	r1, [r7, #8]
 8015192:	68f8      	ldr	r0, [r7, #12]
 8015194:	4798      	blx	r3
                        }
                        btn->click.cnt = 1;
 8015196:	68bb      	ldr	r3, [r7, #8]
 8015198:	2201      	movs	r2, #1
 801519a:	761a      	strb	r2, [r3, #24]
                    }
                    btn->click.last_time = mstime;
 801519c:	68bb      	ldr	r3, [r7, #8]
 801519e:	687a      	ldr	r2, [r7, #4]
 80151a0:	615a      	str	r2, [r3, #20]
 80151a2:	e002      	b.n	80151aa <prv_process_btn+0x160>
                     * There was an on-release event, but timing
                     * for click event detection is outside allowed window.
                     * 
                     * Reset clicks counter -> not valid sequence for click event.
                     */
                    btn->click.cnt = 0;
 80151a4:	68bb      	ldr	r3, [r7, #8]
 80151a6:	2200      	movs	r2, #0
 80151a8:	761a      	strb	r2, [r3, #24]
                /* 
                 * Depending on the configuration,
                 * this part will send on-click event immediately after release event,
                 * if maximum number of consecutive clicks has been reached.
                 */
                if (btn->click.cnt > 0 && btn->click.cnt == LWBTN_CLICK_MAX_CONSECUTIVE(btn)) {
 80151aa:	68bb      	ldr	r3, [r7, #8]
 80151ac:	7e1b      	ldrb	r3, [r3, #24]
 80151ae:	2b00      	cmp	r3, #0
 80151b0:	d00c      	beq.n	80151cc <prv_process_btn+0x182>
 80151b2:	68bb      	ldr	r3, [r7, #8]
 80151b4:	7e1b      	ldrb	r3, [r3, #24]
 80151b6:	2b03      	cmp	r3, #3
 80151b8:	d108      	bne.n	80151cc <prv_process_btn+0x182>
                    lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONCLICK);
 80151ba:	68fb      	ldr	r3, [r7, #12]
 80151bc:	689b      	ldr	r3, [r3, #8]
 80151be:	2202      	movs	r2, #2
 80151c0:	68b9      	ldr	r1, [r7, #8]
 80151c2:	68f8      	ldr	r0, [r7, #12]
 80151c4:	4798      	blx	r3
                    btn->click.cnt = 0;
 80151c6:	68bb      	ldr	r3, [r7, #8]
 80151c8:	2200      	movs	r2, #0
 80151ca:	761a      	strb	r2, [r3, #24]
                }
#endif /* LWBTN_CFG_CLICK_MAX_CONSECUTIVE_SEND_IMMEDIATELY */
#endif /* LWBTN_CFG_USE_CLICK */

                btn->time_change = mstime; /* Button state has now changed */
 80151cc:	68bb      	ldr	r3, [r7, #8]
 80151ce:	687a      	ldr	r2, [r7, #4]
 80151d0:	605a      	str	r2, [r3, #4]
 80151d2:	e013      	b.n	80151fc <prv_process_btn+0x1b2>
             * 
             * This feature is useful if user prefers multi-click feature
             * that is reported only after last click event happened,
             * including number of clicks made by user
             */
            if (btn->click.cnt > 0) {
 80151d4:	68bb      	ldr	r3, [r7, #8]
 80151d6:	7e1b      	ldrb	r3, [r3, #24]
 80151d8:	2b00      	cmp	r3, #0
 80151da:	d00f      	beq.n	80151fc <prv_process_btn+0x1b2>
                if ((lwbtn_time_t)(mstime - btn->click.last_time) >= LWBTN_TIME_CLICK_MAX_MULTI(btn)) {
 80151dc:	68bb      	ldr	r3, [r7, #8]
 80151de:	695b      	ldr	r3, [r3, #20]
 80151e0:	687a      	ldr	r2, [r7, #4]
 80151e2:	1ad3      	subs	r3, r2, r3
 80151e4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80151e8:	d308      	bcc.n	80151fc <prv_process_btn+0x1b2>
                    lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONCLICK);
 80151ea:	68fb      	ldr	r3, [r7, #12]
 80151ec:	689b      	ldr	r3, [r3, #8]
 80151ee:	2202      	movs	r2, #2
 80151f0:	68b9      	ldr	r1, [r7, #8]
 80151f2:	68f8      	ldr	r0, [r7, #12]
 80151f4:	4798      	blx	r3
                    btn->click.cnt = 0;
 80151f6:	68bb      	ldr	r3, [r7, #8]
 80151f8:	2200      	movs	r2, #0
 80151fa:	761a      	strb	r2, [r3, #24]
            }
#endif /* LWBTN_CFG_USE_CLICK */
        }
    }

    btn->last_state = new_state;
 80151fc:	68bb      	ldr	r3, [r7, #8]
 80151fe:	7dfa      	ldrb	r2, [r7, #23]
 8015200:	709a      	strb	r2, [r3, #2]
 8015202:	e000      	b.n	8015206 <prv_process_btn+0x1bc>
            return;
 8015204:	bf00      	nop
}
 8015206:	3718      	adds	r7, #24
 8015208:	46bd      	mov	sp, r7
 801520a:	bd80      	pop	{r7, pc}

0801520c <lwbtn_init_ex>:
 * \param[in]       evt_fn: Button event function callback
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwbtn_init_ex(lwbtn_t* lwobj, lwbtn_btn_t* btns, uint16_t btns_cnt, lwbtn_get_state_fn get_state_fn,
              lwbtn_evt_fn evt_fn) {
 801520c:	b580      	push	{r7, lr}
 801520e:	b086      	sub	sp, #24
 8015210:	af00      	add	r7, sp, #0
 8015212:	60f8      	str	r0, [r7, #12]
 8015214:	60b9      	str	r1, [r7, #8]
 8015216:	603b      	str	r3, [r7, #0]
 8015218:	4613      	mov	r3, r2
 801521a:	80fb      	strh	r3, [r7, #6]
    lwobj = LWBTN_GET_LWOBJ(lwobj);
 801521c:	68fb      	ldr	r3, [r7, #12]
 801521e:	2b00      	cmp	r3, #0
 8015220:	d001      	beq.n	8015226 <lwbtn_init_ex+0x1a>
 8015222:	68fb      	ldr	r3, [r7, #12]
 8015224:	e000      	b.n	8015228 <lwbtn_init_ex+0x1c>
 8015226:	4b18      	ldr	r3, [pc, #96]	@ (8015288 <lwbtn_init_ex+0x7c>)
 8015228:	60fb      	str	r3, [r7, #12]

    if (btns == NULL || btns_cnt == 0 || evt_fn == NULL
 801522a:	68bb      	ldr	r3, [r7, #8]
 801522c:	2b00      	cmp	r3, #0
 801522e:	d008      	beq.n	8015242 <lwbtn_init_ex+0x36>
 8015230:	88fb      	ldrh	r3, [r7, #6]
 8015232:	2b00      	cmp	r3, #0
 8015234:	d005      	beq.n	8015242 <lwbtn_init_ex+0x36>
 8015236:	6a3b      	ldr	r3, [r7, #32]
 8015238:	2b00      	cmp	r3, #0
 801523a:	d002      	beq.n	8015242 <lwbtn_init_ex+0x36>
#if LWBTN_CFG_GET_STATE_MODE == LWBTN_GET_STATE_MODE_CALLBACK
        || get_state_fn == NULL /* Parameter is a must only in callback-only mode */
 801523c:	683b      	ldr	r3, [r7, #0]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d101      	bne.n	8015246 <lwbtn_init_ex+0x3a>
#endif                          /* LWBTN_CFG_GET_STATE_MODE == LWBTN_GET_STATE_MODE_CALLBACK */
    ) {
        return 0;
 8015242:	2300      	movs	r3, #0
 8015244:	e01b      	b.n	801527e <lwbtn_init_ex+0x72>
    }

    LWBTN_MEMSET(lwobj, 0x00, sizeof(*lwobj));
 8015246:	2210      	movs	r2, #16
 8015248:	2100      	movs	r1, #0
 801524a:	68f8      	ldr	r0, [r7, #12]
 801524c:	f003 fc0c 	bl	8018a68 <memset>
    lwobj->btns = btns;
 8015250:	68fb      	ldr	r3, [r7, #12]
 8015252:	68ba      	ldr	r2, [r7, #8]
 8015254:	601a      	str	r2, [r3, #0]
    lwobj->btns_cnt = btns_cnt;
 8015256:	68fb      	ldr	r3, [r7, #12]
 8015258:	88fa      	ldrh	r2, [r7, #6]
 801525a:	809a      	strh	r2, [r3, #4]
    lwobj->evt_fn = evt_fn;
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	6a3a      	ldr	r2, [r7, #32]
 8015260:	609a      	str	r2, [r3, #8]
#if LWBTN_CFG_GET_STATE_MODE != LWBTN_GET_STATE_MODE_MANUAL
    lwobj->get_state_fn = get_state_fn;
 8015262:	68fb      	ldr	r3, [r7, #12]
 8015264:	683a      	ldr	r2, [r7, #0]
 8015266:	60da      	str	r2, [r3, #12]
#else
    (void)get_state_fn; /* May be unused */
#endif /* LWBTN_CFG_GET_STATE_MODE != LWBTN_GET_STATE_MODE_MANUAL */

    for (size_t i = 0; i < btns_cnt; ++i) {
 8015268:	2300      	movs	r3, #0
 801526a:	617b      	str	r3, [r7, #20]
 801526c:	e002      	b.n	8015274 <lwbtn_init_ex+0x68>
 801526e:	697b      	ldr	r3, [r7, #20]
 8015270:	3301      	adds	r3, #1
 8015272:	617b      	str	r3, [r7, #20]
 8015274:	88fb      	ldrh	r3, [r7, #6]
 8015276:	697a      	ldr	r2, [r7, #20]
 8015278:	429a      	cmp	r2, r3
 801527a:	d3f8      	bcc.n	801526e <lwbtn_init_ex+0x62>
#if LWBTN_CFG_CLICK_MAX_CONSECUTIVE_DYNAMIC
        btns[i].max_consecutive = LWBTN_CFG_CLICK_MAX_CONSECUTIVE;
#endif /* LWBTN_CFG_CLICK_MAX_CONSECUTIVE_DYNAMIC */
    }

    return 1;
 801527c:	2301      	movs	r3, #1
}
 801527e:	4618      	mov	r0, r3
 8015280:	3718      	adds	r7, #24
 8015282:	46bd      	mov	sp, r7
 8015284:	bd80      	pop	{r7, pc}
 8015286:	bf00      	nop
 8015288:	20016e90 	.word	0x20016e90

0801528c <lwbtn_process_ex>:
 * \param[in]       lwobj: LwBTN instance. Set to `NULL` to use default one
 * \param[in]       mstime: Current system time in milliseconds
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwbtn_process_ex(lwbtn_t* lwobj, lwbtn_time_t mstime) {
 801528c:	b580      	push	{r7, lr}
 801528e:	b084      	sub	sp, #16
 8015290:	af00      	add	r7, sp, #0
 8015292:	6078      	str	r0, [r7, #4]
 8015294:	6039      	str	r1, [r7, #0]
    lwobj = LWBTN_GET_LWOBJ(lwobj);
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	2b00      	cmp	r3, #0
 801529a:	d001      	beq.n	80152a0 <lwbtn_process_ex+0x14>
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	e000      	b.n	80152a2 <lwbtn_process_ex+0x16>
 80152a0:	4b0e      	ldr	r3, [pc, #56]	@ (80152dc <lwbtn_process_ex+0x50>)
 80152a2:	607b      	str	r3, [r7, #4]

    /* Process all buttons */
    for (size_t index = 0; index < lwobj->btns_cnt; ++index) {
 80152a4:	2300      	movs	r3, #0
 80152a6:	60fb      	str	r3, [r7, #12]
 80152a8:	e00c      	b.n	80152c4 <lwbtn_process_ex+0x38>
        prv_process_btn(lwobj, &lwobj->btns[index], mstime);
 80152aa:	687b      	ldr	r3, [r7, #4]
 80152ac:	681a      	ldr	r2, [r3, #0]
 80152ae:	68fb      	ldr	r3, [r7, #12]
 80152b0:	015b      	lsls	r3, r3, #5
 80152b2:	4413      	add	r3, r2
 80152b4:	683a      	ldr	r2, [r7, #0]
 80152b6:	4619      	mov	r1, r3
 80152b8:	6878      	ldr	r0, [r7, #4]
 80152ba:	f7ff fec6 	bl	801504a <prv_process_btn>
    for (size_t index = 0; index < lwobj->btns_cnt; ++index) {
 80152be:	68fb      	ldr	r3, [r7, #12]
 80152c0:	3301      	adds	r3, #1
 80152c2:	60fb      	str	r3, [r7, #12]
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	889b      	ldrh	r3, [r3, #4]
 80152c8:	461a      	mov	r2, r3
 80152ca:	68fb      	ldr	r3, [r7, #12]
 80152cc:	4293      	cmp	r3, r2
 80152ce:	d3ec      	bcc.n	80152aa <lwbtn_process_ex+0x1e>
    }
    return 1;
 80152d0:	2301      	movs	r3, #1
}
 80152d2:	4618      	mov	r0, r3
 80152d4:	3710      	adds	r7, #16
 80152d6:	46bd      	mov	sp, r7
 80152d8:	bd80      	pop	{r7, pc}
 80152da:	bf00      	nop
 80152dc:	20016e90 	.word	0x20016e90

080152e0 <prv_out_fn_write_buff>:
 * \param[in]       lwi: LwPRINTF internal instance
 * \param[in]       chr: Character to write
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_fn_write_buff(lwprintf_int_t* lwi, const char chr) {
 80152e0:	b480      	push	{r7}
 80152e2:	b083      	sub	sp, #12
 80152e4:	af00      	add	r7, sp, #0
 80152e6:	6078      	str	r0, [r7, #4]
 80152e8:	460b      	mov	r3, r1
 80152ea:	70fb      	strb	r3, [r7, #3]
    if (lwi->buff_size > 0 && lwi->n_len < (lwi->buff_size - 1) && lwi->buff != NULL) {
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	68db      	ldr	r3, [r3, #12]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	d01c      	beq.n	801532e <prv_out_fn_write_buff+0x4e>
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	691a      	ldr	r2, [r3, #16]
 80152f8:	687b      	ldr	r3, [r7, #4]
 80152fa:	68db      	ldr	r3, [r3, #12]
 80152fc:	3b01      	subs	r3, #1
 80152fe:	429a      	cmp	r2, r3
 8015300:	d215      	bcs.n	801532e <prv_out_fn_write_buff+0x4e>
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	689b      	ldr	r3, [r3, #8]
 8015306:	2b00      	cmp	r3, #0
 8015308:	d011      	beq.n	801532e <prv_out_fn_write_buff+0x4e>
        lwi->buff[lwi->n_len] = chr;
 801530a:	687b      	ldr	r3, [r7, #4]
 801530c:	689a      	ldr	r2, [r3, #8]
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	691b      	ldr	r3, [r3, #16]
 8015312:	4413      	add	r3, r2
 8015314:	78fa      	ldrb	r2, [r7, #3]
 8015316:	701a      	strb	r2, [r3, #0]
        if (chr != '\0') {
 8015318:	78fb      	ldrb	r3, [r7, #3]
 801531a:	2b00      	cmp	r3, #0
 801531c:	d007      	beq.n	801532e <prv_out_fn_write_buff+0x4e>
            lwi->buff[lwi->n_len + 1] = '\0';
 801531e:	687b      	ldr	r3, [r7, #4]
 8015320:	689a      	ldr	r2, [r3, #8]
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	691b      	ldr	r3, [r3, #16]
 8015326:	3301      	adds	r3, #1
 8015328:	4413      	add	r3, r2
 801532a:	2200      	movs	r2, #0
 801532c:	701a      	strb	r2, [r3, #0]
        }
    }
    if (chr != '\0') {
 801532e:	78fb      	ldrb	r3, [r7, #3]
 8015330:	2b00      	cmp	r3, #0
 8015332:	d004      	beq.n	801533e <prv_out_fn_write_buff+0x5e>
        ++lwi->n_len;
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	691b      	ldr	r3, [r3, #16]
 8015338:	1c5a      	adds	r2, r3, #1
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	611a      	str	r2, [r3, #16]
    }
    return 1;
 801533e:	2301      	movs	r3, #1
}
 8015340:	4618      	mov	r0, r3
 8015342:	370c      	adds	r7, #12
 8015344:	46bd      	mov	sp, r7
 8015346:	f85d 7b04 	ldr.w	r7, [sp], #4
 801534a:	4770      	bx	lr

0801534c <prv_parse_num>:
 * \brief           Parse number from input string
 * \param[in,out]   format: Input text to process
 * \return          Parsed number
 */
static int
prv_parse_num(const char** format) {
 801534c:	b480      	push	{r7}
 801534e:	b085      	sub	sp, #20
 8015350:	af00      	add	r7, sp, #0
 8015352:	6078      	str	r0, [r7, #4]
    int num = 0;
 8015354:	2300      	movs	r3, #0
 8015356:	60fb      	str	r3, [r7, #12]

    for (; CHARISNUM(**format); ++(*format)) {
 8015358:	e010      	b.n	801537c <prv_parse_num+0x30>
        num = (int)10 * num + CHARTONUM(**format);
 801535a:	68fa      	ldr	r2, [r7, #12]
 801535c:	4613      	mov	r3, r2
 801535e:	009b      	lsls	r3, r3, #2
 8015360:	4413      	add	r3, r2
 8015362:	005b      	lsls	r3, r3, #1
 8015364:	461a      	mov	r2, r3
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	681b      	ldr	r3, [r3, #0]
 801536a:	781b      	ldrb	r3, [r3, #0]
 801536c:	3b30      	subs	r3, #48	@ 0x30
 801536e:	4413      	add	r3, r2
 8015370:	60fb      	str	r3, [r7, #12]
    for (; CHARISNUM(**format); ++(*format)) {
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	681b      	ldr	r3, [r3, #0]
 8015376:	1c5a      	adds	r2, r3, #1
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	601a      	str	r2, [r3, #0]
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	781b      	ldrb	r3, [r3, #0]
 8015382:	2b2f      	cmp	r3, #47	@ 0x2f
 8015384:	d904      	bls.n	8015390 <prv_parse_num+0x44>
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	681b      	ldr	r3, [r3, #0]
 801538a:	781b      	ldrb	r3, [r3, #0]
 801538c:	2b39      	cmp	r3, #57	@ 0x39
 801538e:	d9e4      	bls.n	801535a <prv_parse_num+0xe>
    }
    return num;
 8015390:	68fb      	ldr	r3, [r7, #12]
}
 8015392:	4618      	mov	r0, r3
 8015394:	3714      	adds	r7, #20
 8015396:	46bd      	mov	sp, r7
 8015398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801539c:	4770      	bx	lr

0801539e <prv_out_str_before>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_before(lwprintf_int_t* lwi, size_t buff_size) {
 801539e:	b580      	push	{r7, lr}
 80153a0:	b084      	sub	sp, #16
 80153a2:	af00      	add	r7, sp, #0
 80153a4:	6078      	str	r0, [r7, #4]
 80153a6:	6039      	str	r1, [r7, #0]
    /* Check for width */
    if (lwi->m.width > 0
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80153ac:	2b00      	cmp	r3, #0
 80153ae:	dd12      	ble.n	80153d6 <prv_out_str_before+0x38>
        /* If number is negative, add negative sign or if positive and has plus sign forced */
        && (lwi->m.flags.is_negative || lwi->m.flags.plus)) {
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	7f5b      	ldrb	r3, [r3, #29]
 80153b4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80153b8:	b2db      	uxtb	r3, r3
 80153ba:	2b00      	cmp	r3, #0
 80153bc:	d106      	bne.n	80153cc <prv_out_str_before+0x2e>
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	7f1b      	ldrb	r3, [r3, #28]
 80153c2:	f003 0302 	and.w	r3, r3, #2
 80153c6:	b2db      	uxtb	r3, r3
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	d004      	beq.n	80153d6 <prv_out_str_before+0x38>
        --lwi->m.width;
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80153d0:	1e5a      	subs	r2, r3, #1
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Check for alternate mode */
    if (lwi->m.flags.alt && !lwi->m.flags.is_num_zero) {
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	7f1b      	ldrb	r3, [r3, #28]
 80153da:	f003 0320 	and.w	r3, r3, #32
 80153de:	b2db      	uxtb	r3, r3
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d02c      	beq.n	801543e <prv_out_str_before+0xa0>
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	7f9b      	ldrb	r3, [r3, #30]
 80153e8:	f003 0301 	and.w	r3, r3, #1
 80153ec:	b2db      	uxtb	r3, r3
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	d125      	bne.n	801543e <prv_out_str_before+0xa0>
        if (lwi->m.base == 8) {
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80153f8:	2b08      	cmp	r3, #8
 80153fa:	d109      	bne.n	8015410 <prv_out_str_before+0x72>
            if (lwi->m.width > 0) {
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015400:	2b00      	cmp	r3, #0
 8015402:	dd1c      	ble.n	801543e <prv_out_str_before+0xa0>
                --lwi->m.width;
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015408:	1e5a      	subs	r2, r3, #1
 801540a:	687b      	ldr	r3, [r7, #4]
 801540c:	625a      	str	r2, [r3, #36]	@ 0x24
 801540e:	e016      	b.n	801543e <prv_out_str_before+0xa0>
            }
        } else if (lwi->m.base == 16 || lwi->m.base == 2) {
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015416:	2b10      	cmp	r3, #16
 8015418:	d004      	beq.n	8015424 <prv_out_str_before+0x86>
 801541a:	687b      	ldr	r3, [r7, #4]
 801541c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015420:	2b02      	cmp	r3, #2
 8015422:	d10c      	bne.n	801543e <prv_out_str_before+0xa0>
            if (lwi->m.width >= 2) {
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015428:	2b01      	cmp	r3, #1
 801542a:	dd05      	ble.n	8015438 <prv_out_str_before+0x9a>
                lwi->m.width -= 2;
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015430:	1e9a      	subs	r2, r3, #2
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	625a      	str	r2, [r3, #36]	@ 0x24
 8015436:	e002      	b.n	801543e <prv_out_str_before+0xa0>
            } else {
                lwi->m.width = 0;
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	2200      	movs	r2, #0
 801543c:	625a      	str	r2, [r3, #36]	@ 0x24
            }
        }
    }

    /* Add negative sign (or positive in case of + flag or space in case of space flag) before when zeros are used to fill width */
    if (lwi->m.flags.zero) {
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	7f1b      	ldrb	r3, [r3, #28]
 8015442:	f003 0308 	and.w	r3, r3, #8
 8015446:	b2db      	uxtb	r3, r3
 8015448:	2b00      	cmp	r3, #0
 801544a:	d025      	beq.n	8015498 <prv_out_str_before+0xfa>
        if (lwi->m.flags.is_negative) {
 801544c:	687b      	ldr	r3, [r7, #4]
 801544e:	7f5b      	ldrb	r3, [r3, #29]
 8015450:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8015454:	b2db      	uxtb	r3, r3
 8015456:	2b00      	cmp	r3, #0
 8015458:	d005      	beq.n	8015466 <prv_out_str_before+0xc8>
            lwi->out_fn(lwi, '-');
 801545a:	687b      	ldr	r3, [r7, #4]
 801545c:	695b      	ldr	r3, [r3, #20]
 801545e:	212d      	movs	r1, #45	@ 0x2d
 8015460:	6878      	ldr	r0, [r7, #4]
 8015462:	4798      	blx	r3
 8015464:	e018      	b.n	8015498 <prv_out_str_before+0xfa>
        } else if (lwi->m.flags.plus) {
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	7f1b      	ldrb	r3, [r3, #28]
 801546a:	f003 0302 	and.w	r3, r3, #2
 801546e:	b2db      	uxtb	r3, r3
 8015470:	2b00      	cmp	r3, #0
 8015472:	d005      	beq.n	8015480 <prv_out_str_before+0xe2>
            lwi->out_fn(lwi, '+');
 8015474:	687b      	ldr	r3, [r7, #4]
 8015476:	695b      	ldr	r3, [r3, #20]
 8015478:	212b      	movs	r1, #43	@ 0x2b
 801547a:	6878      	ldr	r0, [r7, #4]
 801547c:	4798      	blx	r3
 801547e:	e00b      	b.n	8015498 <prv_out_str_before+0xfa>
        } else if (lwi->m.flags.space) {
 8015480:	687b      	ldr	r3, [r7, #4]
 8015482:	7f1b      	ldrb	r3, [r3, #28]
 8015484:	f003 0304 	and.w	r3, r3, #4
 8015488:	b2db      	uxtb	r3, r3
 801548a:	2b00      	cmp	r3, #0
 801548c:	d004      	beq.n	8015498 <prv_out_str_before+0xfa>
            lwi->out_fn(lwi, ' ');
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	695b      	ldr	r3, [r3, #20]
 8015492:	2120      	movs	r1, #32
 8015494:	6878      	ldr	r0, [r7, #4]
 8015496:	4798      	blx	r3
        }
    }

    /* Check for flags output */
    if (lwi->m.flags.alt && !lwi->m.flags.is_num_zero) {
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	7f1b      	ldrb	r3, [r3, #28]
 801549c:	f003 0320 	and.w	r3, r3, #32
 80154a0:	b2db      	uxtb	r3, r3
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	d044      	beq.n	8015530 <prv_out_str_before+0x192>
 80154a6:	687b      	ldr	r3, [r7, #4]
 80154a8:	7f9b      	ldrb	r3, [r3, #30]
 80154aa:	f003 0301 	and.w	r3, r3, #1
 80154ae:	b2db      	uxtb	r3, r3
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	d13d      	bne.n	8015530 <prv_out_str_before+0x192>
        if (lwi->m.base == 8) {
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80154ba:	2b08      	cmp	r3, #8
 80154bc:	d105      	bne.n	80154ca <prv_out_str_before+0x12c>
            lwi->out_fn(lwi, '0');
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	695b      	ldr	r3, [r3, #20]
 80154c2:	2130      	movs	r1, #48	@ 0x30
 80154c4:	6878      	ldr	r0, [r7, #4]
 80154c6:	4798      	blx	r3
 80154c8:	e032      	b.n	8015530 <prv_out_str_before+0x192>
        } else if (lwi->m.base == 16) {
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80154d0:	2b10      	cmp	r3, #16
 80154d2:	d114      	bne.n	80154fe <prv_out_str_before+0x160>
            lwi->out_fn(lwi, '0');
 80154d4:	687b      	ldr	r3, [r7, #4]
 80154d6:	695b      	ldr	r3, [r3, #20]
 80154d8:	2130      	movs	r1, #48	@ 0x30
 80154da:	6878      	ldr	r0, [r7, #4]
 80154dc:	4798      	blx	r3
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'X' : 'x');
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	695b      	ldr	r3, [r3, #20]
 80154e2:	687a      	ldr	r2, [r7, #4]
 80154e4:	7f52      	ldrb	r2, [r2, #29]
 80154e6:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80154ea:	b2d2      	uxtb	r2, r2
 80154ec:	2a00      	cmp	r2, #0
 80154ee:	d001      	beq.n	80154f4 <prv_out_str_before+0x156>
 80154f0:	2258      	movs	r2, #88	@ 0x58
 80154f2:	e000      	b.n	80154f6 <prv_out_str_before+0x158>
 80154f4:	2278      	movs	r2, #120	@ 0x78
 80154f6:	4611      	mov	r1, r2
 80154f8:	6878      	ldr	r0, [r7, #4]
 80154fa:	4798      	blx	r3
 80154fc:	e018      	b.n	8015530 <prv_out_str_before+0x192>
        } else if (lwi->m.base == 2) {
 80154fe:	687b      	ldr	r3, [r7, #4]
 8015500:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015504:	2b02      	cmp	r3, #2
 8015506:	d113      	bne.n	8015530 <prv_out_str_before+0x192>
            lwi->out_fn(lwi, '0');
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	695b      	ldr	r3, [r3, #20]
 801550c:	2130      	movs	r1, #48	@ 0x30
 801550e:	6878      	ldr	r0, [r7, #4]
 8015510:	4798      	blx	r3
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'B' : 'b');
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	695b      	ldr	r3, [r3, #20]
 8015516:	687a      	ldr	r2, [r7, #4]
 8015518:	7f52      	ldrb	r2, [r2, #29]
 801551a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 801551e:	b2d2      	uxtb	r2, r2
 8015520:	2a00      	cmp	r2, #0
 8015522:	d001      	beq.n	8015528 <prv_out_str_before+0x18a>
 8015524:	2242      	movs	r2, #66	@ 0x42
 8015526:	e000      	b.n	801552a <prv_out_str_before+0x18c>
 8015528:	2262      	movs	r2, #98	@ 0x62
 801552a:	4611      	mov	r1, r2
 801552c:	6878      	ldr	r0, [r7, #4]
 801552e:	4798      	blx	r3
        }
    }

    /* Right alignment, spaces or zeros */
    if (!lwi->m.flags.left_align && lwi->m.width > 0) {
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	7f1b      	ldrb	r3, [r3, #28]
 8015534:	f003 0301 	and.w	r3, r3, #1
 8015538:	b2db      	uxtb	r3, r3
 801553a:	2b00      	cmp	r3, #0
 801553c:	d125      	bne.n	801558a <prv_out_str_before+0x1ec>
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015542:	2b00      	cmp	r3, #0
 8015544:	dd21      	ble.n	801558a <prv_out_str_before+0x1ec>
        for (size_t idx = buff_size; !lwi->m.flags.left_align && idx < (size_t)lwi->m.width; ++idx) {
 8015546:	683b      	ldr	r3, [r7, #0]
 8015548:	60fb      	str	r3, [r7, #12]
 801554a:	e011      	b.n	8015570 <prv_out_str_before+0x1d2>
            lwi->out_fn(lwi, lwi->m.flags.zero ? '0' : ' ');
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	695b      	ldr	r3, [r3, #20]
 8015550:	687a      	ldr	r2, [r7, #4]
 8015552:	7f12      	ldrb	r2, [r2, #28]
 8015554:	f002 0208 	and.w	r2, r2, #8
 8015558:	b2d2      	uxtb	r2, r2
 801555a:	2a00      	cmp	r2, #0
 801555c:	d001      	beq.n	8015562 <prv_out_str_before+0x1c4>
 801555e:	2230      	movs	r2, #48	@ 0x30
 8015560:	e000      	b.n	8015564 <prv_out_str_before+0x1c6>
 8015562:	2220      	movs	r2, #32
 8015564:	4611      	mov	r1, r2
 8015566:	6878      	ldr	r0, [r7, #4]
 8015568:	4798      	blx	r3
        for (size_t idx = buff_size; !lwi->m.flags.left_align && idx < (size_t)lwi->m.width; ++idx) {
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	3301      	adds	r3, #1
 801556e:	60fb      	str	r3, [r7, #12]
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	7f1b      	ldrb	r3, [r3, #28]
 8015574:	f003 0301 	and.w	r3, r3, #1
 8015578:	b2db      	uxtb	r3, r3
 801557a:	2b00      	cmp	r3, #0
 801557c:	d105      	bne.n	801558a <prv_out_str_before+0x1ec>
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015582:	461a      	mov	r2, r3
 8015584:	68fb      	ldr	r3, [r7, #12]
 8015586:	4293      	cmp	r3, r2
 8015588:	d3e0      	bcc.n	801554c <prv_out_str_before+0x1ae>
        }
    }

    /* Add negative sign here when spaces are used for width */
    if (!lwi->m.flags.zero) {
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	7f1b      	ldrb	r3, [r3, #28]
 801558e:	f003 0308 	and.w	r3, r3, #8
 8015592:	b2db      	uxtb	r3, r3
 8015594:	2b00      	cmp	r3, #0
 8015596:	d12b      	bne.n	80155f0 <prv_out_str_before+0x252>
        if (lwi->m.flags.is_negative) {
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	7f5b      	ldrb	r3, [r3, #29]
 801559c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80155a0:	b2db      	uxtb	r3, r3
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d005      	beq.n	80155b2 <prv_out_str_before+0x214>
            lwi->out_fn(lwi, '-');
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	695b      	ldr	r3, [r3, #20]
 80155aa:	212d      	movs	r1, #45	@ 0x2d
 80155ac:	6878      	ldr	r0, [r7, #4]
 80155ae:	4798      	blx	r3
 80155b0:	e01e      	b.n	80155f0 <prv_out_str_before+0x252>
        } else if (lwi->m.flags.plus) {
 80155b2:	687b      	ldr	r3, [r7, #4]
 80155b4:	7f1b      	ldrb	r3, [r3, #28]
 80155b6:	f003 0302 	and.w	r3, r3, #2
 80155ba:	b2db      	uxtb	r3, r3
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d005      	beq.n	80155cc <prv_out_str_before+0x22e>
            lwi->out_fn(lwi, '+');
 80155c0:	687b      	ldr	r3, [r7, #4]
 80155c2:	695b      	ldr	r3, [r3, #20]
 80155c4:	212b      	movs	r1, #43	@ 0x2b
 80155c6:	6878      	ldr	r0, [r7, #4]
 80155c8:	4798      	blx	r3
 80155ca:	e011      	b.n	80155f0 <prv_out_str_before+0x252>
        } else if (lwi->m.flags.space && buff_size >= (size_t)lwi->m.width) {
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	7f1b      	ldrb	r3, [r3, #28]
 80155d0:	f003 0304 	and.w	r3, r3, #4
 80155d4:	b2db      	uxtb	r3, r3
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d00a      	beq.n	80155f0 <prv_out_str_before+0x252>
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80155de:	461a      	mov	r2, r3
 80155e0:	683b      	ldr	r3, [r7, #0]
 80155e2:	4293      	cmp	r3, r2
 80155e4:	d304      	bcc.n	80155f0 <prv_out_str_before+0x252>
            lwi->out_fn(lwi, ' ');
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	695b      	ldr	r3, [r3, #20]
 80155ea:	2120      	movs	r1, #32
 80155ec:	6878      	ldr	r0, [r7, #4]
 80155ee:	4798      	blx	r3
        }
    }

    return 1;
 80155f0:	2301      	movs	r3, #1
}
 80155f2:	4618      	mov	r0, r3
 80155f4:	3710      	adds	r7, #16
 80155f6:	46bd      	mov	sp, r7
 80155f8:	bd80      	pop	{r7, pc}

080155fa <prv_out_str_after>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_after(lwprintf_int_t* lwi, size_t buff_size) {
 80155fa:	b580      	push	{r7, lr}
 80155fc:	b084      	sub	sp, #16
 80155fe:	af00      	add	r7, sp, #0
 8015600:	6078      	str	r0, [r7, #4]
 8015602:	6039      	str	r1, [r7, #0]
    /* Left alignment, but only with spaces */
    if (lwi->m.flags.left_align) {
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	7f1b      	ldrb	r3, [r3, #28]
 8015608:	f003 0301 	and.w	r3, r3, #1
 801560c:	b2db      	uxtb	r3, r3
 801560e:	2b00      	cmp	r3, #0
 8015610:	d010      	beq.n	8015634 <prv_out_str_after+0x3a>
        for (size_t idx = buff_size; idx < (size_t)lwi->m.width; ++idx) {
 8015612:	683b      	ldr	r3, [r7, #0]
 8015614:	60fb      	str	r3, [r7, #12]
 8015616:	e007      	b.n	8015628 <prv_out_str_after+0x2e>
            lwi->out_fn(lwi, ' ');
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	695b      	ldr	r3, [r3, #20]
 801561c:	2120      	movs	r1, #32
 801561e:	6878      	ldr	r0, [r7, #4]
 8015620:	4798      	blx	r3
        for (size_t idx = buff_size; idx < (size_t)lwi->m.width; ++idx) {
 8015622:	68fb      	ldr	r3, [r7, #12]
 8015624:	3301      	adds	r3, #1
 8015626:	60fb      	str	r3, [r7, #12]
 8015628:	687b      	ldr	r3, [r7, #4]
 801562a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801562c:	461a      	mov	r2, r3
 801562e:	68fb      	ldr	r3, [r7, #12]
 8015630:	4293      	cmp	r3, r2
 8015632:	d3f1      	bcc.n	8015618 <prv_out_str_after+0x1e>
        }
    }
    return 1;
 8015634:	2301      	movs	r3, #1
}
 8015636:	4618      	mov	r0, r3
 8015638:	3710      	adds	r7, #16
 801563a:	46bd      	mov	sp, r7
 801563c:	bd80      	pop	{r7, pc}

0801563e <prv_out_str_raw>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_raw(lwprintf_int_t* lwi, const char* buff, size_t buff_size) {
 801563e:	b580      	push	{r7, lr}
 8015640:	b086      	sub	sp, #24
 8015642:	af00      	add	r7, sp, #0
 8015644:	60f8      	str	r0, [r7, #12]
 8015646:	60b9      	str	r1, [r7, #8]
 8015648:	607a      	str	r2, [r7, #4]
    for (size_t idx = 0; idx < buff_size; ++idx) {
 801564a:	2300      	movs	r3, #0
 801564c:	617b      	str	r3, [r7, #20]
 801564e:	e00b      	b.n	8015668 <prv_out_str_raw+0x2a>
        lwi->out_fn(lwi, buff[idx]);
 8015650:	68fb      	ldr	r3, [r7, #12]
 8015652:	695b      	ldr	r3, [r3, #20]
 8015654:	68b9      	ldr	r1, [r7, #8]
 8015656:	697a      	ldr	r2, [r7, #20]
 8015658:	440a      	add	r2, r1
 801565a:	7812      	ldrb	r2, [r2, #0]
 801565c:	4611      	mov	r1, r2
 801565e:	68f8      	ldr	r0, [r7, #12]
 8015660:	4798      	blx	r3
    for (size_t idx = 0; idx < buff_size; ++idx) {
 8015662:	697b      	ldr	r3, [r7, #20]
 8015664:	3301      	adds	r3, #1
 8015666:	617b      	str	r3, [r7, #20]
 8015668:	697a      	ldr	r2, [r7, #20]
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	429a      	cmp	r2, r3
 801566e:	d3ef      	bcc.n	8015650 <prv_out_str_raw+0x12>
    }
    return 1;
 8015670:	2301      	movs	r3, #1
}
 8015672:	4618      	mov	r0, r3
 8015674:	3718      	adds	r7, #24
 8015676:	46bd      	mov	sp, r7
 8015678:	bd80      	pop	{r7, pc}

0801567a <prv_out_str>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str(lwprintf_int_t* lwi, const char* buff, size_t buff_size) {
 801567a:	b580      	push	{r7, lr}
 801567c:	b084      	sub	sp, #16
 801567e:	af00      	add	r7, sp, #0
 8015680:	60f8      	str	r0, [r7, #12]
 8015682:	60b9      	str	r1, [r7, #8]
 8015684:	607a      	str	r2, [r7, #4]
    prv_out_str_before(lwi, buff_size);    /* Implement pre-format */
 8015686:	6879      	ldr	r1, [r7, #4]
 8015688:	68f8      	ldr	r0, [r7, #12]
 801568a:	f7ff fe88 	bl	801539e <prv_out_str_before>
    prv_out_str_raw(lwi, buff, buff_size); /* Print actual string */
 801568e:	687a      	ldr	r2, [r7, #4]
 8015690:	68b9      	ldr	r1, [r7, #8]
 8015692:	68f8      	ldr	r0, [r7, #12]
 8015694:	f7ff ffd3 	bl	801563e <prv_out_str_raw>
    prv_out_str_after(lwi, buff_size);     /* Implement post-format */
 8015698:	6879      	ldr	r1, [r7, #4]
 801569a:	68f8      	ldr	r0, [r7, #12]
 801569c:	f7ff ffad 	bl	80155fa <prv_out_str_after>

    return 1;
 80156a0:	2301      	movs	r3, #1
}
 80156a2:	4618      	mov	r0, r3
 80156a4:	3710      	adds	r7, #16
 80156a6:	46bd      	mov	sp, r7
 80156a8:	bd80      	pop	{r7, pc}

080156aa <prv_longest_unsigned_int_to_str>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_longest_unsigned_int_to_str(lwprintf_int_t* lwi, uint_maxtype_t num) {
 80156aa:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80156ae:	b092      	sub	sp, #72	@ 0x48
 80156b0:	af00      	add	r7, sp, #0
 80156b2:	60f8      	str	r0, [r7, #12]
 80156b4:	e9c7 2300 	strd	r2, r3, [r7]
    /* Start with digits length, support binary with int, that is 32-bits maximum width */
    char num_buf[33], *num_buf_ptr = &num_buf[sizeof(num_buf)];
 80156b8:	f107 0314 	add.w	r3, r7, #20
 80156bc:	3321      	adds	r3, #33	@ 0x21
 80156be:	647b      	str	r3, [r7, #68]	@ 0x44
    char adder_ch = (lwi->m.flags.uc ? 'A' : 'a') - 10;
 80156c0:	68fb      	ldr	r3, [r7, #12]
 80156c2:	7f5b      	ldrb	r3, [r3, #29]
 80156c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80156c8:	b2db      	uxtb	r3, r3
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	d001      	beq.n	80156d2 <prv_longest_unsigned_int_to_str+0x28>
 80156ce:	2337      	movs	r3, #55	@ 0x37
 80156d0:	e000      	b.n	80156d4 <prv_longest_unsigned_int_to_str+0x2a>
 80156d2:	2357      	movs	r3, #87	@ 0x57
 80156d4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    size_t len = 0;
 80156d8:	2300      	movs	r3, #0
 80156da:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if number is zero */
    lwi->m.flags.is_num_zero = num == 0;
 80156dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80156e0:	4313      	orrs	r3, r2
 80156e2:	bf0c      	ite	eq
 80156e4:	2301      	moveq	r3, #1
 80156e6:	2300      	movne	r3, #0
 80156e8:	b2d9      	uxtb	r1, r3
 80156ea:	68fa      	ldr	r2, [r7, #12]
 80156ec:	7f93      	ldrb	r3, [r2, #30]
 80156ee:	f361 0300 	bfi	r3, r1, #0, #1
 80156f2:	7793      	strb	r3, [r2, #30]

    /* Fill the buffer backward */
    *--num_buf_ptr = '\0';
 80156f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80156f6:	3b01      	subs	r3, #1
 80156f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80156fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80156fc:	2200      	movs	r2, #0
 80156fe:	701a      	strb	r2, [r3, #0]
    do {
        int digit = num % lwi->m.base;
 8015700:	68fb      	ldr	r3, [r7, #12]
 8015702:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015706:	b2db      	uxtb	r3, r3
 8015708:	2200      	movs	r2, #0
 801570a:	461c      	mov	r4, r3
 801570c:	4615      	mov	r5, r2
 801570e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015712:	4622      	mov	r2, r4
 8015714:	462b      	mov	r3, r5
 8015716:	f7eb fb4d 	bl	8000db4 <__aeabi_uldivmod>
 801571a:	4613      	mov	r3, r2
 801571c:	63bb      	str	r3, [r7, #56]	@ 0x38
        num /= lwi->m.base;
 801571e:	68fb      	ldr	r3, [r7, #12]
 8015720:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015724:	b2db      	uxtb	r3, r3
 8015726:	2200      	movs	r2, #0
 8015728:	4698      	mov	r8, r3
 801572a:	4691      	mov	r9, r2
 801572c:	4642      	mov	r2, r8
 801572e:	464b      	mov	r3, r9
 8015730:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015734:	f7eb fb3e 	bl	8000db4 <__aeabi_uldivmod>
 8015738:	4602      	mov	r2, r0
 801573a:	460b      	mov	r3, r1
 801573c:	e9c7 2300 	strd	r2, r3, [r7]
        *--num_buf_ptr = (char)digit + (char)(digit >= 10 ? adder_ch : '0');
 8015740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015742:	b2da      	uxtb	r2, r3
 8015744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015746:	2b09      	cmp	r3, #9
 8015748:	dd02      	ble.n	8015750 <prv_longest_unsigned_int_to_str+0xa6>
 801574a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801574e:	e000      	b.n	8015752 <prv_longest_unsigned_int_to_str+0xa8>
 8015750:	2330      	movs	r3, #48	@ 0x30
 8015752:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8015754:	3901      	subs	r1, #1
 8015756:	6479      	str	r1, [r7, #68]	@ 0x44
 8015758:	4413      	add	r3, r2
 801575a:	b2da      	uxtb	r2, r3
 801575c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801575e:	701a      	strb	r2, [r3, #0]
    } while (num > 0);
 8015760:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015764:	4313      	orrs	r3, r2
 8015766:	d1cb      	bne.n	8015700 <prv_longest_unsigned_int_to_str+0x56>

    /* Calculate and generate the output */
    len = sizeof(num_buf) - (size_t)((uintptr_t)num_buf_ptr - (uintptr_t)num_buf) - 1;
 8015768:	f107 0214 	add.w	r2, r7, #20
 801576c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801576e:	1ad3      	subs	r3, r2, r3
 8015770:	3320      	adds	r3, #32
 8015772:	63fb      	str	r3, [r7, #60]	@ 0x3c
    prv_out_str_before(lwi, len);
 8015774:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015776:	68f8      	ldr	r0, [r7, #12]
 8015778:	f7ff fe11 	bl	801539e <prv_out_str_before>
    for (; *num_buf_ptr;) {
 801577c:	e008      	b.n	8015790 <prv_longest_unsigned_int_to_str+0xe6>
        lwi->out_fn(lwi, *num_buf_ptr++);
 801577e:	68fb      	ldr	r3, [r7, #12]
 8015780:	695a      	ldr	r2, [r3, #20]
 8015782:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015784:	1c59      	adds	r1, r3, #1
 8015786:	6479      	str	r1, [r7, #68]	@ 0x44
 8015788:	781b      	ldrb	r3, [r3, #0]
 801578a:	4619      	mov	r1, r3
 801578c:	68f8      	ldr	r0, [r7, #12]
 801578e:	4790      	blx	r2
    for (; *num_buf_ptr;) {
 8015790:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015792:	781b      	ldrb	r3, [r3, #0]
 8015794:	2b00      	cmp	r3, #0
 8015796:	d1f2      	bne.n	801577e <prv_longest_unsigned_int_to_str+0xd4>
    }
    prv_out_str_after(lwi, len);
 8015798:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801579a:	68f8      	ldr	r0, [r7, #12]
 801579c:	f7ff ff2d 	bl	80155fa <prv_out_str_after>
    return 1;
 80157a0:	2301      	movs	r3, #1
}
 80157a2:	4618      	mov	r0, r3
 80157a4:	3748      	adds	r7, #72	@ 0x48
 80157a6:	46bd      	mov	sp, r7
 80157a8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080157ac <prv_longest_signed_int_to_str>:
 * \param[in,out]   lwi: LwPRINTF instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_longest_signed_int_to_str(lwprintf_int_t* lwi, int_maxtype_t num) {
 80157ac:	b5b0      	push	{r4, r5, r7, lr}
 80157ae:	b084      	sub	sp, #16
 80157b0:	af00      	add	r7, sp, #0
 80157b2:	60f8      	str	r0, [r7, #12]
 80157b4:	e9c7 2300 	strd	r2, r3, [r7]
    SIGNED_CHECK_NEGATIVE(lwi, num);
 80157b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80157bc:	2b00      	cmp	r3, #0
 80157be:	da0c      	bge.n	80157da <prv_longest_signed_int_to_str+0x2e>
 80157c0:	68fa      	ldr	r2, [r7, #12]
 80157c2:	7f53      	ldrb	r3, [r2, #29]
 80157c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80157c8:	7753      	strb	r3, [r2, #29]
 80157ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80157ce:	2100      	movs	r1, #0
 80157d0:	4254      	negs	r4, r2
 80157d2:	eb61 0503 	sbc.w	r5, r1, r3
 80157d6:	e9c7 4500 	strd	r4, r5, [r7]
    return prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)num);
 80157da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80157de:	68f8      	ldr	r0, [r7, #12]
 80157e0:	f7ff ff63 	bl	80156aa <prv_longest_unsigned_int_to_str>
 80157e4:	4603      	mov	r3, r0
}
 80157e6:	4618      	mov	r0, r3
 80157e8:	3710      	adds	r7, #16
 80157ea:	46bd      	mov	sp, r7
 80157ec:	bdb0      	pop	{r4, r5, r7, pc}

080157ee <prv_strnlen>:
 * \param           str: String to calculate
 * \param           max_n: Max number of bytes at which length is cut
 * \return          String length in bytes
 */
size_t
prv_strnlen(const char* str, size_t max_n) {
 80157ee:	b480      	push	{r7}
 80157f0:	b085      	sub	sp, #20
 80157f2:	af00      	add	r7, sp, #0
 80157f4:	6078      	str	r0, [r7, #4]
 80157f6:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 80157f8:	2300      	movs	r3, #0
 80157fa:	60fb      	str	r3, [r7, #12]

    for (; *str != '\0' && length < max_n; ++length, ++str) {}
 80157fc:	e005      	b.n	801580a <prv_strnlen+0x1c>
 80157fe:	68fb      	ldr	r3, [r7, #12]
 8015800:	3301      	adds	r3, #1
 8015802:	60fb      	str	r3, [r7, #12]
 8015804:	687b      	ldr	r3, [r7, #4]
 8015806:	3301      	adds	r3, #1
 8015808:	607b      	str	r3, [r7, #4]
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	781b      	ldrb	r3, [r3, #0]
 801580e:	2b00      	cmp	r3, #0
 8015810:	d003      	beq.n	801581a <prv_strnlen+0x2c>
 8015812:	68fa      	ldr	r2, [r7, #12]
 8015814:	683b      	ldr	r3, [r7, #0]
 8015816:	429a      	cmp	r2, r3
 8015818:	d3f1      	bcc.n	80157fe <prv_strnlen+0x10>
    return length;
 801581a:	68fb      	ldr	r3, [r7, #12]
}
 801581c:	4618      	mov	r0, r3
 801581e:	3714      	adds	r7, #20
 8015820:	46bd      	mov	sp, r7
 8015822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015826:	4770      	bx	lr

08015828 <prv_calculate_dbl_num_data>:
 * \param[in]       n: Float number instance
 * \param[in]       num: Input number
 * \param[in]       type: Format type
 */
static void
prv_calculate_dbl_num_data(lwprintf_int_t* lwi, float_num_t* n, double num, const char type) {
 8015828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801582c:	b090      	sub	sp, #64	@ 0x40
 801582e:	af00      	add	r7, sp, #0
 8015830:	6278      	str	r0, [r7, #36]	@ 0x24
 8015832:	6239      	str	r1, [r7, #32]
 8015834:	ed87 0b06 	vstr	d0, [r7, #24]
 8015838:	4613      	mov	r3, r2
 801583a:	75fb      	strb	r3, [r7, #23]
    memset(n, 0x00, sizeof(*n));
 801583c:	2228      	movs	r2, #40	@ 0x28
 801583e:	2100      	movs	r1, #0
 8015840:	6a38      	ldr	r0, [r7, #32]
 8015842:	f003 f911 	bl	8018a68 <memset>

    if (lwi->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 8015846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015848:	6a1b      	ldr	r3, [r3, #32]
 801584a:	2b12      	cmp	r3, #18
 801584c:	dd02      	ble.n	8015854 <prv_calculate_dbl_num_data+0x2c>
        lwi->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1;
 801584e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015850:	2212      	movs	r2, #18
 8015852:	621a      	str	r2, [r3, #32]
     * decimal_part_dbl = 3456.78   -> Decimal part multiplied by 10^precision, keeping it in double format
     * decimal_part = 3456          -> Integer part of decimal number
     * diff = 0.78                  -> Difference between actual decimal and integer part of decimal
     *                                  This is used for rounding of last digit (if necessary)
     */
    num += 0.000000000000005;
 8015854:	a3a2      	add	r3, pc, #648	@ (adr r3, 8015ae0 <prv_calculate_dbl_num_data+0x2b8>)
 8015856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801585a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801585e:	f7ea fe09 	bl	8000474 <__adddf3>
 8015862:	4602      	mov	r2, r0
 8015864:	460b      	mov	r3, r1
 8015866:	e9c7 2306 	strd	r2, r3, [r7, #24]
    n->integer_part = (float_long_t)num;
 801586a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801586e:	f7eb fab9 	bl	8000de4 <__aeabi_d2lz>
 8015872:	4602      	mov	r2, r0
 8015874:	460b      	mov	r3, r1
 8015876:	6a39      	ldr	r1, [r7, #32]
 8015878:	e9c1 2300 	strd	r2, r3, [r1]
    n->decimal_part_dbl = (num - (double)n->integer_part) * (double)powers_of_10[lwi->m.precision];
 801587c:	6a3b      	ldr	r3, [r7, #32]
 801587e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015882:	4610      	mov	r0, r2
 8015884:	4619      	mov	r1, r3
 8015886:	f7ea ff7d 	bl	8000784 <__aeabi_l2d>
 801588a:	4602      	mov	r2, r0
 801588c:	460b      	mov	r3, r1
 801588e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8015892:	f7ea fded 	bl	8000470 <__aeabi_dsub>
 8015896:	4602      	mov	r2, r0
 8015898:	460b      	mov	r3, r1
 801589a:	4614      	mov	r4, r2
 801589c:	461d      	mov	r5, r3
 801589e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158a0:	6a1b      	ldr	r3, [r3, #32]
 80158a2:	4a8d      	ldr	r2, [pc, #564]	@ (8015ad8 <prv_calculate_dbl_num_data+0x2b0>)
 80158a4:	00db      	lsls	r3, r3, #3
 80158a6:	4413      	add	r3, r2
 80158a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158ac:	4610      	mov	r0, r2
 80158ae:	4619      	mov	r1, r3
 80158b0:	f7ea ff68 	bl	8000784 <__aeabi_l2d>
 80158b4:	4602      	mov	r2, r0
 80158b6:	460b      	mov	r3, r1
 80158b8:	4620      	mov	r0, r4
 80158ba:	4629      	mov	r1, r5
 80158bc:	f7ea ff90 	bl	80007e0 <__aeabi_dmul>
 80158c0:	4602      	mov	r2, r0
 80158c2:	460b      	mov	r3, r1
 80158c4:	6a39      	ldr	r1, [r7, #32]
 80158c6:	e9c1 2302 	strd	r2, r3, [r1, #8]
    n->decimal_part = (float_long_t)n->decimal_part_dbl;
 80158ca:	6a3b      	ldr	r3, [r7, #32]
 80158cc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80158d0:	4610      	mov	r0, r2
 80158d2:	4619      	mov	r1, r3
 80158d4:	f7eb fa86 	bl	8000de4 <__aeabi_d2lz>
 80158d8:	4602      	mov	r2, r0
 80158da:	460b      	mov	r3, r1
 80158dc:	6a39      	ldr	r1, [r7, #32]
 80158de:	e9c1 2304 	strd	r2, r3, [r1, #16]
    n->diff = n->decimal_part_dbl - (double)((float_long_t)n->decimal_part);
 80158e2:	6a3b      	ldr	r3, [r7, #32]
 80158e4:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80158e8:	6a3b      	ldr	r3, [r7, #32]
 80158ea:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80158ee:	4610      	mov	r0, r2
 80158f0:	4619      	mov	r1, r3
 80158f2:	f7ea ff47 	bl	8000784 <__aeabi_l2d>
 80158f6:	4602      	mov	r2, r0
 80158f8:	460b      	mov	r3, r1
 80158fa:	4620      	mov	r0, r4
 80158fc:	4629      	mov	r1, r5
 80158fe:	f7ea fdb7 	bl	8000470 <__aeabi_dsub>
 8015902:	4602      	mov	r2, r0
 8015904:	460b      	mov	r3, r1
 8015906:	6a39      	ldr	r1, [r7, #32]
 8015908:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* Rounding check of last digit */
    if (n->diff > 0.5) {
 801590c:	6a3b      	ldr	r3, [r7, #32]
 801590e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8015912:	f04f 0200 	mov.w	r2, #0
 8015916:	4b71      	ldr	r3, [pc, #452]	@ (8015adc <prv_calculate_dbl_num_data+0x2b4>)
 8015918:	f7eb f9f2 	bl	8000d00 <__aeabi_dcmpgt>
 801591c:	4603      	mov	r3, r0
 801591e:	2b00      	cmp	r3, #0
 8015920:	d02f      	beq.n	8015982 <prv_calculate_dbl_num_data+0x15a>
        ++n->decimal_part;
 8015922:	6a3b      	ldr	r3, [r7, #32]
 8015924:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8015928:	1c51      	adds	r1, r2, #1
 801592a:	60b9      	str	r1, [r7, #8]
 801592c:	f143 0300 	adc.w	r3, r3, #0
 8015930:	60fb      	str	r3, [r7, #12]
 8015932:	6a3b      	ldr	r3, [r7, #32]
 8015934:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8015938:	e9c3 1204 	strd	r1, r2, [r3, #16]
        if (n->decimal_part >= powers_of_10[lwi->m.precision]) {
 801593c:	6a3b      	ldr	r3, [r7, #32]
 801593e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8015942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015944:	6a1b      	ldr	r3, [r3, #32]
 8015946:	4a64      	ldr	r2, [pc, #400]	@ (8015ad8 <prv_calculate_dbl_num_data+0x2b0>)
 8015948:	00db      	lsls	r3, r3, #3
 801594a:	4413      	add	r3, r2
 801594c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015950:	4290      	cmp	r0, r2
 8015952:	eb71 0303 	sbcs.w	r3, r1, r3
 8015956:	db39      	blt.n	80159cc <prv_calculate_dbl_num_data+0x1a4>
            n->decimal_part = 0;
 8015958:	6a39      	ldr	r1, [r7, #32]
 801595a:	f04f 0200 	mov.w	r2, #0
 801595e:	f04f 0300 	mov.w	r3, #0
 8015962:	e9c1 2304 	strd	r2, r3, [r1, #16]
            ++n->integer_part;
 8015966:	6a3b      	ldr	r3, [r7, #32]
 8015968:	e9d3 2300 	ldrd	r2, r3, [r3]
 801596c:	1c51      	adds	r1, r2, #1
 801596e:	6039      	str	r1, [r7, #0]
 8015970:	f143 0300 	adc.w	r3, r3, #0
 8015974:	607b      	str	r3, [r7, #4]
 8015976:	6a3b      	ldr	r3, [r7, #32]
 8015978:	e9d7 1200 	ldrd	r1, r2, [r7]
 801597c:	e9c3 1200 	strd	r1, r2, [r3]
 8015980:	e024      	b.n	80159cc <prv_calculate_dbl_num_data+0x1a4>
        }
    } else if (n->diff < 0.5) {
 8015982:	6a3b      	ldr	r3, [r7, #32]
 8015984:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8015988:	f04f 0200 	mov.w	r2, #0
 801598c:	4b53      	ldr	r3, [pc, #332]	@ (8015adc <prv_calculate_dbl_num_data+0x2b4>)
 801598e:	f7eb f999 	bl	8000cc4 <__aeabi_dcmplt>
 8015992:	4603      	mov	r3, r0
 8015994:	2b00      	cmp	r3, #0
 8015996:	d119      	bne.n	80159cc <prv_calculate_dbl_num_data+0x1a4>
        /* Used in separate if, since comparing float to == will certainly result to false */
    } else {
        /* Difference is exactly 0.5 */
        if (n->decimal_part == 0) {
 8015998:	6a3b      	ldr	r3, [r7, #32]
 801599a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801599e:	4313      	orrs	r3, r2
 80159a0:	d10a      	bne.n	80159b8 <prv_calculate_dbl_num_data+0x190>
            ++n->integer_part;
 80159a2:	6a3b      	ldr	r3, [r7, #32]
 80159a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159a8:	f112 0a01 	adds.w	sl, r2, #1
 80159ac:	f143 0b00 	adc.w	fp, r3, #0
 80159b0:	6a3b      	ldr	r3, [r7, #32]
 80159b2:	e9c3 ab00 	strd	sl, fp, [r3]
 80159b6:	e009      	b.n	80159cc <prv_calculate_dbl_num_data+0x1a4>
        } else {
            ++n->decimal_part;
 80159b8:	6a3b      	ldr	r3, [r7, #32]
 80159ba:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80159be:	f112 0801 	adds.w	r8, r2, #1
 80159c2:	f143 0900 	adc.w	r9, r3, #0
 80159c6:	6a3b      	ldr	r3, [r7, #32]
 80159c8:	e9c3 8904 	strd	r8, r9, [r3, #16]
        }
    }

    /* Calculate number of digits for integer and decimal parts */
    if (n->integer_part == 0) {
 80159cc:	6a3b      	ldr	r3, [r7, #32]
 80159ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159d2:	4313      	orrs	r3, r2
 80159d4:	d103      	bne.n	80159de <prv_calculate_dbl_num_data+0x1b6>
        n->digits_cnt_integer_part = 1;
 80159d6:	6a3b      	ldr	r3, [r7, #32]
 80159d8:	2201      	movs	r2, #1
 80159da:	841a      	strh	r2, [r3, #32]
 80159dc:	e023      	b.n	8015a26 <prv_calculate_dbl_num_data+0x1fe>
    } else {
        float_long_t tmp;
        for (n->digits_cnt_integer_part = 0, tmp = n->integer_part; tmp > 0; ++n->digits_cnt_integer_part, tmp /= 10) {}
 80159de:	6a3b      	ldr	r3, [r7, #32]
 80159e0:	2200      	movs	r2, #0
 80159e2:	841a      	strh	r2, [r3, #32]
 80159e4:	6a3b      	ldr	r3, [r7, #32]
 80159e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159ea:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80159ee:	e014      	b.n	8015a1a <prv_calculate_dbl_num_data+0x1f2>
 80159f0:	6a3b      	ldr	r3, [r7, #32]
 80159f2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80159f6:	b29b      	uxth	r3, r3
 80159f8:	3301      	adds	r3, #1
 80159fa:	b29b      	uxth	r3, r3
 80159fc:	b21a      	sxth	r2, r3
 80159fe:	6a3b      	ldr	r3, [r7, #32]
 8015a00:	841a      	strh	r2, [r3, #32]
 8015a02:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8015a06:	f04f 020a 	mov.w	r2, #10
 8015a0a:	f04f 0300 	mov.w	r3, #0
 8015a0e:	f7eb f981 	bl	8000d14 <__aeabi_ldivmod>
 8015a12:	4602      	mov	r2, r0
 8015a14:	460b      	mov	r3, r1
 8015a16:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8015a1a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8015a1e:	2a01      	cmp	r2, #1
 8015a20:	f173 0300 	sbcs.w	r3, r3, #0
 8015a24:	dae4      	bge.n	80159f0 <prv_calculate_dbl_num_data+0x1c8>
    }
    n->digits_cnt_decimal_part = (short)lwi->m.precision;
 8015a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a28:	6a1b      	ldr	r3, [r3, #32]
 8015a2a:	b21a      	sxth	r2, r3
 8015a2c:	6a3b      	ldr	r3, [r7, #32]
 8015a2e:	845a      	strh	r2, [r3, #34]	@ 0x22

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Calculate minimum useful digits for decimal (excl last useless zeros) */
    if (type == 'g') {
 8015a30:	7dfb      	ldrb	r3, [r7, #23]
 8015a32:	2b67      	cmp	r3, #103	@ 0x67
 8015a34:	d143      	bne.n	8015abe <prv_calculate_dbl_num_data+0x296>
        float_long_t tmp = n->decimal_part;
 8015a36:	6a3b      	ldr	r3, [r7, #32]
 8015a38:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8015a3c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        short adder, i;

        for (adder = 0, i = 0; tmp > 0 || i < (short)lwi->m.precision;
 8015a40:	2300      	movs	r3, #0
 8015a42:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8015a44:	2300      	movs	r3, #0
 8015a46:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8015a48:	e02b      	b.n	8015aa2 <prv_calculate_dbl_num_data+0x27a>
             tmp /= 10, n->digits_cnt_decimal_part_useful += adder, ++i) {
            if (adder == 0 && (tmp % 10) > 0) {
 8015a4a:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	d10d      	bne.n	8015a6e <prv_calculate_dbl_num_data+0x246>
 8015a52:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8015a56:	f04f 020a 	mov.w	r2, #10
 8015a5a:	f04f 0300 	mov.w	r3, #0
 8015a5e:	f7eb f959 	bl	8000d14 <__aeabi_ldivmod>
 8015a62:	2a01      	cmp	r2, #1
 8015a64:	f173 0300 	sbcs.w	r3, r3, #0
 8015a68:	db01      	blt.n	8015a6e <prv_calculate_dbl_num_data+0x246>
                adder = 1;
 8015a6a:	2301      	movs	r3, #1
 8015a6c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
             tmp /= 10, n->digits_cnt_decimal_part_useful += adder, ++i) {
 8015a6e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8015a72:	f04f 020a 	mov.w	r2, #10
 8015a76:	f04f 0300 	mov.w	r3, #0
 8015a7a:	f7eb f94b 	bl	8000d14 <__aeabi_ldivmod>
 8015a7e:	4602      	mov	r2, r0
 8015a80:	460b      	mov	r3, r1
 8015a82:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8015a86:	6a3b      	ldr	r3, [r7, #32]
 8015a88:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8015a8c:	b29a      	uxth	r2, r3
 8015a8e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015a90:	4413      	add	r3, r2
 8015a92:	b29b      	uxth	r3, r3
 8015a94:	b21a      	sxth	r2, r3
 8015a96:	6a3b      	ldr	r3, [r7, #32]
 8015a98:	849a      	strh	r2, [r3, #36]	@ 0x24
 8015a9a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8015a9c:	3301      	adds	r3, #1
 8015a9e:	b29b      	uxth	r3, r3
 8015aa0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        for (adder = 0, i = 0; tmp > 0 || i < (short)lwi->m.precision;
 8015aa2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8015aa6:	2a01      	cmp	r2, #1
 8015aa8:	f173 0300 	sbcs.w	r3, r3, #0
 8015aac:	dacd      	bge.n	8015a4a <prv_calculate_dbl_num_data+0x222>
 8015aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ab0:	6a1b      	ldr	r3, [r3, #32]
 8015ab2:	b21b      	sxth	r3, r3
 8015ab4:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	@ 0x2c
 8015ab8:	429a      	cmp	r2, r3
 8015aba:	dbc6      	blt.n	8015a4a <prv_calculate_dbl_num_data+0x222>
    } else
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    {
        n->digits_cnt_decimal_part_useful = (short)lwi->m.precision;
    }
}
 8015abc:	e004      	b.n	8015ac8 <prv_calculate_dbl_num_data+0x2a0>
        n->digits_cnt_decimal_part_useful = (short)lwi->m.precision;
 8015abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ac0:	6a1b      	ldr	r3, [r3, #32]
 8015ac2:	b21a      	sxth	r2, r3
 8015ac4:	6a3b      	ldr	r3, [r7, #32]
 8015ac6:	849a      	strh	r2, [r3, #36]	@ 0x24
}
 8015ac8:	bf00      	nop
 8015aca:	3740      	adds	r7, #64	@ 0x40
 8015acc:	46bd      	mov	sp, r7
 8015ace:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8015ad2:	bf00      	nop
 8015ad4:	f3af 8000 	nop.w
 8015ad8:	08018fc8 	.word	0x08018fc8
 8015adc:	3fe00000 	.word	0x3fe00000
 8015ae0:	86a12b9b 	.word	0x86a12b9b
 8015ae4:	3cf6849b 	.word	0x3cf6849b

08015ae8 <prv_double_to_str>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_double_to_str(lwprintf_int_t* lwi, double in_num) {
 8015ae8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8015aec:	b0a0      	sub	sp, #128	@ 0x80
 8015aee:	af00      	add	r7, sp, #0
 8015af0:	60f8      	str	r0, [r7, #12]
 8015af2:	ed87 0b00 	vstr	d0, [r7]
    float_num_t dblnum;
    double orig_num = in_num;
 8015af6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015afa:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    int digits_cnt, chosen_precision, i;
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    int exp_cnt = 0;
 8015afe:	2300      	movs	r3, #0
 8015b00:	673b      	str	r3, [r7, #112]	@ 0x70
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    char def_type = lwi->m.type;
 8015b02:	68fb      	ldr	r3, [r7, #12]
 8015b04:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8015b08:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
     * - Print negative infinity if number is less than -FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Print positive infinity if number is greater than absolute minimum
     * - Print positive infinity if number is greater than FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Go to engineering mode if it is enabled and `in_num < -FLOAT_MAX_B_ENG` or `in_num > FLOAT_MAX_B_ENG`
     */
    if (in_num != in_num) {
 8015b0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015b10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015b14:	f7eb f8cc 	bl	8000cb0 <__aeabi_dcmpeq>
 8015b18:	4603      	mov	r3, r0
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d110      	bne.n	8015b40 <prv_double_to_str+0x58>
        return prv_out_str(lwi, lwi->m.flags.uc ? "NAN" : "nan", 3);
 8015b1e:	68fb      	ldr	r3, [r7, #12]
 8015b20:	7f5b      	ldrb	r3, [r3, #29]
 8015b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015b26:	b2db      	uxtb	r3, r3
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	d001      	beq.n	8015b30 <prv_double_to_str+0x48>
 8015b2c:	4ba6      	ldr	r3, [pc, #664]	@ (8015dc8 <prv_double_to_str+0x2e0>)
 8015b2e:	e000      	b.n	8015b32 <prv_double_to_str+0x4a>
 8015b30:	4ba6      	ldr	r3, [pc, #664]	@ (8015dcc <prv_double_to_str+0x2e4>)
 8015b32:	2203      	movs	r2, #3
 8015b34:	4619      	mov	r1, r3
 8015b36:	68f8      	ldr	r0, [r7, #12]
 8015b38:	f7ff fd9f 	bl	801567a <prv_out_str>
 8015b3c:	4603      	mov	r3, r0
 8015b3e:	e32b      	b.n	8016198 <prv_double_to_str+0x6b0>
    } else if (in_num < -DBL_MAX
 8015b40:	f04f 32ff 	mov.w	r2, #4294967295
 8015b44:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 8015b48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015b4c:	f7eb f8ba 	bl	8000cc4 <__aeabi_dcmplt>
 8015b50:	4603      	mov	r3, r0
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d010      	beq.n	8015b78 <prv_double_to_str+0x90>
#if !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
               || in_num < -FLOAT_MAX_B_ENG
#endif /* !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    ) {
        return prv_out_str(lwi, lwi->m.flags.uc ? "-INF" : "-inf", 4);
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	7f5b      	ldrb	r3, [r3, #29]
 8015b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015b5e:	b2db      	uxtb	r3, r3
 8015b60:	2b00      	cmp	r3, #0
 8015b62:	d001      	beq.n	8015b68 <prv_double_to_str+0x80>
 8015b64:	4b9a      	ldr	r3, [pc, #616]	@ (8015dd0 <prv_double_to_str+0x2e8>)
 8015b66:	e000      	b.n	8015b6a <prv_double_to_str+0x82>
 8015b68:	4b9a      	ldr	r3, [pc, #616]	@ (8015dd4 <prv_double_to_str+0x2ec>)
 8015b6a:	2204      	movs	r2, #4
 8015b6c:	4619      	mov	r1, r3
 8015b6e:	68f8      	ldr	r0, [r7, #12]
 8015b70:	f7ff fd83 	bl	801567a <prv_out_str>
 8015b74:	4603      	mov	r3, r0
 8015b76:	e30f      	b.n	8016198 <prv_double_to_str+0x6b0>
    } else if (in_num > DBL_MAX
 8015b78:	f04f 32ff 	mov.w	r2, #4294967295
 8015b7c:	4b96      	ldr	r3, [pc, #600]	@ (8015dd8 <prv_double_to_str+0x2f0>)
 8015b7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015b82:	f7eb f8bd 	bl	8000d00 <__aeabi_dcmpgt>
 8015b86:	4603      	mov	r3, r0
 8015b88:	2b00      	cmp	r3, #0
 8015b8a:	d02e      	beq.n	8015bea <prv_double_to_str+0x102>
#if !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
               || in_num > FLOAT_MAX_B_ENG
#endif /* !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    ) {
        char str[5], *s_ptr = str;
 8015b8c:	f107 0310 	add.w	r3, r7, #16
 8015b90:	66bb      	str	r3, [r7, #104]	@ 0x68
        if (lwi->m.flags.plus) {
 8015b92:	68fb      	ldr	r3, [r7, #12]
 8015b94:	7f1b      	ldrb	r3, [r3, #28]
 8015b96:	f003 0302 	and.w	r3, r3, #2
 8015b9a:	b2db      	uxtb	r3, r3
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d004      	beq.n	8015baa <prv_double_to_str+0xc2>
            *s_ptr++ = '+';
 8015ba0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015ba2:	1c5a      	adds	r2, r3, #1
 8015ba4:	66ba      	str	r2, [r7, #104]	@ 0x68
 8015ba6:	222b      	movs	r2, #43	@ 0x2b
 8015ba8:	701a      	strb	r2, [r3, #0]
        }
        strcpy(s_ptr, lwi->m.flags.uc ? "INF" : "inf");
 8015baa:	68fb      	ldr	r3, [r7, #12]
 8015bac:	7f5b      	ldrb	r3, [r3, #29]
 8015bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015bb2:	b2db      	uxtb	r3, r3
 8015bb4:	2b00      	cmp	r3, #0
 8015bb6:	d001      	beq.n	8015bbc <prv_double_to_str+0xd4>
 8015bb8:	4b88      	ldr	r3, [pc, #544]	@ (8015ddc <prv_double_to_str+0x2f4>)
 8015bba:	e000      	b.n	8015bbe <prv_double_to_str+0xd6>
 8015bbc:	4b88      	ldr	r3, [pc, #544]	@ (8015de0 <prv_double_to_str+0x2f8>)
 8015bbe:	4619      	mov	r1, r3
 8015bc0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8015bc2:	f002 ff7d 	bl	8018ac0 <strcpy>
        return prv_out_str(lwi, str, lwi->m.flags.plus ? 4 : 3);
 8015bc6:	68fb      	ldr	r3, [r7, #12]
 8015bc8:	7f1b      	ldrb	r3, [r3, #28]
 8015bca:	f003 0302 	and.w	r3, r3, #2
 8015bce:	b2db      	uxtb	r3, r3
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d001      	beq.n	8015bd8 <prv_double_to_str+0xf0>
 8015bd4:	2204      	movs	r2, #4
 8015bd6:	e000      	b.n	8015bda <prv_double_to_str+0xf2>
 8015bd8:	2203      	movs	r2, #3
 8015bda:	f107 0310 	add.w	r3, r7, #16
 8015bde:	4619      	mov	r1, r3
 8015be0:	68f8      	ldr	r0, [r7, #12]
 8015be2:	f7ff fd4a 	bl	801567a <prv_out_str>
 8015be6:	4603      	mov	r3, r0
 8015be8:	e2d6      	b.n	8016198 <prv_double_to_str+0x6b0>
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    } else if ((in_num < -FLOAT_MAX_B_ENG || in_num > FLOAT_MAX_B_ENG) && def_type != 'g') {
 8015bea:	a375      	add	r3, pc, #468	@ (adr r3, 8015dc0 <prv_double_to_str+0x2d8>)
 8015bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bf0:	2100      	movs	r1, #0
 8015bf2:	f1d2 0800 	rsbs	r8, r2, #0
 8015bf6:	eb61 0903 	sbc.w	r9, r1, r3
 8015bfa:	4640      	mov	r0, r8
 8015bfc:	4649      	mov	r1, r9
 8015bfe:	f7ea fdc1 	bl	8000784 <__aeabi_l2d>
 8015c02:	4602      	mov	r2, r0
 8015c04:	460b      	mov	r3, r1
 8015c06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015c0a:	f7eb f85b 	bl	8000cc4 <__aeabi_dcmplt>
 8015c0e:	4603      	mov	r3, r0
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d10f      	bne.n	8015c34 <prv_double_to_str+0x14c>
 8015c14:	a36a      	add	r3, pc, #424	@ (adr r3, 8015dc0 <prv_double_to_str+0x2d8>)
 8015c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c1a:	4610      	mov	r0, r2
 8015c1c:	4619      	mov	r1, r3
 8015c1e:	f7ea fdb1 	bl	8000784 <__aeabi_l2d>
 8015c22:	4602      	mov	r2, r0
 8015c24:	460b      	mov	r3, r1
 8015c26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015c2a:	f7eb f869 	bl	8000d00 <__aeabi_dcmpgt>
 8015c2e:	4603      	mov	r3, r0
 8015c30:	2b00      	cmp	r3, #0
 8015c32:	d00b      	beq.n	8015c4c <prv_double_to_str+0x164>
 8015c34:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8015c38:	2b67      	cmp	r3, #103	@ 0x67
 8015c3a:	d007      	beq.n	8015c4c <prv_double_to_str+0x164>
        lwi->m.type = def_type = 'e'; /* Go to engineering mode */
 8015c3c:	2365      	movs	r3, #101	@ 0x65
 8015c3e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8015c42:	68fb      	ldr	r3, [r7, #12]
 8015c44:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8015c48:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
#endif                                /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    }

    /* Check sign of the number */
    SIGNED_CHECK_NEGATIVE(lwi, in_num);
 8015c4c:	f04f 0200 	mov.w	r2, #0
 8015c50:	f04f 0300 	mov.w	r3, #0
 8015c54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015c58:	f7eb f834 	bl	8000cc4 <__aeabi_dcmplt>
 8015c5c:	4603      	mov	r3, r0
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d00a      	beq.n	8015c78 <prv_double_to_str+0x190>
 8015c62:	68fa      	ldr	r2, [r7, #12]
 8015c64:	7f53      	ldrb	r3, [r2, #29]
 8015c66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015c6a:	7753      	strb	r3, [r2, #29]
 8015c6c:	683c      	ldr	r4, [r7, #0]
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8015c74:	e9c7 4500 	strd	r4, r5, [r7]
    orig_num = in_num;
 8015c78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015c7c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Engineering mode check for number of exponents */
    if (def_type == 'e' || def_type == 'g'
 8015c80:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8015c84:	2b65      	cmp	r3, #101	@ 0x65
 8015c86:	d013      	beq.n	8015cb0 <prv_double_to_str+0x1c8>
 8015c88:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8015c8c:	2b67      	cmp	r3, #103	@ 0x67
 8015c8e:	d00f      	beq.n	8015cb0 <prv_double_to_str+0x1c8>
        || in_num > (double)(powers_of_10[LWPRINTF_ARRAYSIZE(powers_of_10) - 1])) { /* More vs what float can hold */
 8015c90:	a34b      	add	r3, pc, #300	@ (adr r3, 8015dc0 <prv_double_to_str+0x2d8>)
 8015c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c96:	4610      	mov	r0, r2
 8015c98:	4619      	mov	r1, r3
 8015c9a:	f7ea fd73 	bl	8000784 <__aeabi_l2d>
 8015c9e:	4602      	mov	r2, r0
 8015ca0:	460b      	mov	r3, r1
 8015ca2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015ca6:	f7eb f82b 	bl	8000d00 <__aeabi_dcmpgt>
 8015caa:	4603      	mov	r3, r0
 8015cac:	2b00      	cmp	r3, #0
 8015cae:	d054      	beq.n	8015d5a <prv_double_to_str+0x272>
        if (lwi->m.type != 'g') {
 8015cb0:	68fb      	ldr	r3, [r7, #12]
 8015cb2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8015cb6:	2b67      	cmp	r3, #103	@ 0x67
 8015cb8:	d003      	beq.n	8015cc2 <prv_double_to_str+0x1da>
            lwi->m.type = 'e';
 8015cba:	68fb      	ldr	r3, [r7, #12]
 8015cbc:	2265      	movs	r2, #101	@ 0x65
 8015cbe:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        }

        /* Normalize number to be between 0 and 1 and count decimals for exponent */
        if (in_num < 1) {
 8015cc2:	f04f 0200 	mov.w	r2, #0
 8015cc6:	4b47      	ldr	r3, [pc, #284]	@ (8015de4 <prv_double_to_str+0x2fc>)
 8015cc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015ccc:	f7ea fffa 	bl	8000cc4 <__aeabi_dcmplt>
 8015cd0:	4603      	mov	r3, r0
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d026      	beq.n	8015d24 <prv_double_to_str+0x23c>
            for (exp_cnt = 0; in_num < 1 && in_num > 0; in_num *= 10, --exp_cnt) {}
 8015cd6:	2300      	movs	r3, #0
 8015cd8:	673b      	str	r3, [r7, #112]	@ 0x70
 8015cda:	e00d      	b.n	8015cf8 <prv_double_to_str+0x210>
 8015cdc:	f04f 0200 	mov.w	r2, #0
 8015ce0:	4b41      	ldr	r3, [pc, #260]	@ (8015de8 <prv_double_to_str+0x300>)
 8015ce2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015ce6:	f7ea fd7b 	bl	80007e0 <__aeabi_dmul>
 8015cea:	4602      	mov	r2, r0
 8015cec:	460b      	mov	r3, r1
 8015cee:	e9c7 2300 	strd	r2, r3, [r7]
 8015cf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015cf4:	3b01      	subs	r3, #1
 8015cf6:	673b      	str	r3, [r7, #112]	@ 0x70
 8015cf8:	f04f 0200 	mov.w	r2, #0
 8015cfc:	4b39      	ldr	r3, [pc, #228]	@ (8015de4 <prv_double_to_str+0x2fc>)
 8015cfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015d02:	f7ea ffdf 	bl	8000cc4 <__aeabi_dcmplt>
 8015d06:	4603      	mov	r3, r0
 8015d08:	2b00      	cmp	r3, #0
 8015d0a:	d026      	beq.n	8015d5a <prv_double_to_str+0x272>
 8015d0c:	f04f 0200 	mov.w	r2, #0
 8015d10:	f04f 0300 	mov.w	r3, #0
 8015d14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015d18:	f7ea fff2 	bl	8000d00 <__aeabi_dcmpgt>
 8015d1c:	4603      	mov	r3, r0
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d1dc      	bne.n	8015cdc <prv_double_to_str+0x1f4>
 8015d22:	e01a      	b.n	8015d5a <prv_double_to_str+0x272>
        } else {
            for (exp_cnt = 0; in_num >= 10; in_num /= 10, ++exp_cnt) {}
 8015d24:	2300      	movs	r3, #0
 8015d26:	673b      	str	r3, [r7, #112]	@ 0x70
 8015d28:	e00d      	b.n	8015d46 <prv_double_to_str+0x25e>
 8015d2a:	f04f 0200 	mov.w	r2, #0
 8015d2e:	4b2e      	ldr	r3, [pc, #184]	@ (8015de8 <prv_double_to_str+0x300>)
 8015d30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015d34:	f7ea fe7e 	bl	8000a34 <__aeabi_ddiv>
 8015d38:	4602      	mov	r2, r0
 8015d3a:	460b      	mov	r3, r1
 8015d3c:	e9c7 2300 	strd	r2, r3, [r7]
 8015d40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015d42:	3301      	adds	r3, #1
 8015d44:	673b      	str	r3, [r7, #112]	@ 0x70
 8015d46:	f04f 0200 	mov.w	r2, #0
 8015d4a:	4b27      	ldr	r3, [pc, #156]	@ (8015de8 <prv_double_to_str+0x300>)
 8015d4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8015d50:	f7ea ffcc 	bl	8000cec <__aeabi_dcmpge>
 8015d54:	4603      	mov	r3, r0
 8015d56:	2b00      	cmp	r3, #0
 8015d58:	d1e7      	bne.n	8015d2a <prv_double_to_str+0x242>
        }
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Check precision data */
    chosen_precision = lwi->m.precision; /* This is default value coming from app */
 8015d5a:	68fb      	ldr	r3, [r7, #12]
 8015d5c:	6a1b      	ldr	r3, [r3, #32]
 8015d5e:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (lwi->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 8015d60:	68fb      	ldr	r3, [r7, #12]
 8015d62:	6a1b      	ldr	r3, [r3, #32]
 8015d64:	2b12      	cmp	r3, #18
 8015d66:	dd03      	ble.n	8015d70 <prv_double_to_str+0x288>
        lwi->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1; /* Limit to maximum precision */
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	2212      	movs	r2, #18
 8015d6c:	621a      	str	r2, [r3, #32]
 8015d6e:	e01f      	b.n	8015db0 <prv_double_to_str+0x2c8>
        /*
         * Precision is lower than the one selected by app (or user).
         * It means that we have to append ending zeros for precision when printing data
         */
    } else if (!lwi->m.flags.precision) {
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	7f1b      	ldrb	r3, [r3, #28]
 8015d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015d78:	b2db      	uxtb	r3, r3
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d106      	bne.n	8015d8c <prv_double_to_str+0x2a4>
        lwi->m.precision = LWPRINTF_CFG_FLOAT_DEFAULT_PRECISION; /* Default precision when not used */
 8015d7e:	68fb      	ldr	r3, [r7, #12]
 8015d80:	2206      	movs	r2, #6
 8015d82:	621a      	str	r2, [r3, #32]
        chosen_precision = lwi->m.precision;                     /* There was no precision, update chosen precision */
 8015d84:	68fb      	ldr	r3, [r7, #12]
 8015d86:	6a1b      	ldr	r3, [r3, #32]
 8015d88:	67bb      	str	r3, [r7, #120]	@ 0x78
 8015d8a:	e011      	b.n	8015db0 <prv_double_to_str+0x2c8>
    } else if (lwi->m.flags.precision && lwi->m.precision == 0) {
 8015d8c:	68fb      	ldr	r3, [r7, #12]
 8015d8e:	7f1b      	ldrb	r3, [r3, #28]
 8015d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015d94:	b2db      	uxtb	r3, r3
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	d00a      	beq.n	8015db0 <prv_double_to_str+0x2c8>
 8015d9a:	68fb      	ldr	r3, [r7, #12]
 8015d9c:	6a1b      	ldr	r3, [r3, #32]
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d106      	bne.n	8015db0 <prv_double_to_str+0x2c8>
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
        /* Precision must be set to 1 if set to 0 by default */
        if (def_type == 'g') {
 8015da2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8015da6:	2b67      	cmp	r3, #103	@ 0x67
 8015da8:	d102      	bne.n	8015db0 <prv_double_to_str+0x2c8>
            lwi->m.precision = 1;
 8015daa:	68fb      	ldr	r3, [r7, #12]
 8015dac:	2201      	movs	r2, #1
 8015dae:	621a      	str	r2, [r3, #32]
     *
     * A double argument representing an infinity or 'NaN' is converted in the style of an 'f' or 'F' conversion specifier.
     */

    /* Calculate data for number */
    prv_calculate_dbl_num_data(lwi, &dblnum, def_type == 'e' ? in_num : orig_num, def_type);
 8015db0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8015db4:	2b65      	cmp	r3, #101	@ 0x65
 8015db6:	d119      	bne.n	8015dec <prv_double_to_str+0x304>
 8015db8:	ed97 7b00 	vldr	d7, [r7]
 8015dbc:	e018      	b.n	8015df0 <prv_double_to_str+0x308>
 8015dbe:	bf00      	nop
 8015dc0:	a7640000 	.word	0xa7640000
 8015dc4:	0de0b6b3 	.word	0x0de0b6b3
 8015dc8:	08018f28 	.word	0x08018f28
 8015dcc:	08018f2c 	.word	0x08018f2c
 8015dd0:	08018f30 	.word	0x08018f30
 8015dd4:	08018f38 	.word	0x08018f38
 8015dd8:	7fefffff 	.word	0x7fefffff
 8015ddc:	08018f40 	.word	0x08018f40
 8015de0:	08018f44 	.word	0x08018f44
 8015de4:	3ff00000 	.word	0x3ff00000
 8015de8:	40240000 	.word	0x40240000
 8015dec:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8015df0:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8015df4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8015df8:	eeb0 0a47 	vmov.f32	s0, s14
 8015dfc:	eef0 0a67 	vmov.f32	s1, s15
 8015e00:	4619      	mov	r1, r3
 8015e02:	68f8      	ldr	r0, [r7, #12]
 8015e04:	f7ff fd10 	bl	8015828 <prv_calculate_dbl_num_data>

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Set type G */
    if (def_type == 'g') {
 8015e08:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8015e0c:	2b67      	cmp	r3, #103	@ 0x67
 8015e0e:	d137      	bne.n	8015e80 <prv_double_to_str+0x398>
        /* As per standard to decide level of precision */
        if (exp_cnt >= -4 && exp_cnt < lwi->m.precision) {
 8015e10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015e12:	f113 0f04 	cmn.w	r3, #4
 8015e16:	db19      	blt.n	8015e4c <prv_double_to_str+0x364>
 8015e18:	68fb      	ldr	r3, [r7, #12]
 8015e1a:	6a1b      	ldr	r3, [r3, #32]
 8015e1c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8015e1e:	429a      	cmp	r2, r3
 8015e20:	da14      	bge.n	8015e4c <prv_double_to_str+0x364>
            lwi->m.precision -= exp_cnt + 1;
 8015e22:	68fb      	ldr	r3, [r7, #12]
 8015e24:	6a1a      	ldr	r2, [r3, #32]
 8015e26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015e28:	3301      	adds	r3, #1
 8015e2a:	1ad2      	subs	r2, r2, r3
 8015e2c:	68fb      	ldr	r3, [r7, #12]
 8015e2e:	621a      	str	r2, [r3, #32]
            chosen_precision -= exp_cnt + 1;
 8015e30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015e32:	3301      	adds	r3, #1
 8015e34:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8015e36:	1ad3      	subs	r3, r2, r3
 8015e38:	67bb      	str	r3, [r7, #120]	@ 0x78
            lwi->m.type = 'f';
 8015e3a:	68fb      	ldr	r3, [r7, #12]
 8015e3c:	2266      	movs	r2, #102	@ 0x66
 8015e3e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
            in_num = orig_num;
 8015e42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8015e46:	e9c7 2300 	strd	r2, r3, [r7]
 8015e4a:	e00f      	b.n	8015e6c <prv_double_to_str+0x384>
        } else {
            lwi->m.type = 'e';
 8015e4c:	68fb      	ldr	r3, [r7, #12]
 8015e4e:	2265      	movs	r2, #101	@ 0x65
 8015e50:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
            if (lwi->m.precision > 0) {
 8015e54:	68fb      	ldr	r3, [r7, #12]
 8015e56:	6a1b      	ldr	r3, [r3, #32]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	dd07      	ble.n	8015e6c <prv_double_to_str+0x384>
                --lwi->m.precision;
 8015e5c:	68fb      	ldr	r3, [r7, #12]
 8015e5e:	6a1b      	ldr	r3, [r3, #32]
 8015e60:	1e5a      	subs	r2, r3, #1
 8015e62:	68fb      	ldr	r3, [r7, #12]
 8015e64:	621a      	str	r2, [r3, #32]
                --chosen_precision;
 8015e66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015e68:	3b01      	subs	r3, #1
 8015e6a:	67bb      	str	r3, [r7, #120]	@ 0x78
            }
        }
        prv_calculate_dbl_num_data(lwi, &dblnum, in_num, def_type);
 8015e6c:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8015e70:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8015e74:	ed97 0b00 	vldr	d0, [r7]
 8015e78:	4619      	mov	r1, r3
 8015e7a:	68f8      	ldr	r0, [r7, #12]
 8015e7c:	f7ff fcd4 	bl	8015828 <prv_calculate_dbl_num_data>
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Set number of digits to display */
    digits_cnt = dblnum.digits_cnt_integer_part;
 8015e80:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	@ 0x50
 8015e84:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (0) {
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    } else if (def_type == 'g' && lwi->m.precision > 0) {
 8015e86:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8015e8a:	2b67      	cmp	r3, #103	@ 0x67
 8015e8c:	d111      	bne.n	8015eb2 <prv_double_to_str+0x3ca>
 8015e8e:	68fb      	ldr	r3, [r7, #12]
 8015e90:	6a1b      	ldr	r3, [r3, #32]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	dd0d      	ble.n	8015eb2 <prv_double_to_str+0x3ca>
        digits_cnt += dblnum.digits_cnt_decimal_part_useful;
 8015e96:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8015e9a:	461a      	mov	r2, r3
 8015e9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8015e9e:	4413      	add	r3, r2
 8015ea0:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8015ea2:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	dd12      	ble.n	8015ed0 <prv_double_to_str+0x3e8>
            ++digits_cnt;
 8015eaa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8015eac:	3301      	adds	r3, #1
 8015eae:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8015eb0:	e00e      	b.n	8015ed0 <prv_double_to_str+0x3e8>
        }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    } else {
        if (chosen_precision > 0 && lwi->m.flags.precision) {
 8015eb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	dd0b      	ble.n	8015ed0 <prv_double_to_str+0x3e8>
 8015eb8:	68fb      	ldr	r3, [r7, #12]
 8015eba:	7f1b      	ldrb	r3, [r3, #28]
 8015ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015ec0:	b2db      	uxtb	r3, r3
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	d004      	beq.n	8015ed0 <prv_double_to_str+0x3e8>
            /* Add precision digits + dot separator */
            digits_cnt += chosen_precision + 1;
 8015ec6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015ec8:	3301      	adds	r3, #1
 8015eca:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8015ecc:	4413      	add	r3, r2
 8015ece:	67fb      	str	r3, [r7, #124]	@ 0x7c
        }
    }

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Increase number of digits to display */
    if (lwi->m.type == 'e') {
 8015ed0:	68fb      	ldr	r3, [r7, #12]
 8015ed2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8015ed6:	2b65      	cmp	r3, #101	@ 0x65
 8015ed8:	d10d      	bne.n	8015ef6 <prv_double_to_str+0x40e>
        /* Format is +Exxx, so add 4 or 5 characters (max is 307, min is 00 for exponent) */
        digits_cnt += 4 + (exp_cnt >= 100 || exp_cnt <= -100);
 8015eda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015edc:	2b63      	cmp	r3, #99	@ 0x63
 8015ede:	dc03      	bgt.n	8015ee8 <prv_double_to_str+0x400>
 8015ee0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015ee2:	f113 0f63 	cmn.w	r3, #99	@ 0x63
 8015ee6:	da01      	bge.n	8015eec <prv_double_to_str+0x404>
 8015ee8:	2301      	movs	r3, #1
 8015eea:	e000      	b.n	8015eee <prv_double_to_str+0x406>
 8015eec:	2300      	movs	r3, #0
 8015eee:	3304      	adds	r3, #4
 8015ef0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8015ef2:	4413      	add	r3, r2
 8015ef4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Output strings */
    prv_out_str_before(lwi, digits_cnt);
 8015ef6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8015ef8:	4619      	mov	r1, r3
 8015efa:	68f8      	ldr	r0, [r7, #12]
 8015efc:	f7ff fa4f 	bl	801539e <prv_out_str_before>

    /* Output integer part of number */
    if (dblnum.integer_part == 0) {
 8015f00:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8015f04:	4313      	orrs	r3, r2
 8015f06:	d105      	bne.n	8015f14 <prv_double_to_str+0x42c>
        lwi->out_fn(lwi, '0');
 8015f08:	68fb      	ldr	r3, [r7, #12]
 8015f0a:	695b      	ldr	r3, [r3, #20]
 8015f0c:	2130      	movs	r1, #48	@ 0x30
 8015f0e:	68f8      	ldr	r0, [r7, #12]
 8015f10:	4798      	blx	r3
 8015f12:	e03a      	b.n	8015f8a <prv_double_to_str+0x4a2>
    } else {
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 8015f14:	2300      	movs	r3, #0
 8015f16:	677b      	str	r3, [r7, #116]	@ 0x74
 8015f18:	e01f      	b.n	8015f5a <prv_double_to_str+0x472>
            str[i] = (char)'0' + (char)(dblnum.integer_part % 10);
 8015f1a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8015f1e:	f04f 020a 	mov.w	r2, #10
 8015f22:	f04f 0300 	mov.w	r3, #0
 8015f26:	f7ea fef5 	bl	8000d14 <__aeabi_ldivmod>
 8015f2a:	b2d3      	uxtb	r3, r2
 8015f2c:	3330      	adds	r3, #48	@ 0x30
 8015f2e:	b2d9      	uxtb	r1, r3
 8015f30:	f107 0218 	add.w	r2, r7, #24
 8015f34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015f36:	4413      	add	r3, r2
 8015f38:	460a      	mov	r2, r1
 8015f3a:	701a      	strb	r2, [r3, #0]
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 8015f3c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8015f40:	f04f 020a 	mov.w	r2, #10
 8015f44:	f04f 0300 	mov.w	r3, #0
 8015f48:	f7ea fee4 	bl	8000d14 <__aeabi_ldivmod>
 8015f4c:	4602      	mov	r2, r0
 8015f4e:	460b      	mov	r3, r1
 8015f50:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8015f54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015f56:	3301      	adds	r3, #1
 8015f58:	677b      	str	r3, [r7, #116]	@ 0x74
 8015f5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8015f5e:	2a01      	cmp	r2, #1
 8015f60:	f173 0300 	sbcs.w	r3, r3, #0
 8015f64:	dad9      	bge.n	8015f1a <prv_double_to_str+0x432>
        }
        for (; i > 0; --i) {
 8015f66:	e00d      	b.n	8015f84 <prv_double_to_str+0x49c>
            lwi->out_fn(lwi, str[i - 1]);
 8015f68:	68fb      	ldr	r3, [r7, #12]
 8015f6a:	695b      	ldr	r3, [r3, #20]
 8015f6c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8015f6e:	3a01      	subs	r2, #1
 8015f70:	3280      	adds	r2, #128	@ 0x80
 8015f72:	443a      	add	r2, r7
 8015f74:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8015f78:	4611      	mov	r1, r2
 8015f7a:	68f8      	ldr	r0, [r7, #12]
 8015f7c:	4798      	blx	r3
        for (; i > 0; --i) {
 8015f7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015f80:	3b01      	subs	r3, #1
 8015f82:	677b      	str	r3, [r7, #116]	@ 0x74
 8015f84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	dcee      	bgt.n	8015f68 <prv_double_to_str+0x480>
        }
    }

    /* Output decimal part */
    if (lwi->m.precision > 0) {
 8015f8a:	68fb      	ldr	r3, [r7, #12]
 8015f8c:	6a1b      	ldr	r3, [r3, #32]
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	f340 809a 	ble.w	80160c8 <prv_double_to_str+0x5e0>
        int x;
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8015f94:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8015f98:	2b00      	cmp	r3, #0
 8015f9a:	dd04      	ble.n	8015fa6 <prv_double_to_str+0x4be>
            lwi->out_fn(lwi, '.');
 8015f9c:	68fb      	ldr	r3, [r7, #12]
 8015f9e:	695b      	ldr	r3, [r3, #20]
 8015fa0:	212e      	movs	r1, #46	@ 0x2e
 8015fa2:	68f8      	ldr	r0, [r7, #12]
 8015fa4:	4798      	blx	r3
        }
        for (i = 0; dblnum.decimal_part > 0; dblnum.decimal_part /= 10, ++i) {
 8015fa6:	2300      	movs	r3, #0
 8015fa8:	677b      	str	r3, [r7, #116]	@ 0x74
 8015faa:	e01f      	b.n	8015fec <prv_double_to_str+0x504>
            str[i] = (char)'0' + (char)(dblnum.decimal_part % 10);
 8015fac:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8015fb0:	f04f 020a 	mov.w	r2, #10
 8015fb4:	f04f 0300 	mov.w	r3, #0
 8015fb8:	f7ea feac 	bl	8000d14 <__aeabi_ldivmod>
 8015fbc:	b2d3      	uxtb	r3, r2
 8015fbe:	3330      	adds	r3, #48	@ 0x30
 8015fc0:	b2d9      	uxtb	r1, r3
 8015fc2:	f107 0218 	add.w	r2, r7, #24
 8015fc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015fc8:	4413      	add	r3, r2
 8015fca:	460a      	mov	r2, r1
 8015fcc:	701a      	strb	r2, [r3, #0]
        for (i = 0; dblnum.decimal_part > 0; dblnum.decimal_part /= 10, ++i) {
 8015fce:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8015fd2:	f04f 020a 	mov.w	r2, #10
 8015fd6:	f04f 0300 	mov.w	r3, #0
 8015fda:	f7ea fe9b 	bl	8000d14 <__aeabi_ldivmod>
 8015fde:	4602      	mov	r2, r0
 8015fe0:	460b      	mov	r3, r1
 8015fe2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8015fe6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015fe8:	3301      	adds	r3, #1
 8015fea:	677b      	str	r3, [r7, #116]	@ 0x74
 8015fec:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8015ff0:	2a01      	cmp	r2, #1
 8015ff2:	f173 0300 	sbcs.w	r3, r3, #0
 8015ff6:	dad9      	bge.n	8015fac <prv_double_to_str+0x4c4>
        }

        /* Output relevant zeros first, string to print is opposite way */
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
        if (def_type == 'g') {
 8015ff8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8015ffc:	2b67      	cmp	r3, #103	@ 0x67
 8015ffe:	d11e      	bne.n	801603e <prv_double_to_str+0x556>
            /* TODO: This is to be checked */
            for (x = 0; x < (lwi->m.precision - i) && dblnum.digits_cnt_decimal_part_useful > 0;
 8016000:	2300      	movs	r3, #0
 8016002:	667b      	str	r3, [r7, #100]	@ 0x64
 8016004:	e00f      	b.n	8016026 <prv_double_to_str+0x53e>
                 ++x, --dblnum.digits_cnt_decimal_part_useful) {
                lwi->out_fn(lwi, '0');
 8016006:	68fb      	ldr	r3, [r7, #12]
 8016008:	695b      	ldr	r3, [r3, #20]
 801600a:	2130      	movs	r1, #48	@ 0x30
 801600c:	68f8      	ldr	r0, [r7, #12]
 801600e:	4798      	blx	r3
                 ++x, --dblnum.digits_cnt_decimal_part_useful) {
 8016010:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016012:	3301      	adds	r3, #1
 8016014:	667b      	str	r3, [r7, #100]	@ 0x64
 8016016:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 801601a:	b29b      	uxth	r3, r3
 801601c:	3b01      	subs	r3, #1
 801601e:	b29b      	uxth	r3, r3
 8016020:	b21b      	sxth	r3, r3
 8016022:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
            for (x = 0; x < (lwi->m.precision - i) && dblnum.digits_cnt_decimal_part_useful > 0;
 8016026:	68fb      	ldr	r3, [r7, #12]
 8016028:	6a1a      	ldr	r2, [r3, #32]
 801602a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801602c:	1ad3      	subs	r3, r2, r3
 801602e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016030:	429a      	cmp	r2, r3
 8016032:	da33      	bge.n	801609c <prv_double_to_str+0x5b4>
 8016034:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016038:	2b00      	cmp	r3, #0
 801603a:	dce4      	bgt.n	8016006 <prv_double_to_str+0x51e>
 801603c:	e02e      	b.n	801609c <prv_double_to_str+0x5b4>
            }
        } else
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
        {
            for (x = i; x < lwi->m.precision; ++x) {
 801603e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016040:	667b      	str	r3, [r7, #100]	@ 0x64
 8016042:	e007      	b.n	8016054 <prv_double_to_str+0x56c>
                lwi->out_fn(lwi, '0');
 8016044:	68fb      	ldr	r3, [r7, #12]
 8016046:	695b      	ldr	r3, [r3, #20]
 8016048:	2130      	movs	r1, #48	@ 0x30
 801604a:	68f8      	ldr	r0, [r7, #12]
 801604c:	4798      	blx	r3
            for (x = i; x < lwi->m.precision; ++x) {
 801604e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016050:	3301      	adds	r3, #1
 8016052:	667b      	str	r3, [r7, #100]	@ 0x64
 8016054:	68fb      	ldr	r3, [r7, #12]
 8016056:	6a1b      	ldr	r3, [r3, #32]
 8016058:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801605a:	429a      	cmp	r2, r3
 801605c:	dbf2      	blt.n	8016044 <prv_double_to_str+0x55c>
            }
        }

        /* Now print string itself */
        for (; i > 0; --i) {
 801605e:	e01d      	b.n	801609c <prv_double_to_str+0x5b4>
            lwi->out_fn(lwi, str[i - 1]);
 8016060:	68fb      	ldr	r3, [r7, #12]
 8016062:	695b      	ldr	r3, [r3, #20]
 8016064:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8016066:	3a01      	subs	r2, #1
 8016068:	3280      	adds	r2, #128	@ 0x80
 801606a:	443a      	add	r2, r7
 801606c:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8016070:	4611      	mov	r1, r2
 8016072:	68f8      	ldr	r0, [r7, #12]
 8016074:	4798      	blx	r3
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
            if (def_type == 'g' && --dblnum.digits_cnt_decimal_part_useful == 0) {
 8016076:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801607a:	2b67      	cmp	r3, #103	@ 0x67
 801607c:	d10b      	bne.n	8016096 <prv_double_to_str+0x5ae>
 801607e:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016082:	b29b      	uxth	r3, r3
 8016084:	3b01      	subs	r3, #1
 8016086:	b29b      	uxth	r3, r3
 8016088:	b21b      	sxth	r3, r3
 801608a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 801608e:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016092:	2b00      	cmp	r3, #0
 8016094:	d006      	beq.n	80160a4 <prv_double_to_str+0x5bc>
        for (; i > 0; --i) {
 8016096:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016098:	3b01      	subs	r3, #1
 801609a:	677b      	str	r3, [r7, #116]	@ 0x74
 801609c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801609e:	2b00      	cmp	r3, #0
 80160a0:	dcde      	bgt.n	8016060 <prv_double_to_str+0x578>
 80160a2:	e000      	b.n	80160a6 <prv_double_to_str+0x5be>
                break;
 80160a4:	bf00      	nop
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
        }

        /* Print ending zeros if selected precision is bigger than maximum supported */
        if (def_type != 'g') {
 80160a6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80160aa:	2b67      	cmp	r3, #103	@ 0x67
 80160ac:	d00c      	beq.n	80160c8 <prv_double_to_str+0x5e0>
            for (; x < chosen_precision; ++x) {
 80160ae:	e007      	b.n	80160c0 <prv_double_to_str+0x5d8>
                lwi->out_fn(lwi, '0');
 80160b0:	68fb      	ldr	r3, [r7, #12]
 80160b2:	695b      	ldr	r3, [r3, #20]
 80160b4:	2130      	movs	r1, #48	@ 0x30
 80160b6:	68f8      	ldr	r0, [r7, #12]
 80160b8:	4798      	blx	r3
            for (; x < chosen_precision; ++x) {
 80160ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80160bc:	3301      	adds	r3, #1
 80160be:	667b      	str	r3, [r7, #100]	@ 0x64
 80160c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80160c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80160c4:	429a      	cmp	r2, r3
 80160c6:	dbf3      	blt.n	80160b0 <prv_double_to_str+0x5c8>
        }
    }

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Engineering mode output, add exponent part */
    if (lwi->m.type == 'e') {
 80160c8:	68fb      	ldr	r3, [r7, #12]
 80160ca:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80160ce:	2b65      	cmp	r3, #101	@ 0x65
 80160d0:	d15c      	bne.n	801618c <prv_double_to_str+0x6a4>
        lwi->out_fn(lwi, lwi->m.flags.uc ? 'E' : 'e');
 80160d2:	68fb      	ldr	r3, [r7, #12]
 80160d4:	695b      	ldr	r3, [r3, #20]
 80160d6:	68fa      	ldr	r2, [r7, #12]
 80160d8:	7f52      	ldrb	r2, [r2, #29]
 80160da:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80160de:	b2d2      	uxtb	r2, r2
 80160e0:	2a00      	cmp	r2, #0
 80160e2:	d001      	beq.n	80160e8 <prv_double_to_str+0x600>
 80160e4:	2245      	movs	r2, #69	@ 0x45
 80160e6:	e000      	b.n	80160ea <prv_double_to_str+0x602>
 80160e8:	2265      	movs	r2, #101	@ 0x65
 80160ea:	4611      	mov	r1, r2
 80160ec:	68f8      	ldr	r0, [r7, #12]
 80160ee:	4798      	blx	r3
        lwi->out_fn(lwi, exp_cnt >= 0 ? '+' : '-');
 80160f0:	68fb      	ldr	r3, [r7, #12]
 80160f2:	695b      	ldr	r3, [r3, #20]
 80160f4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80160f6:	2a00      	cmp	r2, #0
 80160f8:	db01      	blt.n	80160fe <prv_double_to_str+0x616>
 80160fa:	222b      	movs	r2, #43	@ 0x2b
 80160fc:	e000      	b.n	8016100 <prv_double_to_str+0x618>
 80160fe:	222d      	movs	r2, #45	@ 0x2d
 8016100:	4611      	mov	r1, r2
 8016102:	68f8      	ldr	r0, [r7, #12]
 8016104:	4798      	blx	r3
        if (exp_cnt < 0) {
 8016106:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016108:	2b00      	cmp	r3, #0
 801610a:	da02      	bge.n	8016112 <prv_double_to_str+0x62a>
            exp_cnt = -exp_cnt;
 801610c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801610e:	425b      	negs	r3, r3
 8016110:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        if (exp_cnt >= 100) {
 8016112:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016114:	2b63      	cmp	r3, #99	@ 0x63
 8016116:	dd16      	ble.n	8016146 <prv_double_to_str+0x65e>
            lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt / 100));
 8016118:	68fb      	ldr	r3, [r7, #12]
 801611a:	695a      	ldr	r2, [r3, #20]
 801611c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801611e:	4921      	ldr	r1, [pc, #132]	@ (80161a4 <prv_double_to_str+0x6bc>)
 8016120:	fb81 0103 	smull	r0, r1, r1, r3
 8016124:	1149      	asrs	r1, r1, #5
 8016126:	17db      	asrs	r3, r3, #31
 8016128:	1acb      	subs	r3, r1, r3
 801612a:	b2db      	uxtb	r3, r3
 801612c:	3330      	adds	r3, #48	@ 0x30
 801612e:	b2db      	uxtb	r3, r3
 8016130:	4619      	mov	r1, r3
 8016132:	68f8      	ldr	r0, [r7, #12]
 8016134:	4790      	blx	r2
            exp_cnt /= 100;
 8016136:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016138:	4a1a      	ldr	r2, [pc, #104]	@ (80161a4 <prv_double_to_str+0x6bc>)
 801613a:	fb82 1203 	smull	r1, r2, r2, r3
 801613e:	1152      	asrs	r2, r2, #5
 8016140:	17db      	asrs	r3, r3, #31
 8016142:	1ad3      	subs	r3, r2, r3
 8016144:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt / 10));
 8016146:	68fb      	ldr	r3, [r7, #12]
 8016148:	695a      	ldr	r2, [r3, #20]
 801614a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801614c:	4916      	ldr	r1, [pc, #88]	@ (80161a8 <prv_double_to_str+0x6c0>)
 801614e:	fb81 0103 	smull	r0, r1, r1, r3
 8016152:	1089      	asrs	r1, r1, #2
 8016154:	17db      	asrs	r3, r3, #31
 8016156:	1acb      	subs	r3, r1, r3
 8016158:	b2db      	uxtb	r3, r3
 801615a:	3330      	adds	r3, #48	@ 0x30
 801615c:	b2db      	uxtb	r3, r3
 801615e:	4619      	mov	r1, r3
 8016160:	68f8      	ldr	r0, [r7, #12]
 8016162:	4790      	blx	r2
        lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt % 10));
 8016164:	68fb      	ldr	r3, [r7, #12]
 8016166:	695c      	ldr	r4, [r3, #20]
 8016168:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801616a:	4b0f      	ldr	r3, [pc, #60]	@ (80161a8 <prv_double_to_str+0x6c0>)
 801616c:	fb83 1302 	smull	r1, r3, r3, r2
 8016170:	1099      	asrs	r1, r3, #2
 8016172:	17d3      	asrs	r3, r2, #31
 8016174:	1ac9      	subs	r1, r1, r3
 8016176:	460b      	mov	r3, r1
 8016178:	009b      	lsls	r3, r3, #2
 801617a:	440b      	add	r3, r1
 801617c:	005b      	lsls	r3, r3, #1
 801617e:	1ad1      	subs	r1, r2, r3
 8016180:	b2cb      	uxtb	r3, r1
 8016182:	3330      	adds	r3, #48	@ 0x30
 8016184:	b2db      	uxtb	r3, r3
 8016186:	4619      	mov	r1, r3
 8016188:	68f8      	ldr	r0, [r7, #12]
 801618a:	47a0      	blx	r4
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    prv_out_str_after(lwi, digits_cnt);
 801618c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801618e:	4619      	mov	r1, r3
 8016190:	68f8      	ldr	r0, [r7, #12]
 8016192:	f7ff fa32 	bl	80155fa <prv_out_str_after>

    return 1;
 8016196:	2301      	movs	r3, #1
}
 8016198:	4618      	mov	r0, r3
 801619a:	3780      	adds	r7, #128	@ 0x80
 801619c:	46bd      	mov	sp, r7
 801619e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80161a2:	bf00      	nop
 80161a4:	51eb851f 	.word	0x51eb851f
 80161a8:	66666667 	.word	0x66666667

080161ac <prv_format>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       arg: Variable parameters list
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_format(lwprintf_int_t* lwi, va_list arg) {
 80161ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161b0:	b09d      	sub	sp, #116	@ 0x74
 80161b2:	af00      	add	r7, sp, #0
 80161b4:	6378      	str	r0, [r7, #52]	@ 0x34
 80161b6:	6339      	str	r1, [r7, #48]	@ 0x30
    uint8_t detected = 0;
 80161b8:	2300      	movs	r3, #0
 80161ba:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    const char* fmt = lwi->fmt;
 80161be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80161c0:	685b      	ldr	r3, [r3, #4]
 80161c2:	63bb      	str	r3, [r7, #56]	@ 0x38
         || !lwprintf_sys_mutex_wait(&lwi->lwobj->mutex))) { /* Cannot acquire mutex */
        return 0;
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */

    while (fmt != NULL && *fmt != '\0') {
 80161c4:	f000 bc91 	b.w	8016aea <prv_format+0x93e>
        /* Check if we should stop processing */
        if (lwi->is_print_cancelled) {
 80161c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80161ca:	7e1b      	ldrb	r3, [r3, #24]
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	f040 8495 	bne.w	8016afc <prv_format+0x950>
            break;
        }

        /* Detect beginning */
        if (*fmt != '%') {
 80161d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161d4:	781b      	ldrb	r3, [r3, #0]
 80161d6:	2b25      	cmp	r3, #37	@ 0x25
 80161d8:	d00b      	beq.n	80161f2 <prv_format+0x46>
            lwi->out_fn(lwi, *fmt); /* Output character */
 80161da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80161dc:	695a      	ldr	r2, [r3, #20]
 80161de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161e0:	781b      	ldrb	r3, [r3, #0]
 80161e2:	4619      	mov	r1, r3
 80161e4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80161e6:	4790      	blx	r2
            ++fmt;
 80161e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161ea:	3301      	adds	r3, #1
 80161ec:	63bb      	str	r3, [r7, #56]	@ 0x38
            continue;
 80161ee:	f000 bc7c 	b.w	8016aea <prv_format+0x93e>
        }
        ++fmt;
 80161f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161f4:	3301      	adds	r3, #1
 80161f6:	63bb      	str	r3, [r7, #56]	@ 0x38
        memset(&lwi->m, 0x00, sizeof(lwi->m)); /* Reset structure */
 80161f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80161fa:	331c      	adds	r3, #28
 80161fc:	2210      	movs	r2, #16
 80161fe:	2100      	movs	r1, #0
 8016200:	4618      	mov	r0, r3
 8016202:	f002 fc31 	bl	8018a68 <memset>
        /* %[flags][width][.precision][length]type */
        /* Go to https://docs.majerle.eu for more info about supported features */

        /* Check [flags] */
        /* It can have multiple flags in any order */
        detected = 1;
 8016206:	2301      	movs	r3, #1
 8016208:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        do {
            switch (*fmt) {
 801620c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801620e:	781b      	ldrb	r3, [r3, #0]
 8016210:	3b20      	subs	r3, #32
 8016212:	2b10      	cmp	r3, #16
 8016214:	d848      	bhi.n	80162a8 <prv_format+0xfc>
 8016216:	a201      	add	r2, pc, #4	@ (adr r2, 801621c <prv_format+0x70>)
 8016218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801621c:	08016279 	.word	0x08016279
 8016220:	080162a9 	.word	0x080162a9
 8016224:	080162a9 	.word	0x080162a9
 8016228:	0801629d 	.word	0x0801629d
 801622c:	080162a9 	.word	0x080162a9
 8016230:	080162a9 	.word	0x080162a9
 8016234:	080162a9 	.word	0x080162a9
 8016238:	08016291 	.word	0x08016291
 801623c:	080162a9 	.word	0x080162a9
 8016240:	080162a9 	.word	0x080162a9
 8016244:	080162a9 	.word	0x080162a9
 8016248:	0801626d 	.word	0x0801626d
 801624c:	080162a9 	.word	0x080162a9
 8016250:	08016261 	.word	0x08016261
 8016254:	080162a9 	.word	0x080162a9
 8016258:	080162a9 	.word	0x080162a9
 801625c:	08016285 	.word	0x08016285
                case '-': lwi->m.flags.left_align = 1; break;
 8016260:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016262:	7f13      	ldrb	r3, [r2, #28]
 8016264:	f043 0301 	orr.w	r3, r3, #1
 8016268:	7713      	strb	r3, [r2, #28]
 801626a:	e021      	b.n	80162b0 <prv_format+0x104>
                case '+': lwi->m.flags.plus = 1; break;
 801626c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801626e:	7f13      	ldrb	r3, [r2, #28]
 8016270:	f043 0302 	orr.w	r3, r3, #2
 8016274:	7713      	strb	r3, [r2, #28]
 8016276:	e01b      	b.n	80162b0 <prv_format+0x104>
                case ' ': lwi->m.flags.space = 1; break;
 8016278:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801627a:	7f13      	ldrb	r3, [r2, #28]
 801627c:	f043 0304 	orr.w	r3, r3, #4
 8016280:	7713      	strb	r3, [r2, #28]
 8016282:	e015      	b.n	80162b0 <prv_format+0x104>
                case '0': lwi->m.flags.zero = 1; break;
 8016284:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016286:	7f13      	ldrb	r3, [r2, #28]
 8016288:	f043 0308 	orr.w	r3, r3, #8
 801628c:	7713      	strb	r3, [r2, #28]
 801628e:	e00f      	b.n	80162b0 <prv_format+0x104>
                case '\'': lwi->m.flags.thousands = 1; break;
 8016290:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016292:	7f13      	ldrb	r3, [r2, #28]
 8016294:	f043 0310 	orr.w	r3, r3, #16
 8016298:	7713      	strb	r3, [r2, #28]
 801629a:	e009      	b.n	80162b0 <prv_format+0x104>
                case '#': lwi->m.flags.alt = 1; break;
 801629c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801629e:	7f13      	ldrb	r3, [r2, #28]
 80162a0:	f043 0320 	orr.w	r3, r3, #32
 80162a4:	7713      	strb	r3, [r2, #28]
 80162a6:	e003      	b.n	80162b0 <prv_format+0x104>
                default: detected = 0; break;
 80162a8:	2300      	movs	r3, #0
 80162aa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80162ae:	bf00      	nop
            }
            if (detected) {
 80162b0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80162b4:	2b00      	cmp	r3, #0
 80162b6:	d002      	beq.n	80162be <prv_format+0x112>
                ++fmt;
 80162b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162ba:	3301      	adds	r3, #1
 80162bc:	63bb      	str	r3, [r7, #56]	@ 0x38
            }
        } while (detected);
 80162be:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80162c2:	2b00      	cmp	r3, #0
 80162c4:	d1a2      	bne.n	801620c <prv_format+0x60>

        /* Check [width] */
        lwi->m.width = 0;
 80162c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80162c8:	2300      	movs	r3, #0
 80162ca:	6253      	str	r3, [r2, #36]	@ 0x24
        if (CHARISNUM(*fmt)) { /* Fixed width check */
 80162cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162ce:	781b      	ldrb	r3, [r3, #0]
 80162d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80162d2:	d90c      	bls.n	80162ee <prv_format+0x142>
 80162d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162d6:	781b      	ldrb	r3, [r3, #0]
 80162d8:	2b39      	cmp	r3, #57	@ 0x39
 80162da:	d808      	bhi.n	80162ee <prv_format+0x142>
            /* If number is negative, it has been captured from previous step (left align) */
            lwi->m.width = prv_parse_num(&fmt); /* Number from string directly */
 80162dc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80162e0:	4618      	mov	r0, r3
 80162e2:	f7ff f833 	bl	801534c <prv_parse_num>
 80162e6:	4602      	mov	r2, r0
 80162e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162ea:	625a      	str	r2, [r3, #36]	@ 0x24
 80162ec:	e01b      	b.n	8016326 <prv_format+0x17a>
        } else if (*fmt == '*') {               /* Or variable check */
 80162ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162f0:	781b      	ldrb	r3, [r3, #0]
 80162f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80162f4:	d117      	bne.n	8016326 <prv_format+0x17a>
            const int w = (int)va_arg(arg, int);
 80162f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80162f8:	1d13      	adds	r3, r2, #4
 80162fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80162fc:	6813      	ldr	r3, [r2, #0]
 80162fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if (w < 0) {
 8016300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016302:	2b00      	cmp	r3, #0
 8016304:	da09      	bge.n	801631a <prv_format+0x16e>
                lwi->m.flags.left_align = 1; /* Negative width means left aligned */
 8016306:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016308:	7f13      	ldrb	r3, [r2, #28]
 801630a:	f043 0301 	orr.w	r3, r3, #1
 801630e:	7713      	strb	r3, [r2, #28]
                lwi->m.width = -w;
 8016310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016312:	425a      	negs	r2, r3
 8016314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016316:	625a      	str	r2, [r3, #36]	@ 0x24
 8016318:	e002      	b.n	8016320 <prv_format+0x174>
            } else {
                lwi->m.width = w;
 801631a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801631c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801631e:	6253      	str	r3, [r2, #36]	@ 0x24
            }
            ++fmt;
 8016320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016322:	3301      	adds	r3, #1
 8016324:	63bb      	str	r3, [r7, #56]	@ 0x38
        }

        /* Check [.precision] */
        lwi->m.precision = 0;
 8016326:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016328:	2300      	movs	r3, #0
 801632a:	6213      	str	r3, [r2, #32]
        if (*fmt == '.') { /* Precision flag is detected */
 801632c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801632e:	781b      	ldrb	r3, [r3, #0]
 8016330:	2b2e      	cmp	r3, #46	@ 0x2e
 8016332:	d129      	bne.n	8016388 <prv_format+0x1dc>
            lwi->m.flags.precision = 1;
 8016334:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016336:	7f13      	ldrb	r3, [r2, #28]
 8016338:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801633c:	7713      	strb	r3, [r2, #28]
            if (*++fmt == '*') { /* Variable check */
 801633e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016340:	3301      	adds	r3, #1
 8016342:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016346:	781b      	ldrb	r3, [r3, #0]
 8016348:	2b2a      	cmp	r3, #42	@ 0x2a
 801634a:	d10d      	bne.n	8016368 <prv_format+0x1bc>
                const int pr = (int)va_arg(arg, int);
 801634c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801634e:	1d13      	adds	r3, r2, #4
 8016350:	633b      	str	r3, [r7, #48]	@ 0x30
 8016352:	6813      	ldr	r3, [r2, #0]
 8016354:	64bb      	str	r3, [r7, #72]	@ 0x48
                lwi->m.precision = pr > 0 ? pr : 0;
 8016356:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016358:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 801635c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801635e:	621a      	str	r2, [r3, #32]
                ++fmt;
 8016360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016362:	3301      	adds	r3, #1
 8016364:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016366:	e00f      	b.n	8016388 <prv_format+0x1dc>
            } else if (CHARISNUM(*fmt)) { /* Directly in the string */
 8016368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801636a:	781b      	ldrb	r3, [r3, #0]
 801636c:	2b2f      	cmp	r3, #47	@ 0x2f
 801636e:	d90b      	bls.n	8016388 <prv_format+0x1dc>
 8016370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016372:	781b      	ldrb	r3, [r3, #0]
 8016374:	2b39      	cmp	r3, #57	@ 0x39
 8016376:	d807      	bhi.n	8016388 <prv_format+0x1dc>
                lwi->m.precision = prv_parse_num(&fmt);
 8016378:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801637c:	4618      	mov	r0, r3
 801637e:	f7fe ffe5 	bl	801534c <prv_parse_num>
 8016382:	4602      	mov	r2, r0
 8016384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016386:	621a      	str	r2, [r3, #32]
            }
        }

        /* Check [length] */
        detected = 1;
 8016388:	2301      	movs	r3, #1
 801638a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        switch (*fmt) {
 801638e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016390:	781b      	ldrb	r3, [r3, #0]
 8016392:	3b4c      	subs	r3, #76	@ 0x4c
 8016394:	2b2e      	cmp	r3, #46	@ 0x2e
 8016396:	f200 80a1 	bhi.w	80164dc <prv_format+0x330>
 801639a:	a201      	add	r2, pc, #4	@ (adr r2, 80163a0 <prv_format+0x1f4>)
 801639c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80163a0:	080164e5 	.word	0x080164e5
 80163a4:	080164dd 	.word	0x080164dd
 80163a8:	080164dd 	.word	0x080164dd
 80163ac:	080164dd 	.word	0x080164dd
 80163b0:	080164dd 	.word	0x080164dd
 80163b4:	080164dd 	.word	0x080164dd
 80163b8:	080164dd 	.word	0x080164dd
 80163bc:	080164dd 	.word	0x080164dd
 80163c0:	080164dd 	.word	0x080164dd
 80163c4:	080164dd 	.word	0x080164dd
 80163c8:	080164dd 	.word	0x080164dd
 80163cc:	080164dd 	.word	0x080164dd
 80163d0:	080164dd 	.word	0x080164dd
 80163d4:	080164dd 	.word	0x080164dd
 80163d8:	080164dd 	.word	0x080164dd
 80163dc:	080164dd 	.word	0x080164dd
 80163e0:	080164dd 	.word	0x080164dd
 80163e4:	080164dd 	.word	0x080164dd
 80163e8:	080164dd 	.word	0x080164dd
 80163ec:	080164dd 	.word	0x080164dd
 80163f0:	080164dd 	.word	0x080164dd
 80163f4:	080164dd 	.word	0x080164dd
 80163f8:	080164dd 	.word	0x080164dd
 80163fc:	080164dd 	.word	0x080164dd
 8016400:	080164dd 	.word	0x080164dd
 8016404:	080164dd 	.word	0x080164dd
 8016408:	080164dd 	.word	0x080164dd
 801640c:	080164dd 	.word	0x080164dd
 8016410:	0801645d 	.word	0x0801645d
 8016414:	080164dd 	.word	0x080164dd
 8016418:	080164cb 	.word	0x080164cb
 801641c:	080164dd 	.word	0x080164dd
 8016420:	0801648b 	.word	0x0801648b
 8016424:	080164dd 	.word	0x080164dd
 8016428:	080164dd 	.word	0x080164dd
 801642c:	080164dd 	.word	0x080164dd
 8016430:	080164dd 	.word	0x080164dd
 8016434:	080164dd 	.word	0x080164dd
 8016438:	080164dd 	.word	0x080164dd
 801643c:	080164dd 	.word	0x080164dd
 8016440:	080164e5 	.word	0x080164e5
 8016444:	080164dd 	.word	0x080164dd
 8016448:	080164dd 	.word	0x080164dd
 801644c:	080164dd 	.word	0x080164dd
 8016450:	080164dd 	.word	0x080164dd
 8016454:	080164dd 	.word	0x080164dd
 8016458:	080164b9 	.word	0x080164b9
            case 'h':
                lwi->m.flags.char_short = 1;     /* Single h detected */
 801645c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801645e:	7f4b      	ldrb	r3, [r1, #29]
 8016460:	2201      	movs	r2, #1
 8016462:	f362 0383 	bfi	r3, r2, #2, #2
 8016466:	774b      	strb	r3, [r1, #29]
                if (*++fmt == 'h') {             /* Does it follow by another h? */
 8016468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801646a:	3301      	adds	r3, #1
 801646c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801646e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016470:	781b      	ldrb	r3, [r3, #0]
 8016472:	2b68      	cmp	r3, #104	@ 0x68
 8016474:	d138      	bne.n	80164e8 <prv_format+0x33c>
                    lwi->m.flags.char_short = 2; /* Second h detected */
 8016476:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8016478:	7f4b      	ldrb	r3, [r1, #29]
 801647a:	2202      	movs	r2, #2
 801647c:	f362 0383 	bfi	r3, r2, #2, #2
 8016480:	774b      	strb	r3, [r1, #29]
                    ++fmt;
 8016482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016484:	3301      	adds	r3, #1
 8016486:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
                break;
 8016488:	e02e      	b.n	80164e8 <prv_format+0x33c>
            case 'l':
                lwi->m.flags.longlong = 1;     /* Single l detected */
 801648a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801648c:	7f4b      	ldrb	r3, [r1, #29]
 801648e:	2201      	movs	r2, #1
 8016490:	f362 0301 	bfi	r3, r2, #0, #2
 8016494:	774b      	strb	r3, [r1, #29]
                if (*++fmt == 'l') {           /* Does it follow by another l? */
 8016496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016498:	3301      	adds	r3, #1
 801649a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801649c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801649e:	781b      	ldrb	r3, [r3, #0]
 80164a0:	2b6c      	cmp	r3, #108	@ 0x6c
 80164a2:	d123      	bne.n	80164ec <prv_format+0x340>
                    lwi->m.flags.longlong = 2; /* Second l detected */
 80164a4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80164a6:	7f4b      	ldrb	r3, [r1, #29]
 80164a8:	2202      	movs	r2, #2
 80164aa:	f362 0301 	bfi	r3, r2, #0, #2
 80164ae:	774b      	strb	r3, [r1, #29]
                    ++fmt;
 80164b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164b2:	3301      	adds	r3, #1
 80164b4:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
                break;
 80164b6:	e019      	b.n	80164ec <prv_format+0x340>
            case 'L': break;
            case 'z':
                lwi->m.flags.sz_t = 1; /* Size T flag */
 80164b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80164ba:	7f53      	ldrb	r3, [r2, #29]
 80164bc:	f043 0310 	orr.w	r3, r3, #16
 80164c0:	7753      	strb	r3, [r2, #29]
                ++fmt;
 80164c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164c4:	3301      	adds	r3, #1
 80164c6:	63bb      	str	r3, [r7, #56]	@ 0x38
                break;
 80164c8:	e011      	b.n	80164ee <prv_format+0x342>
            case 'j':
                lwi->m.flags.umax_t = 1; /* uintmax_t flag */
 80164ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80164cc:	7f53      	ldrb	r3, [r2, #29]
 80164ce:	f043 0320 	orr.w	r3, r3, #32
 80164d2:	7753      	strb	r3, [r2, #29]
                ++fmt;
 80164d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164d6:	3301      	adds	r3, #1
 80164d8:	63bb      	str	r3, [r7, #56]	@ 0x38
                break;
 80164da:	e008      	b.n	80164ee <prv_format+0x342>
            case 't': break;
            default: detected = 0;
 80164dc:	2300      	movs	r3, #0
 80164de:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80164e2:	e004      	b.n	80164ee <prv_format+0x342>
            case 'L': break;
 80164e4:	bf00      	nop
 80164e6:	e002      	b.n	80164ee <prv_format+0x342>
                break;
 80164e8:	bf00      	nop
 80164ea:	e000      	b.n	80164ee <prv_format+0x342>
                break;
 80164ec:	bf00      	nop
        }

        /* Check type */
        lwi->m.type = *fmt + (char)((*fmt >= 'A' && *fmt <= 'Z') ? 0x20 : 0x00);
 80164ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164f0:	781a      	ldrb	r2, [r3, #0]
 80164f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164f4:	781b      	ldrb	r3, [r3, #0]
 80164f6:	2b40      	cmp	r3, #64	@ 0x40
 80164f8:	d905      	bls.n	8016506 <prv_format+0x35a>
 80164fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164fc:	781b      	ldrb	r3, [r3, #0]
 80164fe:	2b5a      	cmp	r3, #90	@ 0x5a
 8016500:	d801      	bhi.n	8016506 <prv_format+0x35a>
 8016502:	2320      	movs	r3, #32
 8016504:	e000      	b.n	8016508 <prv_format+0x35c>
 8016506:	2300      	movs	r3, #0
 8016508:	4413      	add	r3, r2
 801650a:	b2db      	uxtb	r3, r3
 801650c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801650e:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
        if (*fmt >= 'A' && *fmt <= 'Z') {
 8016512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016514:	781b      	ldrb	r3, [r3, #0]
 8016516:	2b40      	cmp	r3, #64	@ 0x40
 8016518:	d908      	bls.n	801652c <prv_format+0x380>
 801651a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801651c:	781b      	ldrb	r3, [r3, #0]
 801651e:	2b5a      	cmp	r3, #90	@ 0x5a
 8016520:	d804      	bhi.n	801652c <prv_format+0x380>
            lwi->m.flags.uc = 1;
 8016522:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016524:	7f53      	ldrb	r3, [r2, #29]
 8016526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801652a:	7753      	strb	r3, [r2, #29]
        }
        switch (*fmt) {
 801652c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801652e:	781b      	ldrb	r3, [r3, #0]
 8016530:	3b25      	subs	r3, #37	@ 0x25
 8016532:	2b53      	cmp	r3, #83	@ 0x53
 8016534:	f200 82cb 	bhi.w	8016ace <prv_format+0x922>
 8016538:	a201      	add	r2, pc, #4	@ (adr r2, 8016540 <prv_format+0x394>)
 801653a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801653e:	bf00      	nop
 8016540:	08016981 	.word	0x08016981
 8016544:	08016acf 	.word	0x08016acf
 8016548:	08016acf 	.word	0x08016acf
 801654c:	08016acf 	.word	0x08016acf
 8016550:	08016acf 	.word	0x08016acf
 8016554:	08016acf 	.word	0x08016acf
 8016558:	08016acf 	.word	0x08016acf
 801655c:	08016acf 	.word	0x08016acf
 8016560:	08016acf 	.word	0x08016acf
 8016564:	08016acf 	.word	0x08016acf
 8016568:	08016acf 	.word	0x08016acf
 801656c:	08016acf 	.word	0x08016acf
 8016570:	08016acf 	.word	0x08016acf
 8016574:	08016acf 	.word	0x08016acf
 8016578:	08016acf 	.word	0x08016acf
 801657c:	08016acf 	.word	0x08016acf
 8016580:	08016acf 	.word	0x08016acf
 8016584:	08016acf 	.word	0x08016acf
 8016588:	08016acf 	.word	0x08016acf
 801658c:	08016acf 	.word	0x08016acf
 8016590:	08016acf 	.word	0x08016acf
 8016594:	08016acf 	.word	0x08016acf
 8016598:	08016acf 	.word	0x08016acf
 801659c:	08016acf 	.word	0x08016acf
 80165a0:	08016acf 	.word	0x08016acf
 80165a4:	08016acf 	.word	0x08016acf
 80165a8:	08016acf 	.word	0x08016acf
 80165ac:	08016acf 	.word	0x08016acf
 80165b0:	08016691 	.word	0x08016691
 80165b4:	08016741 	.word	0x08016741
 80165b8:	08016acf 	.word	0x08016acf
 80165bc:	08016acf 	.word	0x08016acf
 80165c0:	08016949 	.word	0x08016949
 80165c4:	08016949 	.word	0x08016949
 80165c8:	08016949 	.word	0x08016949
 80165cc:	08016acf 	.word	0x08016acf
 80165d0:	08016acf 	.word	0x08016acf
 80165d4:	08016acf 	.word	0x08016acf
 80165d8:	0801698d 	.word	0x0801698d
 80165dc:	08016acf 	.word	0x08016acf
 80165e0:	08016acf 	.word	0x08016acf
 80165e4:	08016acf 	.word	0x08016acf
 80165e8:	08016acf 	.word	0x08016acf
 80165ec:	08016acf 	.word	0x08016acf
 80165f0:	08016acf 	.word	0x08016acf
 80165f4:	08016acf 	.word	0x08016acf
 80165f8:	08016acf 	.word	0x08016acf
 80165fc:	08016acf 	.word	0x08016acf
 8016600:	08016acf 	.word	0x08016acf
 8016604:	08016acf 	.word	0x08016acf
 8016608:	08016acf 	.word	0x08016acf
 801660c:	08016741 	.word	0x08016741
 8016610:	08016acf 	.word	0x08016acf
 8016614:	08016acf 	.word	0x08016acf
 8016618:	08016acf 	.word	0x08016acf
 801661c:	08016acf 	.word	0x08016acf
 8016620:	08016acf 	.word	0x08016acf
 8016624:	08016acf 	.word	0x08016acf
 8016628:	08016acf 	.word	0x08016acf
 801662c:	08016acf 	.word	0x08016acf
 8016630:	08016691 	.word	0x08016691
 8016634:	08016741 	.word	0x08016741
 8016638:	080166a9 	.word	0x080166a9
 801663c:	080166bf 	.word	0x080166bf
 8016640:	08016949 	.word	0x08016949
 8016644:	08016949 	.word	0x08016949
 8016648:	08016949 	.word	0x08016949
 801664c:	08016acf 	.word	0x08016acf
 8016650:	080166bf 	.word	0x080166bf
 8016654:	08016acf 	.word	0x08016acf
 8016658:	0801698d 	.word	0x0801698d
 801665c:	08016acf 	.word	0x08016acf
 8016660:	08016acf 	.word	0x08016acf
 8016664:	0801696b 	.word	0x0801696b
 8016668:	08016741 	.word	0x08016741
 801666c:	0801690d 	.word	0x0801690d
 8016670:	08016acf 	.word	0x08016acf
 8016674:	08016acf 	.word	0x08016acf
 8016678:	080168c3 	.word	0x080168c3
 801667c:	08016acf 	.word	0x08016acf
 8016680:	08016741 	.word	0x08016741
 8016684:	08016acf 	.word	0x08016acf
 8016688:	08016acf 	.word	0x08016acf
 801668c:	08016741 	.word	0x08016741
            case 'a':
            case 'A':
                /* Double in hexadecimal notation */
                (void)va_arg(arg, double);      /* Read argument to ignore it and move to next one */
 8016690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016692:	3307      	adds	r3, #7
 8016694:	f023 0307 	bic.w	r3, r3, #7
 8016698:	3308      	adds	r3, #8
 801669a:	633b      	str	r3, [r7, #48]	@ 0x30
                prv_out_str_raw(lwi, "NaN", 3); /* Print string */
 801669c:	2203      	movs	r2, #3
 801669e:	4999      	ldr	r1, [pc, #612]	@ (8016904 <prv_format+0x758>)
 80166a0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80166a2:	f7fe ffcc 	bl	801563e <prv_out_str_raw>
                break;
 80166a6:	e21d      	b.n	8016ae4 <prv_format+0x938>
            case 'c': lwi->out_fn(lwi, (char)va_arg(arg, int)); break;
 80166a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80166aa:	695c      	ldr	r4, [r3, #20]
 80166ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80166ae:	1d13      	adds	r3, r2, #4
 80166b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80166b2:	6813      	ldr	r3, [r2, #0]
 80166b4:	b2db      	uxtb	r3, r3
 80166b6:	4619      	mov	r1, r3
 80166b8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80166ba:	47a0      	blx	r4
 80166bc:	e212      	b.n	8016ae4 <prv_format+0x938>
#if LWPRINTF_CFG_SUPPORT_TYPE_INT
            case 'd':
            case 'i': {
                /* Check for different length parameters */
                lwi->m.base = 10;
 80166be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80166c0:	230a      	movs	r3, #10
 80166c2:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                if (lwi->m.flags.longlong == 0) {
 80166c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80166c8:	7f5b      	ldrb	r3, [r3, #29]
 80166ca:	f003 0303 	and.w	r3, r3, #3
 80166ce:	b2db      	uxtb	r3, r3
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d10c      	bne.n	80166ee <prv_format+0x542>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed int));
 80166d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80166d6:	1d13      	adds	r3, r2, #4
 80166d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80166da:	6813      	ldr	r3, [r2, #0]
 80166dc:	17da      	asrs	r2, r3, #31
 80166de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80166e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80166e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80166e6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80166e8:	f7ff f860 	bl	80157ac <prv_longest_signed_int_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (lwi->m.flags.longlong == 2) {
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 80166ec:	e1f7      	b.n	8016ade <prv_format+0x932>
                } else if (lwi->m.flags.longlong == 1) {
 80166ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80166f0:	7f5b      	ldrb	r3, [r3, #29]
 80166f2:	f003 0303 	and.w	r3, r3, #3
 80166f6:	b2db      	uxtb	r3, r3
 80166f8:	2b01      	cmp	r3, #1
 80166fa:	d10c      	bne.n	8016716 <prv_format+0x56a>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long int));
 80166fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80166fe:	1d13      	adds	r3, r2, #4
 8016700:	633b      	str	r3, [r7, #48]	@ 0x30
 8016702:	6813      	ldr	r3, [r2, #0]
 8016704:	17da      	asrs	r2, r3, #31
 8016706:	623b      	str	r3, [r7, #32]
 8016708:	627a      	str	r2, [r7, #36]	@ 0x24
 801670a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801670e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016710:	f7ff f84c 	bl	80157ac <prv_longest_signed_int_to_str>
                break;
 8016714:	e1e3      	b.n	8016ade <prv_format+0x932>
                } else if (lwi->m.flags.longlong == 2) {
 8016716:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016718:	7f5b      	ldrb	r3, [r3, #29]
 801671a:	f003 0303 	and.w	r3, r3, #3
 801671e:	b2db      	uxtb	r3, r3
 8016720:	2b02      	cmp	r3, #2
 8016722:	f040 81dc 	bne.w	8016ade <prv_format+0x932>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long long int));
 8016726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016728:	3307      	adds	r3, #7
 801672a:	f023 0207 	bic.w	r2, r3, #7
 801672e:	f102 0308 	add.w	r3, r2, #8
 8016732:	633b      	str	r3, [r7, #48]	@ 0x30
 8016734:	e9d2 2300 	ldrd	r2, r3, [r2]
 8016738:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801673a:	f7ff f837 	bl	80157ac <prv_longest_signed_int_to_str>
                break;
 801673e:	e1ce      	b.n	8016ade <prv_format+0x932>
            case 'B':
            case 'o':
            case 'u':
            case 'x':
            case 'X':
                if (*fmt == 'b' || *fmt == 'B') {
 8016740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016742:	781b      	ldrb	r3, [r3, #0]
 8016744:	2b62      	cmp	r3, #98	@ 0x62
 8016746:	d003      	beq.n	8016750 <prv_format+0x5a4>
 8016748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801674a:	781b      	ldrb	r3, [r3, #0]
 801674c:	2b42      	cmp	r3, #66	@ 0x42
 801674e:	d104      	bne.n	801675a <prv_format+0x5ae>
                    lwi->m.base = 2;
 8016750:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016752:	2302      	movs	r3, #2
 8016754:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 8016758:	e01d      	b.n	8016796 <prv_format+0x5ea>
                } else if (*fmt == 'o') {
 801675a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801675c:	781b      	ldrb	r3, [r3, #0]
 801675e:	2b6f      	cmp	r3, #111	@ 0x6f
 8016760:	d104      	bne.n	801676c <prv_format+0x5c0>
                    lwi->m.base = 8;
 8016762:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016764:	2308      	movs	r3, #8
 8016766:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 801676a:	e014      	b.n	8016796 <prv_format+0x5ea>
                } else if (*fmt == 'u') {
 801676c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801676e:	781b      	ldrb	r3, [r3, #0]
 8016770:	2b75      	cmp	r3, #117	@ 0x75
 8016772:	d104      	bne.n	801677e <prv_format+0x5d2>
                    lwi->m.base = 10;
 8016774:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016776:	230a      	movs	r3, #10
 8016778:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 801677c:	e00b      	b.n	8016796 <prv_format+0x5ea>
                } else if (*fmt == 'x' || *fmt == 'X') {
 801677e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016780:	781b      	ldrb	r3, [r3, #0]
 8016782:	2b78      	cmp	r3, #120	@ 0x78
 8016784:	d003      	beq.n	801678e <prv_format+0x5e2>
 8016786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016788:	781b      	ldrb	r3, [r3, #0]
 801678a:	2b58      	cmp	r3, #88	@ 0x58
 801678c:	d103      	bne.n	8016796 <prv_format+0x5ea>
                    lwi->m.base = 16;
 801678e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016790:	2310      	movs	r3, #16
 8016792:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                }
                lwi->m.flags.space = 0; /* Space flag has no meaning here */
 8016796:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016798:	7f13      	ldrb	r3, [r2, #28]
 801679a:	f023 0304 	bic.w	r3, r3, #4
 801679e:	7713      	strb	r3, [r2, #28]

                /* Check for different length parameters */
                if (0) {

                } else if (lwi->m.flags.sz_t) {
 80167a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80167a2:	7f5b      	ldrb	r3, [r3, #29]
 80167a4:	f003 0310 	and.w	r3, r3, #16
 80167a8:	b2db      	uxtb	r3, r3
 80167aa:	2b00      	cmp	r3, #0
 80167ac:	d00c      	beq.n	80167c8 <prv_format+0x61c>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, size_t));
 80167ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80167b0:	1d13      	adds	r3, r2, #4
 80167b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80167b4:	6813      	ldr	r3, [r2, #0]
 80167b6:	2200      	movs	r2, #0
 80167b8:	61bb      	str	r3, [r7, #24]
 80167ba:	61fa      	str	r2, [r7, #28]
 80167bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80167c0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80167c2:	f7fe ff72 	bl	80156aa <prv_longest_unsigned_int_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (lwi->m.flags.longlong == 2) {
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 80167c6:	e18c      	b.n	8016ae2 <prv_format+0x936>
                } else if (lwi->m.flags.umax_t) {
 80167c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80167ca:	7f5b      	ldrb	r3, [r3, #29]
 80167cc:	f003 0320 	and.w	r3, r3, #32
 80167d0:	b2db      	uxtb	r3, r3
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d00c      	beq.n	80167f0 <prv_format+0x644>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, uintmax_t));
 80167d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167d8:	3307      	adds	r3, #7
 80167da:	f023 0207 	bic.w	r2, r3, #7
 80167de:	f102 0308 	add.w	r3, r2, #8
 80167e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80167e4:	e9d2 2300 	ldrd	r2, r3, [r2]
 80167e8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80167ea:	f7fe ff5e 	bl	80156aa <prv_longest_unsigned_int_to_str>
                break;
 80167ee:	e178      	b.n	8016ae2 <prv_format+0x936>
                } else if (lwi->m.flags.longlong == 0 || lwi->m.base == 2) {
 80167f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80167f2:	7f5b      	ldrb	r3, [r3, #29]
 80167f4:	f003 0303 	and.w	r3, r3, #3
 80167f8:	b2db      	uxtb	r3, r3
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	d004      	beq.n	8016808 <prv_format+0x65c>
 80167fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016800:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016804:	2b02      	cmp	r3, #2
 8016806:	d133      	bne.n	8016870 <prv_format+0x6c4>
                    uint_maxtype_t v = va_arg(arg, unsigned int);
 8016808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801680a:	1d13      	adds	r3, r2, #4
 801680c:	633b      	str	r3, [r7, #48]	@ 0x30
 801680e:	6813      	ldr	r3, [r2, #0]
 8016810:	2200      	movs	r2, #0
 8016812:	603b      	str	r3, [r7, #0]
 8016814:	607a      	str	r2, [r7, #4]
 8016816:	e9d7 3400 	ldrd	r3, r4, [r7]
 801681a:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60
                    switch (lwi->m.flags.char_short) {
 801681e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016820:	7f5b      	ldrb	r3, [r3, #29]
 8016822:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8016826:	b2db      	uxtb	r3, r3
 8016828:	2b01      	cmp	r3, #1
 801682a:	d00a      	beq.n	8016842 <prv_format+0x696>
 801682c:	2b02      	cmp	r3, #2
 801682e:	d111      	bne.n	8016854 <prv_format+0x6a8>
                        case 2: v = (uint_maxtype_t)((unsigned char)v); break;
 8016830:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8016834:	b2db      	uxtb	r3, r3
 8016836:	2200      	movs	r2, #0
 8016838:	469a      	mov	sl, r3
 801683a:	4693      	mov	fp, r2
 801683c:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
 8016840:	e00f      	b.n	8016862 <prv_format+0x6b6>
                        case 1: v = (uint_maxtype_t)((unsigned short int)v); break;
 8016842:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8016846:	b29b      	uxth	r3, r3
 8016848:	2200      	movs	r2, #0
 801684a:	461d      	mov	r5, r3
 801684c:	4616      	mov	r6, r2
 801684e:	e9c7 5618 	strd	r5, r6, [r7, #96]	@ 0x60
 8016852:	e006      	b.n	8016862 <prv_format+0x6b6>
                        default: v = (uint_maxtype_t)((unsigned int)v); break;
 8016854:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016856:	2200      	movs	r2, #0
 8016858:	4698      	mov	r8, r3
 801685a:	4691      	mov	r9, r2
 801685c:	e9c7 8918 	strd	r8, r9, [r7, #96]	@ 0x60
 8016860:	bf00      	nop
                    prv_longest_unsigned_int_to_str(lwi, v);
 8016862:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8016866:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016868:	f7fe ff1f 	bl	80156aa <prv_longest_unsigned_int_to_str>
                } else if (lwi->m.flags.longlong == 0 || lwi->m.base == 2) {
 801686c:	bf00      	nop
                break;
 801686e:	e138      	b.n	8016ae2 <prv_format+0x936>
                } else if (lwi->m.flags.longlong == 1) {
 8016870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016872:	7f5b      	ldrb	r3, [r3, #29]
 8016874:	f003 0303 	and.w	r3, r3, #3
 8016878:	b2db      	uxtb	r3, r3
 801687a:	2b01      	cmp	r3, #1
 801687c:	d10c      	bne.n	8016898 <prv_format+0x6ec>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long int));
 801687e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016880:	1d13      	adds	r3, r2, #4
 8016882:	633b      	str	r3, [r7, #48]	@ 0x30
 8016884:	6813      	ldr	r3, [r2, #0]
 8016886:	2200      	movs	r2, #0
 8016888:	613b      	str	r3, [r7, #16]
 801688a:	617a      	str	r2, [r7, #20]
 801688c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8016890:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016892:	f7fe ff0a 	bl	80156aa <prv_longest_unsigned_int_to_str>
                break;
 8016896:	e124      	b.n	8016ae2 <prv_format+0x936>
                } else if (lwi->m.flags.longlong == 2) {
 8016898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801689a:	7f5b      	ldrb	r3, [r3, #29]
 801689c:	f003 0303 	and.w	r3, r3, #3
 80168a0:	b2db      	uxtb	r3, r3
 80168a2:	2b02      	cmp	r3, #2
 80168a4:	f040 811d 	bne.w	8016ae2 <prv_format+0x936>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long long int));
 80168a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80168aa:	3307      	adds	r3, #7
 80168ac:	f023 0207 	bic.w	r2, r3, #7
 80168b0:	f102 0308 	add.w	r3, r2, #8
 80168b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80168b6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80168ba:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80168bc:	f7fe fef5 	bl	80156aa <prv_longest_unsigned_int_to_str>
                break;
 80168c0:	e10f      	b.n	8016ae2 <prv_format+0x936>
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_INT */
#if LWPRINTF_CFG_SUPPORT_TYPE_STRING
            case 's': {
                const char* b = va_arg(arg, const char*);
 80168c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80168c4:	1d13      	adds	r3, r2, #4
 80168c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80168c8:	6813      	ldr	r3, [r2, #0]
 80168ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
                if (b == NULL) {
 80168cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d101      	bne.n	80168d6 <prv_format+0x72a>
                    b = "(null)";
 80168d2:	4b0d      	ldr	r3, [pc, #52]	@ (8016908 <prv_format+0x75c>)
 80168d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
                }

                /* Output string up to maximum buffer. If user provides lower buffer size, write will not write to it
                    but it will still calculate "would be" length */
                prv_out_str(lwi, b, prv_strnlen(b, lwi->m.flags.precision ? (size_t)lwi->m.precision : (SIZE_MAX)));
 80168d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80168d8:	7f1b      	ldrb	r3, [r3, #28]
 80168da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80168de:	b2db      	uxtb	r3, r3
 80168e0:	2b00      	cmp	r3, #0
 80168e2:	d002      	beq.n	80168ea <prv_format+0x73e>
 80168e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80168e6:	6a1b      	ldr	r3, [r3, #32]
 80168e8:	e001      	b.n	80168ee <prv_format+0x742>
 80168ea:	f04f 33ff 	mov.w	r3, #4294967295
 80168ee:	4619      	mov	r1, r3
 80168f0:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80168f2:	f7fe ff7c 	bl	80157ee <prv_strnlen>
 80168f6:	4603      	mov	r3, r0
 80168f8:	461a      	mov	r2, r3
 80168fa:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80168fc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80168fe:	f7fe febc 	bl	801567a <prv_out_str>
                break;
 8016902:	e0ef      	b.n	8016ae4 <prv_format+0x938>
 8016904:	08018f48 	.word	0x08018f48
 8016908:	08018f4c 	.word	0x08018f4c
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_STRING */
#if LWPRINTF_CFG_SUPPORT_TYPE_POINTER
            case 'p': {
                lwi->m.base = 16;      /* Go to hex format */
 801690c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801690e:	2310      	movs	r3, #16
 8016910:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                lwi->m.flags.uc = 0;   /* Uppercase characters */
 8016914:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016916:	7f53      	ldrb	r3, [r2, #29]
 8016918:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801691c:	7753      	strb	r3, [r2, #29]
                lwi->m.flags.zero = 1; /* Zero padding */
 801691e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016920:	7f13      	ldrb	r3, [r2, #28]
 8016922:	f043 0308 	orr.w	r3, r3, #8
 8016926:	7713      	strb	r3, [r2, #28]
                lwi->m.width =
 8016928:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801692a:	2308      	movs	r3, #8
 801692c:	6253      	str	r3, [r2, #36]	@ 0x24
                    sizeof(uintptr_t) * 2; /* Number is in hex format and byte is represented with 2 letters */

                prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, uintptr_t));
 801692e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016930:	1d13      	adds	r3, r2, #4
 8016932:	633b      	str	r3, [r7, #48]	@ 0x30
 8016934:	6813      	ldr	r3, [r2, #0]
 8016936:	2200      	movs	r2, #0
 8016938:	60bb      	str	r3, [r7, #8]
 801693a:	60fa      	str	r2, [r7, #12]
 801693c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8016940:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016942:	f7fe feb2 	bl	80156aa <prv_longest_unsigned_int_to_str>
                break;
 8016946:	e0cd      	b.n	8016ae4 <prv_format+0x938>
            case 'E':
            case 'g':
            case 'G':
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
                /* Double number in different format. Final output depends on type of format */
                prv_double_to_str(lwi, (double)va_arg(arg, double));
 8016948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801694a:	3307      	adds	r3, #7
 801694c:	f023 0207 	bic.w	r2, r3, #7
 8016950:	f102 0308 	add.w	r3, r2, #8
 8016954:	633b      	str	r3, [r7, #48]	@ 0x30
 8016956:	ed92 7b00 	vldr	d7, [r2]
 801695a:	eeb0 0a47 	vmov.f32	s0, s14
 801695e:	eef0 0a67 	vmov.f32	s1, s15
 8016962:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016964:	f7ff f8c0 	bl	8015ae8 <prv_double_to_str>
                break;
 8016968:	e0bc      	b.n	8016ae4 <prv_format+0x938>
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_FLOAT */
            case 'n': {
                int* ptr = (void*)va_arg(arg, int*);
 801696a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801696c:	1d13      	adds	r3, r2, #4
 801696e:	633b      	str	r3, [r7, #48]	@ 0x30
 8016970:	6813      	ldr	r3, [r2, #0]
 8016972:	647b      	str	r3, [r7, #68]	@ 0x44
                *ptr = (int)lwi->n_len; /* Write current length */
 8016974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016976:	691b      	ldr	r3, [r3, #16]
 8016978:	461a      	mov	r2, r3
 801697a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801697c:	601a      	str	r2, [r3, #0]

                break;
 801697e:	e0b1      	b.n	8016ae4 <prv_format+0x938>
            }
            case '%': lwi->out_fn(lwi, '%'); break;
 8016980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016982:	695b      	ldr	r3, [r3, #20]
 8016984:	2125      	movs	r1, #37	@ 0x25
 8016986:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016988:	4798      	blx	r3
 801698a:	e0ab      	b.n	8016ae4 <prv_format+0x938>
             * char arr[] = {0, 1, 2, 3, 255};
             * "%5K" would produce 00010203FF
             */
            case 'k':
            case 'K': {
                unsigned char* ptr =
 801698c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801698e:	1d13      	adds	r3, r2, #4
 8016990:	633b      	str	r3, [r7, #48]	@ 0x30
 8016992:	6813      	ldr	r3, [r2, #0]
 8016994:	65bb      	str	r3, [r7, #88]	@ 0x58
                    (void*)va_arg(arg, unsigned char*); /* Get input parameter as unsigned char pointer */
                int len = lwi->m.width, full_width;
 8016996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801699a:	643b      	str	r3, [r7, #64]	@ 0x40
                uint8_t is_space = lwi->m.flags.space == 1;
 801699c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801699e:	7f1b      	ldrb	r3, [r3, #28]
 80169a0:	f003 0304 	and.w	r3, r3, #4
 80169a4:	b2db      	uxtb	r3, r3
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	bf14      	ite	ne
 80169aa:	2301      	movne	r3, #1
 80169ac:	2300      	moveq	r3, #0
 80169ae:	b2db      	uxtb	r3, r3
 80169b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

                if (ptr == NULL || len == 0) {
 80169b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80169b6:	2b00      	cmp	r3, #0
 80169b8:	f000 8094 	beq.w	8016ae4 <prv_format+0x938>
 80169bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80169be:	2b00      	cmp	r3, #0
 80169c0:	f000 8090 	beq.w	8016ae4 <prv_format+0x938>
                    break;
                }

                lwi->m.flags.zero = 1;  /* Prepend with zeros if necessary */
 80169c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80169c6:	7f13      	ldrb	r3, [r2, #28]
 80169c8:	f043 0308 	orr.w	r3, r3, #8
 80169cc:	7713      	strb	r3, [r2, #28]
                lwi->m.width = 0;       /* No width parameter */
 80169ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80169d0:	2300      	movs	r3, #0
 80169d2:	6253      	str	r3, [r2, #36]	@ 0x24
                lwi->m.base = 16;       /* Hex format */
 80169d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80169d6:	2310      	movs	r3, #16
 80169d8:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                lwi->m.flags.space = 0; /* Delete any flag for space */
 80169dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80169de:	7f13      	ldrb	r3, [r2, #28]
 80169e0:	f023 0304 	bic.w	r3, r3, #4
 80169e4:	7713      	strb	r3, [r2, #28]

                /* Full width of digits to print */
                full_width = len * (2 + (int)is_space);
 80169e6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80169ea:	1c9a      	adds	r2, r3, #2
 80169ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80169ee:	fb02 f303 	mul.w	r3, r2, r3
 80169f2:	657b      	str	r3, [r7, #84]	@ 0x54
                if (is_space && full_width > 0) {
 80169f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d005      	beq.n	8016a08 <prv_format+0x85c>
 80169fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	dd02      	ble.n	8016a08 <prv_format+0x85c>
                    --full_width; /* Remove space after last number */
 8016a02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016a04:	3b01      	subs	r3, #1
 8016a06:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Output byte by byte w/o hex prefix */
                prv_out_str_before(lwi, full_width);
 8016a08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016a0a:	4619      	mov	r1, r3
 8016a0c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016a0e:	f7fe fcc6 	bl	801539e <prv_out_str_before>
                for (int i = 0; i < len; ++i, ++ptr) {
 8016a12:	2300      	movs	r3, #0
 8016a14:	653b      	str	r3, [r7, #80]	@ 0x50
 8016a16:	e050      	b.n	8016aba <prv_format+0x90e>
                    uint8_t d;

                    d = (*ptr >> 0x04) & 0x0F; /* Print MSB */
 8016a18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016a1a:	781b      	ldrb	r3, [r3, #0]
 8016a1c:	091b      	lsrs	r3, r3, #4
 8016a1e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 8016a22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016a24:	695c      	ldr	r4, [r3, #20]
 8016a26:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8016a2a:	2b09      	cmp	r3, #9
 8016a2c:	d90a      	bls.n	8016a44 <prv_format+0x898>
 8016a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016a30:	7f5b      	ldrb	r3, [r3, #29]
 8016a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016a36:	b2db      	uxtb	r3, r3
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d001      	beq.n	8016a40 <prv_format+0x894>
 8016a3c:	2237      	movs	r2, #55	@ 0x37
 8016a3e:	e002      	b.n	8016a46 <prv_format+0x89a>
 8016a40:	2257      	movs	r2, #87	@ 0x57
 8016a42:	e000      	b.n	8016a46 <prv_format+0x89a>
 8016a44:	2230      	movs	r2, #48	@ 0x30
 8016a46:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8016a4a:	4413      	add	r3, r2
 8016a4c:	b2db      	uxtb	r3, r3
 8016a4e:	4619      	mov	r1, r3
 8016a50:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016a52:	47a0      	blx	r4
                    d = *ptr & 0x0F; /* Print LSB */
 8016a54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016a56:	781b      	ldrb	r3, [r3, #0]
 8016a58:	f003 030f 	and.w	r3, r3, #15
 8016a5c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 8016a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016a62:	695c      	ldr	r4, [r3, #20]
 8016a64:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8016a68:	2b09      	cmp	r3, #9
 8016a6a:	d90a      	bls.n	8016a82 <prv_format+0x8d6>
 8016a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016a6e:	7f5b      	ldrb	r3, [r3, #29]
 8016a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016a74:	b2db      	uxtb	r3, r3
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d001      	beq.n	8016a7e <prv_format+0x8d2>
 8016a7a:	2237      	movs	r2, #55	@ 0x37
 8016a7c:	e002      	b.n	8016a84 <prv_format+0x8d8>
 8016a7e:	2257      	movs	r2, #87	@ 0x57
 8016a80:	e000      	b.n	8016a84 <prv_format+0x8d8>
 8016a82:	2230      	movs	r2, #48	@ 0x30
 8016a84:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8016a88:	4413      	add	r3, r2
 8016a8a:	b2db      	uxtb	r3, r3
 8016a8c:	4619      	mov	r1, r3
 8016a8e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016a90:	47a0      	blx	r4

                    if (is_space && i < (len - 1)) {
 8016a92:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	d009      	beq.n	8016aae <prv_format+0x902>
 8016a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016a9c:	1e5a      	subs	r2, r3, #1
 8016a9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016aa0:	4293      	cmp	r3, r2
 8016aa2:	da04      	bge.n	8016aae <prv_format+0x902>
                        lwi->out_fn(lwi, ' '); /* Generate space between numbers */
 8016aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016aa6:	695b      	ldr	r3, [r3, #20]
 8016aa8:	2120      	movs	r1, #32
 8016aaa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016aac:	4798      	blx	r3
                for (int i = 0; i < len; ++i, ++ptr) {
 8016aae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016ab0:	3301      	adds	r3, #1
 8016ab2:	653b      	str	r3, [r7, #80]	@ 0x50
 8016ab4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016ab6:	3301      	adds	r3, #1
 8016ab8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016aba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016abe:	429a      	cmp	r2, r3
 8016ac0:	dbaa      	blt.n	8016a18 <prv_format+0x86c>
                    }
                }
                prv_out_str_after(lwi, full_width);
 8016ac2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016ac4:	4619      	mov	r1, r3
 8016ac6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016ac8:	f7fe fd97 	bl	80155fa <prv_out_str_after>
                break;
 8016acc:	e00a      	b.n	8016ae4 <prv_format+0x938>
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_BYTE_ARRAY */
            default: lwi->out_fn(lwi, *fmt);
 8016ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ad0:	695a      	ldr	r2, [r3, #20]
 8016ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ad4:	781b      	ldrb	r3, [r3, #0]
 8016ad6:	4619      	mov	r1, r3
 8016ad8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016ada:	4790      	blx	r2
 8016adc:	e002      	b.n	8016ae4 <prv_format+0x938>
                break;
 8016ade:	bf00      	nop
 8016ae0:	e000      	b.n	8016ae4 <prv_format+0x938>
                break;
 8016ae2:	bf00      	nop
        }
        ++fmt;
 8016ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ae6:	3301      	adds	r3, #1
 8016ae8:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (fmt != NULL && *fmt != '\0') {
 8016aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d006      	beq.n	8016afe <prv_format+0x952>
 8016af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016af2:	781b      	ldrb	r3, [r3, #0]
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	f47f ab67 	bne.w	80161c8 <prv_format+0x1c>
 8016afa:	e000      	b.n	8016afe <prv_format+0x952>
            break;
 8016afc:	bf00      	nop
    }
    lwi->out_fn(lwi, '\0'); /* Output last zero number */
 8016afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016b00:	695b      	ldr	r3, [r3, #20]
 8016b02:	2100      	movs	r1, #0
 8016b04:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016b06:	4798      	blx	r3
#if LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT
    if (IS_PRINT_MODE(lwi)) { /* Mutex only for print operation */
        lwprintf_sys_mutex_release(&lwi->lwobj->mutex);
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */
    return 1;
 8016b08:	2301      	movs	r3, #1
}
 8016b0a:	4618      	mov	r0, r3
 8016b0c:	3774      	adds	r7, #116	@ 0x74
 8016b0e:	46bd      	mov	sp, r7
 8016b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016b14 <lwprintf_vsnprintf_ex>:
 *                      `va_list` is a special type defined in `<cstdarg>`.
 * \return          The number of characters that would have been written if `n` had been sufficiently large,
 *                      not counting the terminating null character.
 */
int
lwprintf_vsnprintf_ex(lwprintf_t* const lwobj, char* s_out, size_t n_maxlen, const char* format, va_list arg) {
 8016b14:	b580      	push	{r7, lr}
 8016b16:	b090      	sub	sp, #64	@ 0x40
 8016b18:	af00      	add	r7, sp, #0
 8016b1a:	60f8      	str	r0, [r7, #12]
 8016b1c:	60b9      	str	r1, [r7, #8]
 8016b1e:	607a      	str	r2, [r7, #4]
 8016b20:	603b      	str	r3, [r7, #0]
    lwprintf_int_t fobj = {
 8016b22:	f107 0314 	add.w	r3, r7, #20
 8016b26:	222c      	movs	r2, #44	@ 0x2c
 8016b28:	2100      	movs	r1, #0
 8016b2a:	4618      	mov	r0, r3
 8016b2c:	f001 ff9c 	bl	8018a68 <memset>
        .lwobj = LWPRINTF_GET_LWOBJ(lwobj),
 8016b30:	68fb      	ldr	r3, [r7, #12]
 8016b32:	2b00      	cmp	r3, #0
 8016b34:	d001      	beq.n	8016b3a <lwprintf_vsnprintf_ex+0x26>
 8016b36:	68fb      	ldr	r3, [r7, #12]
 8016b38:	e000      	b.n	8016b3c <lwprintf_vsnprintf_ex+0x28>
 8016b3a:	4b11      	ldr	r3, [pc, #68]	@ (8016b80 <lwprintf_vsnprintf_ex+0x6c>)
    lwprintf_int_t fobj = {
 8016b3c:	617b      	str	r3, [r7, #20]
 8016b3e:	683b      	ldr	r3, [r7, #0]
 8016b40:	61bb      	str	r3, [r7, #24]
 8016b42:	68bb      	ldr	r3, [r7, #8]
 8016b44:	61fb      	str	r3, [r7, #28]
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	623b      	str	r3, [r7, #32]
 8016b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8016b84 <lwprintf_vsnprintf_ex+0x70>)
 8016b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
        .out_fn = prv_out_fn_write_buff,
        .fmt = format,
        .buff = s_out,
        .buff_size = n_maxlen,
    };
    if (s_out != NULL && n_maxlen > 0) {
 8016b4e:	68bb      	ldr	r3, [r7, #8]
 8016b50:	2b00      	cmp	r3, #0
 8016b52:	d005      	beq.n	8016b60 <lwprintf_vsnprintf_ex+0x4c>
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d002      	beq.n	8016b60 <lwprintf_vsnprintf_ex+0x4c>
        *s_out = '\0';
 8016b5a:	68bb      	ldr	r3, [r7, #8]
 8016b5c:	2200      	movs	r2, #0
 8016b5e:	701a      	strb	r2, [r3, #0]
    }
    if (prv_format(&fobj, arg)) {
 8016b60:	f107 0314 	add.w	r3, r7, #20
 8016b64:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8016b66:	4618      	mov	r0, r3
 8016b68:	f7ff fb20 	bl	80161ac <prv_format>
 8016b6c:	4603      	mov	r3, r0
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d001      	beq.n	8016b76 <lwprintf_vsnprintf_ex+0x62>
        return (int)fobj.n_len;
 8016b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b74:	e000      	b.n	8016b78 <lwprintf_vsnprintf_ex+0x64>
    }
    return 0;
 8016b76:	2300      	movs	r3, #0
}
 8016b78:	4618      	mov	r0, r3
 8016b7a:	3740      	adds	r7, #64	@ 0x40
 8016b7c:	46bd      	mov	sp, r7
 8016b7e:	bd80      	pop	{r7, pc}
 8016b80:	20016ea0 	.word	0x20016ea0
 8016b84:	080152e1 	.word	0x080152e1

08016b88 <lwprintf_snprintf_ex>:
 * \param[in]       ...: Optional arguments for format string
 * \return          The number of characters that would have been written if `n` had been sufficiently large,
 *                      not counting the terminating null character.
 */
int
lwprintf_snprintf_ex(lwprintf_t* const lwobj, char* s_out, size_t n_maxlen, const char* format, ...) {
 8016b88:	b408      	push	{r3}
 8016b8a:	b580      	push	{r7, lr}
 8016b8c:	b089      	sub	sp, #36	@ 0x24
 8016b8e:	af02      	add	r7, sp, #8
 8016b90:	60f8      	str	r0, [r7, #12]
 8016b92:	60b9      	str	r1, [r7, #8]
 8016b94:	607a      	str	r2, [r7, #4]
    va_list valist;
    int len;

    va_start(valist, format);
 8016b96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8016b9a:	613b      	str	r3, [r7, #16]
    len = lwprintf_vsnprintf_ex(lwobj, s_out, n_maxlen, format, valist);
 8016b9c:	693b      	ldr	r3, [r7, #16]
 8016b9e:	9300      	str	r3, [sp, #0]
 8016ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ba2:	687a      	ldr	r2, [r7, #4]
 8016ba4:	68b9      	ldr	r1, [r7, #8]
 8016ba6:	68f8      	ldr	r0, [r7, #12]
 8016ba8:	f7ff ffb4 	bl	8016b14 <lwprintf_vsnprintf_ex>
 8016bac:	6178      	str	r0, [r7, #20]
    va_end(valist);

    return len;
 8016bae:	697b      	ldr	r3, [r7, #20]
}
 8016bb0:	4618      	mov	r0, r3
 8016bb2:	371c      	adds	r7, #28
 8016bb4:	46bd      	mov	sp, r7
 8016bb6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8016bba:	b001      	add	sp, #4
 8016bbc:	4770      	bx	lr

08016bbe <lwrb_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                      Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwrb_init(lwrb_t* buff, void* buffdata, lwrb_sz_t size) {
 8016bbe:	b480      	push	{r7}
 8016bc0:	b089      	sub	sp, #36	@ 0x24
 8016bc2:	af00      	add	r7, sp, #0
 8016bc4:	60f8      	str	r0, [r7, #12]
 8016bc6:	60b9      	str	r1, [r7, #8]
 8016bc8:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 8016bca:	68fb      	ldr	r3, [r7, #12]
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d005      	beq.n	8016bdc <lwrb_init+0x1e>
 8016bd0:	68bb      	ldr	r3, [r7, #8]
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	d002      	beq.n	8016bdc <lwrb_init+0x1e>
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d101      	bne.n	8016be0 <lwrb_init+0x22>
        return 0;
 8016bdc:	2300      	movs	r3, #0
 8016bde:	e019      	b.n	8016c14 <lwrb_init+0x56>
    }

    buff->evt_fn = NULL;
 8016be0:	68fb      	ldr	r3, [r7, #12]
 8016be2:	2200      	movs	r2, #0
 8016be4:	611a      	str	r2, [r3, #16]
    buff->size = size;
 8016be6:	68fb      	ldr	r3, [r7, #12]
 8016be8:	687a      	ldr	r2, [r7, #4]
 8016bea:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 8016bec:	68fb      	ldr	r3, [r7, #12]
 8016bee:	68ba      	ldr	r2, [r7, #8]
 8016bf0:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->w_ptr, 0);
 8016bf2:	68fb      	ldr	r3, [r7, #12]
 8016bf4:	330c      	adds	r3, #12
 8016bf6:	61fb      	str	r3, [r7, #28]
 8016bf8:	2300      	movs	r3, #0
 8016bfa:	617b      	str	r3, [r7, #20]
 8016bfc:	697a      	ldr	r2, [r7, #20]
 8016bfe:	69fb      	ldr	r3, [r7, #28]
 8016c00:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->r_ptr, 0);
 8016c02:	68fb      	ldr	r3, [r7, #12]
 8016c04:	3308      	adds	r3, #8
 8016c06:	61bb      	str	r3, [r7, #24]
 8016c08:	2300      	movs	r3, #0
 8016c0a:	613b      	str	r3, [r7, #16]
 8016c0c:	693a      	ldr	r2, [r7, #16]
 8016c0e:	69bb      	ldr	r3, [r7, #24]
 8016c10:	601a      	str	r2, [r3, #0]
    return 1;
 8016c12:	2301      	movs	r3, #1
}
 8016c14:	4618      	mov	r0, r3
 8016c16:	3724      	adds	r7, #36	@ 0x24
 8016c18:	46bd      	mov	sp, r7
 8016c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c1e:	4770      	bx	lr

08016c20 <lwrb_write>:
 * \return          Number of bytes written to buffer.
 *                      When returned value is less than `btw`, there was no enough memory available
 *                      to copy full data array.
 */
lwrb_sz_t
lwrb_write(lwrb_t* buff, const void* data, lwrb_sz_t btw) {
 8016c20:	b580      	push	{r7, lr}
 8016c22:	b088      	sub	sp, #32
 8016c24:	af02      	add	r7, sp, #8
 8016c26:	60f8      	str	r0, [r7, #12]
 8016c28:	60b9      	str	r1, [r7, #8]
 8016c2a:	607a      	str	r2, [r7, #4]
    lwrb_sz_t written = 0;
 8016c2c:	2300      	movs	r3, #0
 8016c2e:	617b      	str	r3, [r7, #20]

    if (lwrb_write_ex(buff, data, btw, &written, 0)) {
 8016c30:	f107 0314 	add.w	r3, r7, #20
 8016c34:	2200      	movs	r2, #0
 8016c36:	9200      	str	r2, [sp, #0]
 8016c38:	687a      	ldr	r2, [r7, #4]
 8016c3a:	68b9      	ldr	r1, [r7, #8]
 8016c3c:	68f8      	ldr	r0, [r7, #12]
 8016c3e:	f000 f80a 	bl	8016c56 <lwrb_write_ex>
 8016c42:	4603      	mov	r3, r0
 8016c44:	2b00      	cmp	r3, #0
 8016c46:	d001      	beq.n	8016c4c <lwrb_write+0x2c>
        return written;
 8016c48:	697b      	ldr	r3, [r7, #20]
 8016c4a:	e000      	b.n	8016c4e <lwrb_write+0x2e>
    }
    return 0;
 8016c4c:	2300      	movs	r3, #0
}
 8016c4e:	4618      	mov	r0, r3
 8016c50:	3718      	adds	r7, #24
 8016c52:	46bd      	mov	sp, r7
 8016c54:	bd80      	pop	{r7, pc}

08016c56 <lwrb_write_ex>:
 *                      \ref LWRB_FLAG_WRITE_ALL: Request to write all data (up to btw).
 *                          Will early return if no memory available
 * \return          `1` if write operation OK, `0` otherwise
 */
uint8_t
lwrb_write_ex(lwrb_t* buff, const void* data, lwrb_sz_t btw, lwrb_sz_t* bwritten, uint16_t flags) {
 8016c56:	b580      	push	{r7, lr}
 8016c58:	b08c      	sub	sp, #48	@ 0x30
 8016c5a:	af00      	add	r7, sp, #0
 8016c5c:	60f8      	str	r0, [r7, #12]
 8016c5e:	60b9      	str	r1, [r7, #8]
 8016c60:	607a      	str	r2, [r7, #4]
 8016c62:	603b      	str	r3, [r7, #0]
    lwrb_sz_t tocopy = 0, free = 0, w_ptr = 0;
 8016c64:	2300      	movs	r3, #0
 8016c66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016c68:	2300      	movs	r3, #0
 8016c6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8016c6c:	2300      	movs	r3, #0
 8016c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint8_t* d_ptr = data;
 8016c70:	68bb      	ldr	r3, [r7, #8]
 8016c72:	623b      	str	r3, [r7, #32]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 8016c74:	68fb      	ldr	r3, [r7, #12]
 8016c76:	2b00      	cmp	r3, #0
 8016c78:	d00d      	beq.n	8016c96 <lwrb_write_ex+0x40>
 8016c7a:	68fb      	ldr	r3, [r7, #12]
 8016c7c:	681b      	ldr	r3, [r3, #0]
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d009      	beq.n	8016c96 <lwrb_write_ex+0x40>
 8016c82:	68fb      	ldr	r3, [r7, #12]
 8016c84:	685b      	ldr	r3, [r3, #4]
 8016c86:	2b00      	cmp	r3, #0
 8016c88:	d005      	beq.n	8016c96 <lwrb_write_ex+0x40>
 8016c8a:	68bb      	ldr	r3, [r7, #8]
 8016c8c:	2b00      	cmp	r3, #0
 8016c8e:	d002      	beq.n	8016c96 <lwrb_write_ex+0x40>
 8016c90:	687b      	ldr	r3, [r7, #4]
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d101      	bne.n	8016c9a <lwrb_write_ex+0x44>
        return 0;
 8016c96:	2300      	movs	r3, #0
 8016c98:	e071      	b.n	8016d7e <lwrb_write_ex+0x128>
    }

    /* Calculate maximum number of bytes available to write */
    free = lwrb_get_free(buff);
 8016c9a:	68f8      	ldr	r0, [r7, #12]
 8016c9c:	f000 f926 	bl	8016eec <lwrb_get_free>
 8016ca0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* If no memory, or if user wants to write ALL data but no enough space, exit early */
    if (free == 0 || (free < btw && (flags & LWRB_FLAG_WRITE_ALL))) {
 8016ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	d008      	beq.n	8016cba <lwrb_write_ex+0x64>
 8016ca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	429a      	cmp	r2, r3
 8016cae:	d206      	bcs.n	8016cbe <lwrb_write_ex+0x68>
 8016cb0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8016cb2:	f003 0301 	and.w	r3, r3, #1
 8016cb6:	2b00      	cmp	r3, #0
 8016cb8:	d001      	beq.n	8016cbe <lwrb_write_ex+0x68>
        return 0;
 8016cba:	2300      	movs	r3, #0
 8016cbc:	e05f      	b.n	8016d7e <lwrb_write_ex+0x128>
    }
    btw = BUF_MIN(free, btw);
 8016cbe:	687a      	ldr	r2, [r7, #4]
 8016cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016cc2:	4293      	cmp	r3, r2
 8016cc4:	bf28      	it	cs
 8016cc6:	4613      	movcs	r3, r2
 8016cc8:	607b      	str	r3, [r7, #4]
    w_ptr = LWRB_LOAD(buff->w_ptr, memory_order_acquire);
 8016cca:	68fb      	ldr	r3, [r7, #12]
 8016ccc:	330c      	adds	r3, #12
 8016cce:	61fb      	str	r3, [r7, #28]
 8016cd0:	69fb      	ldr	r3, [r7, #28]
 8016cd2:	681b      	ldr	r3, [r3, #0]
 8016cd4:	f3bf 8f5b 	dmb	ish
 8016cd8:	617b      	str	r3, [r7, #20]
 8016cda:	697b      	ldr	r3, [r7, #20]
 8016cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - w_ptr, btw);
 8016cde:	68fb      	ldr	r3, [r7, #12]
 8016ce0:	685a      	ldr	r2, [r3, #4]
 8016ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016ce4:	1ad3      	subs	r3, r2, r3
 8016ce6:	687a      	ldr	r2, [r7, #4]
 8016ce8:	4293      	cmp	r3, r2
 8016cea:	bf28      	it	cs
 8016cec:	4613      	movcs	r3, r2
 8016cee:	62bb      	str	r3, [r7, #40]	@ 0x28
    BUF_MEMCPY(&buff->buff[w_ptr], d_ptr, tocopy);
 8016cf0:	68fb      	ldr	r3, [r7, #12]
 8016cf2:	681a      	ldr	r2, [r3, #0]
 8016cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016cf6:	4413      	add	r3, r2
 8016cf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016cfa:	6a39      	ldr	r1, [r7, #32]
 8016cfc:	4618      	mov	r0, r3
 8016cfe:	f001 fee7 	bl	8018ad0 <memcpy>
    d_ptr += tocopy;
 8016d02:	6a3a      	ldr	r2, [r7, #32]
 8016d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d06:	4413      	add	r3, r2
 8016d08:	623b      	str	r3, [r7, #32]
    w_ptr += tocopy;
 8016d0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d0e:	4413      	add	r3, r2
 8016d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    btw -= tocopy;
 8016d12:	687a      	ldr	r2, [r7, #4]
 8016d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d16:	1ad3      	subs	r3, r2, r3
 8016d18:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	d008      	beq.n	8016d32 <lwrb_write_ex+0xdc>
        BUF_MEMCPY(buff->buff, d_ptr, btw);
 8016d20:	68fb      	ldr	r3, [r7, #12]
 8016d22:	681b      	ldr	r3, [r3, #0]
 8016d24:	687a      	ldr	r2, [r7, #4]
 8016d26:	6a39      	ldr	r1, [r7, #32]
 8016d28:	4618      	mov	r0, r3
 8016d2a:	f001 fed1 	bl	8018ad0 <memcpy>
        w_ptr = btw;
 8016d2e:	687b      	ldr	r3, [r7, #4]
 8016d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Step 3: Check end of buffer */
    if (w_ptr >= buff->size) {
 8016d32:	68fb      	ldr	r3, [r7, #12]
 8016d34:	685b      	ldr	r3, [r3, #4]
 8016d36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016d38:	429a      	cmp	r2, r3
 8016d3a:	d301      	bcc.n	8016d40 <lwrb_write_ex+0xea>
        w_ptr = 0;
 8016d3c:	2300      	movs	r3, #0
 8016d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no read operation can access intermediate data
     */
    LWRB_STORE(buff->w_ptr, w_ptr, memory_order_release);
 8016d40:	68fb      	ldr	r3, [r7, #12]
 8016d42:	330c      	adds	r3, #12
 8016d44:	61bb      	str	r3, [r7, #24]
 8016d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d48:	613b      	str	r3, [r7, #16]
 8016d4a:	693a      	ldr	r2, [r7, #16]
 8016d4c:	69bb      	ldr	r3, [r7, #24]
 8016d4e:	f3bf 8f5b 	dmb	ish
 8016d52:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_WRITE, tocopy + btw);
 8016d54:	68fb      	ldr	r3, [r7, #12]
 8016d56:	691b      	ldr	r3, [r3, #16]
 8016d58:	2b00      	cmp	r3, #0
 8016d5a:	d007      	beq.n	8016d6c <lwrb_write_ex+0x116>
 8016d5c:	68fb      	ldr	r3, [r7, #12]
 8016d5e:	691b      	ldr	r3, [r3, #16]
 8016d60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016d62:	687a      	ldr	r2, [r7, #4]
 8016d64:	440a      	add	r2, r1
 8016d66:	2101      	movs	r1, #1
 8016d68:	68f8      	ldr	r0, [r7, #12]
 8016d6a:	4798      	blx	r3
    if (bwritten != NULL) {
 8016d6c:	683b      	ldr	r3, [r7, #0]
 8016d6e:	2b00      	cmp	r3, #0
 8016d70:	d004      	beq.n	8016d7c <lwrb_write_ex+0x126>
        *bwritten = tocopy + btw;
 8016d72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	441a      	add	r2, r3
 8016d78:	683b      	ldr	r3, [r7, #0]
 8016d7a:	601a      	str	r2, [r3, #0]
    }
    return 1;
 8016d7c:	2301      	movs	r3, #1
}
 8016d7e:	4618      	mov	r0, r3
 8016d80:	3730      	adds	r7, #48	@ 0x30
 8016d82:	46bd      	mov	sp, r7
 8016d84:	bd80      	pop	{r7, pc}

08016d86 <lwrb_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
lwrb_sz_t
lwrb_read(lwrb_t* buff, void* data, lwrb_sz_t btr) {
 8016d86:	b580      	push	{r7, lr}
 8016d88:	b088      	sub	sp, #32
 8016d8a:	af02      	add	r7, sp, #8
 8016d8c:	60f8      	str	r0, [r7, #12]
 8016d8e:	60b9      	str	r1, [r7, #8]
 8016d90:	607a      	str	r2, [r7, #4]
    lwrb_sz_t read = 0;
 8016d92:	2300      	movs	r3, #0
 8016d94:	617b      	str	r3, [r7, #20]

    if (lwrb_read_ex(buff, data, btr, &read, 0)) {
 8016d96:	f107 0314 	add.w	r3, r7, #20
 8016d9a:	2200      	movs	r2, #0
 8016d9c:	9200      	str	r2, [sp, #0]
 8016d9e:	687a      	ldr	r2, [r7, #4]
 8016da0:	68b9      	ldr	r1, [r7, #8]
 8016da2:	68f8      	ldr	r0, [r7, #12]
 8016da4:	f000 f80a 	bl	8016dbc <lwrb_read_ex>
 8016da8:	4603      	mov	r3, r0
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d001      	beq.n	8016db2 <lwrb_read+0x2c>
        return read;
 8016dae:	697b      	ldr	r3, [r7, #20]
 8016db0:	e000      	b.n	8016db4 <lwrb_read+0x2e>
    }
    return 0;
 8016db2:	2300      	movs	r3, #0
}
 8016db4:	4618      	mov	r0, r3
 8016db6:	3718      	adds	r7, #24
 8016db8:	46bd      	mov	sp, r7
 8016dba:	bd80      	pop	{r7, pc}

08016dbc <lwrb_read_ex>:
 *                      \ref LWRB_FLAG_READ_ALL: Request to read all data (up to btr).
 *                          Will early return if no enough bytes in the buffer
 * \return          `1` if read operation OK, `0` otherwise
 */
uint8_t
lwrb_read_ex(lwrb_t* buff, void* data, lwrb_sz_t btr, lwrb_sz_t* bread, uint16_t flags) {
 8016dbc:	b580      	push	{r7, lr}
 8016dbe:	b08c      	sub	sp, #48	@ 0x30
 8016dc0:	af00      	add	r7, sp, #0
 8016dc2:	60f8      	str	r0, [r7, #12]
 8016dc4:	60b9      	str	r1, [r7, #8]
 8016dc6:	607a      	str	r2, [r7, #4]
 8016dc8:	603b      	str	r3, [r7, #0]
    lwrb_sz_t tocopy = 0, full = 0, r_ptr = 0;
 8016dca:	2300      	movs	r3, #0
 8016dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016dce:	2300      	movs	r3, #0
 8016dd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8016dd2:	2300      	movs	r3, #0
 8016dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t* d_ptr = data;
 8016dd6:	68bb      	ldr	r3, [r7, #8]
 8016dd8:	623b      	str	r3, [r7, #32]

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 8016dda:	68fb      	ldr	r3, [r7, #12]
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	d00d      	beq.n	8016dfc <lwrb_read_ex+0x40>
 8016de0:	68fb      	ldr	r3, [r7, #12]
 8016de2:	681b      	ldr	r3, [r3, #0]
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	d009      	beq.n	8016dfc <lwrb_read_ex+0x40>
 8016de8:	68fb      	ldr	r3, [r7, #12]
 8016dea:	685b      	ldr	r3, [r3, #4]
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d005      	beq.n	8016dfc <lwrb_read_ex+0x40>
 8016df0:	68bb      	ldr	r3, [r7, #8]
 8016df2:	2b00      	cmp	r3, #0
 8016df4:	d002      	beq.n	8016dfc <lwrb_read_ex+0x40>
 8016df6:	687b      	ldr	r3, [r7, #4]
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d101      	bne.n	8016e00 <lwrb_read_ex+0x44>
        return 0;
 8016dfc:	2300      	movs	r3, #0
 8016dfe:	e071      	b.n	8016ee4 <lwrb_read_ex+0x128>
    }

    /* Calculate maximum number of bytes available to read */
    full = lwrb_get_full(buff);
 8016e00:	68f8      	ldr	r0, [r7, #12]
 8016e02:	f000 f8b2 	bl	8016f6a <lwrb_get_full>
 8016e06:	6278      	str	r0, [r7, #36]	@ 0x24
    if (full == 0 || (full < btr && (flags & LWRB_FLAG_READ_ALL))) {
 8016e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d008      	beq.n	8016e20 <lwrb_read_ex+0x64>
 8016e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	429a      	cmp	r2, r3
 8016e14:	d206      	bcs.n	8016e24 <lwrb_read_ex+0x68>
 8016e16:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8016e18:	f003 0301 	and.w	r3, r3, #1
 8016e1c:	2b00      	cmp	r3, #0
 8016e1e:	d001      	beq.n	8016e24 <lwrb_read_ex+0x68>
        return 0;
 8016e20:	2300      	movs	r3, #0
 8016e22:	e05f      	b.n	8016ee4 <lwrb_read_ex+0x128>
    }
    btr = BUF_MIN(full, btr);
 8016e24:	687a      	ldr	r2, [r7, #4]
 8016e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e28:	4293      	cmp	r3, r2
 8016e2a:	bf28      	it	cs
 8016e2c:	4613      	movcs	r3, r2
 8016e2e:	607b      	str	r3, [r7, #4]
    r_ptr = LWRB_LOAD(buff->r_ptr, memory_order_acquire);
 8016e30:	68fb      	ldr	r3, [r7, #12]
 8016e32:	3308      	adds	r3, #8
 8016e34:	61fb      	str	r3, [r7, #28]
 8016e36:	69fb      	ldr	r3, [r7, #28]
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	f3bf 8f5b 	dmb	ish
 8016e3e:	617b      	str	r3, [r7, #20]
 8016e40:	697b      	ldr	r3, [r7, #20]
 8016e42:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - r_ptr, btr);
 8016e44:	68fb      	ldr	r3, [r7, #12]
 8016e46:	685a      	ldr	r2, [r3, #4]
 8016e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e4a:	1ad3      	subs	r3, r2, r3
 8016e4c:	687a      	ldr	r2, [r7, #4]
 8016e4e:	4293      	cmp	r3, r2
 8016e50:	bf28      	it	cs
 8016e52:	4613      	movcs	r3, r2
 8016e54:	62bb      	str	r3, [r7, #40]	@ 0x28
    BUF_MEMCPY(d_ptr, &buff->buff[r_ptr], tocopy);
 8016e56:	68fb      	ldr	r3, [r7, #12]
 8016e58:	681a      	ldr	r2, [r3, #0]
 8016e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e5c:	4413      	add	r3, r2
 8016e5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016e60:	4619      	mov	r1, r3
 8016e62:	6a38      	ldr	r0, [r7, #32]
 8016e64:	f001 fe34 	bl	8018ad0 <memcpy>
    d_ptr += tocopy;
 8016e68:	6a3a      	ldr	r2, [r7, #32]
 8016e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e6c:	4413      	add	r3, r2
 8016e6e:	623b      	str	r3, [r7, #32]
    r_ptr += tocopy;
 8016e70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e74:	4413      	add	r3, r2
 8016e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    btr -= tocopy;
 8016e78:	687a      	ldr	r2, [r7, #4]
 8016e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e7c:	1ad3      	subs	r3, r2, r3
 8016e7e:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	2b00      	cmp	r3, #0
 8016e84:	d008      	beq.n	8016e98 <lwrb_read_ex+0xdc>
        BUF_MEMCPY(d_ptr, buff->buff, btr);
 8016e86:	68fb      	ldr	r3, [r7, #12]
 8016e88:	681b      	ldr	r3, [r3, #0]
 8016e8a:	687a      	ldr	r2, [r7, #4]
 8016e8c:	4619      	mov	r1, r3
 8016e8e:	6a38      	ldr	r0, [r7, #32]
 8016e90:	f001 fe1e 	bl	8018ad0 <memcpy>
        r_ptr = btr;
 8016e94:	687b      	ldr	r3, [r7, #4]
 8016e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Step 3: Check end of buffer */
    if (r_ptr >= buff->size) {
 8016e98:	68fb      	ldr	r3, [r7, #12]
 8016e9a:	685b      	ldr	r3, [r3, #4]
 8016e9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016e9e:	429a      	cmp	r2, r3
 8016ea0:	d301      	bcc.n	8016ea6 <lwrb_read_ex+0xea>
        r_ptr = 0;
 8016ea2:	2300      	movs	r3, #0
 8016ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no write operation can access intermediate data
     */
    LWRB_STORE(buff->r_ptr, r_ptr, memory_order_release);
 8016ea6:	68fb      	ldr	r3, [r7, #12]
 8016ea8:	3308      	adds	r3, #8
 8016eaa:	61bb      	str	r3, [r7, #24]
 8016eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016eae:	613b      	str	r3, [r7, #16]
 8016eb0:	693a      	ldr	r2, [r7, #16]
 8016eb2:	69bb      	ldr	r3, [r7, #24]
 8016eb4:	f3bf 8f5b 	dmb	ish
 8016eb8:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_READ, tocopy + btr);
 8016eba:	68fb      	ldr	r3, [r7, #12]
 8016ebc:	691b      	ldr	r3, [r3, #16]
 8016ebe:	2b00      	cmp	r3, #0
 8016ec0:	d007      	beq.n	8016ed2 <lwrb_read_ex+0x116>
 8016ec2:	68fb      	ldr	r3, [r7, #12]
 8016ec4:	691b      	ldr	r3, [r3, #16]
 8016ec6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016ec8:	687a      	ldr	r2, [r7, #4]
 8016eca:	440a      	add	r2, r1
 8016ecc:	2100      	movs	r1, #0
 8016ece:	68f8      	ldr	r0, [r7, #12]
 8016ed0:	4798      	blx	r3
    if (bread != NULL) {
 8016ed2:	683b      	ldr	r3, [r7, #0]
 8016ed4:	2b00      	cmp	r3, #0
 8016ed6:	d004      	beq.n	8016ee2 <lwrb_read_ex+0x126>
        *bread = tocopy + btr;
 8016ed8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	441a      	add	r2, r3
 8016ede:	683b      	ldr	r3, [r7, #0]
 8016ee0:	601a      	str	r2, [r3, #0]
    }
    return 1;
 8016ee2:	2301      	movs	r3, #1
}
 8016ee4:	4618      	mov	r0, r3
 8016ee6:	3730      	adds	r7, #48	@ 0x30
 8016ee8:	46bd      	mov	sp, r7
 8016eea:	bd80      	pop	{r7, pc}

08016eec <lwrb_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Ring buffer instance
 * \return          Number of free bytes in memory
 */
lwrb_sz_t
lwrb_get_free(const lwrb_t* buff) {
 8016eec:	b480      	push	{r7}
 8016eee:	b08b      	sub	sp, #44	@ 0x2c
 8016ef0:	af00      	add	r7, sp, #0
 8016ef2:	6078      	str	r0, [r7, #4]
    lwrb_sz_t size = 0, w_ptr = 0, r_ptr = 0;
 8016ef4:	2300      	movs	r3, #0
 8016ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8016ef8:	2300      	movs	r3, #0
 8016efa:	623b      	str	r3, [r7, #32]
 8016efc:	2300      	movs	r3, #0
 8016efe:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff)) {
 8016f00:	687b      	ldr	r3, [r7, #4]
 8016f02:	2b00      	cmp	r3, #0
 8016f04:	d007      	beq.n	8016f16 <lwrb_get_free+0x2a>
 8016f06:	687b      	ldr	r3, [r7, #4]
 8016f08:	681b      	ldr	r3, [r3, #0]
 8016f0a:	2b00      	cmp	r3, #0
 8016f0c:	d003      	beq.n	8016f16 <lwrb_get_free+0x2a>
 8016f0e:	687b      	ldr	r3, [r7, #4]
 8016f10:	685b      	ldr	r3, [r3, #4]
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d101      	bne.n	8016f1a <lwrb_get_free+0x2e>
        return 0;
 8016f16:	2300      	movs	r3, #0
 8016f18:	e021      	b.n	8016f5e <lwrb_get_free+0x72>
     * - buff->w pointer will not change by another process/interrupt because we are in write mode just now
     * - buff->r pointer may change by another process. If it gets changed after buff->r has been loaded to local variable,
     *    buffer will see "free size" less than it actually is. This is not a problem, application can
     *    always try again to write more data to remaining free memory that was read just during copy operation
     */
    w_ptr = LWRB_LOAD(buff->w_ptr, memory_order_relaxed);
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	330c      	adds	r3, #12
 8016f1e:	61bb      	str	r3, [r7, #24]
 8016f20:	69bb      	ldr	r3, [r7, #24]
 8016f22:	681b      	ldr	r3, [r3, #0]
 8016f24:	613b      	str	r3, [r7, #16]
 8016f26:	693b      	ldr	r3, [r7, #16]
 8016f28:	623b      	str	r3, [r7, #32]
    r_ptr = LWRB_LOAD(buff->r_ptr, memory_order_relaxed);
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	3308      	adds	r3, #8
 8016f2e:	617b      	str	r3, [r7, #20]
 8016f30:	697b      	ldr	r3, [r7, #20]
 8016f32:	681b      	ldr	r3, [r3, #0]
 8016f34:	60fb      	str	r3, [r7, #12]
 8016f36:	68fb      	ldr	r3, [r7, #12]
 8016f38:	61fb      	str	r3, [r7, #28]

    if (w_ptr >= r_ptr) {
 8016f3a:	6a3a      	ldr	r2, [r7, #32]
 8016f3c:	69fb      	ldr	r3, [r7, #28]
 8016f3e:	429a      	cmp	r2, r3
 8016f40:	d307      	bcc.n	8016f52 <lwrb_get_free+0x66>
        size = buff->size - (w_ptr - r_ptr);
 8016f42:	687b      	ldr	r3, [r7, #4]
 8016f44:	685a      	ldr	r2, [r3, #4]
 8016f46:	69f9      	ldr	r1, [r7, #28]
 8016f48:	6a3b      	ldr	r3, [r7, #32]
 8016f4a:	1acb      	subs	r3, r1, r3
 8016f4c:	4413      	add	r3, r2
 8016f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8016f50:	e003      	b.n	8016f5a <lwrb_get_free+0x6e>
    } else {
        size = r_ptr - w_ptr;
 8016f52:	69fa      	ldr	r2, [r7, #28]
 8016f54:	6a3b      	ldr	r3, [r7, #32]
 8016f56:	1ad3      	subs	r3, r2, r3
 8016f58:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 8016f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f5c:	3b01      	subs	r3, #1
}
 8016f5e:	4618      	mov	r0, r3
 8016f60:	372c      	adds	r7, #44	@ 0x2c
 8016f62:	46bd      	mov	sp, r7
 8016f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f68:	4770      	bx	lr

08016f6a <lwrb_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Ring buffer instance
 * \return          Number of bytes ready to be read
 */
lwrb_sz_t
lwrb_get_full(const lwrb_t* buff) {
 8016f6a:	b480      	push	{r7}
 8016f6c:	b08b      	sub	sp, #44	@ 0x2c
 8016f6e:	af00      	add	r7, sp, #0
 8016f70:	6078      	str	r0, [r7, #4]
    lwrb_sz_t size = 0, w_ptr = 0, r_ptr = 0;
 8016f72:	2300      	movs	r3, #0
 8016f74:	627b      	str	r3, [r7, #36]	@ 0x24
 8016f76:	2300      	movs	r3, #0
 8016f78:	623b      	str	r3, [r7, #32]
 8016f7a:	2300      	movs	r3, #0
 8016f7c:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff)) {
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	d007      	beq.n	8016f94 <lwrb_get_full+0x2a>
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	681b      	ldr	r3, [r3, #0]
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	d003      	beq.n	8016f94 <lwrb_get_full+0x2a>
 8016f8c:	687b      	ldr	r3, [r7, #4]
 8016f8e:	685b      	ldr	r3, [r3, #4]
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	d101      	bne.n	8016f98 <lwrb_get_full+0x2e>
        return 0;
 8016f94:	2300      	movs	r3, #0
 8016f96:	e020      	b.n	8016fda <lwrb_get_full+0x70>
     * - buff->r pointer will not change by another process/interrupt because we are in read mode just now
     * - buff->w pointer may change by another process. If it gets changed after buff->w has been loaded to local variable,
     *    buffer will see "full size" less than it really is. This is not a problem, application can
     *    always try again to read more data from remaining full memory that was written just during copy operation
     */
    w_ptr = LWRB_LOAD(buff->w_ptr, memory_order_relaxed);
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	330c      	adds	r3, #12
 8016f9c:	61bb      	str	r3, [r7, #24]
 8016f9e:	69bb      	ldr	r3, [r7, #24]
 8016fa0:	681b      	ldr	r3, [r3, #0]
 8016fa2:	613b      	str	r3, [r7, #16]
 8016fa4:	693b      	ldr	r3, [r7, #16]
 8016fa6:	623b      	str	r3, [r7, #32]
    r_ptr = LWRB_LOAD(buff->r_ptr, memory_order_relaxed);
 8016fa8:	687b      	ldr	r3, [r7, #4]
 8016faa:	3308      	adds	r3, #8
 8016fac:	617b      	str	r3, [r7, #20]
 8016fae:	697b      	ldr	r3, [r7, #20]
 8016fb0:	681b      	ldr	r3, [r3, #0]
 8016fb2:	60fb      	str	r3, [r7, #12]
 8016fb4:	68fb      	ldr	r3, [r7, #12]
 8016fb6:	61fb      	str	r3, [r7, #28]

    if (w_ptr >= r_ptr) {
 8016fb8:	6a3a      	ldr	r2, [r7, #32]
 8016fba:	69fb      	ldr	r3, [r7, #28]
 8016fbc:	429a      	cmp	r2, r3
 8016fbe:	d304      	bcc.n	8016fca <lwrb_get_full+0x60>
        size = w_ptr - r_ptr;
 8016fc0:	6a3a      	ldr	r2, [r7, #32]
 8016fc2:	69fb      	ldr	r3, [r7, #28]
 8016fc4:	1ad3      	subs	r3, r2, r3
 8016fc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8016fc8:	e006      	b.n	8016fd8 <lwrb_get_full+0x6e>
    } else {
        size = buff->size - (r_ptr - w_ptr);
 8016fca:	687b      	ldr	r3, [r7, #4]
 8016fcc:	685a      	ldr	r2, [r3, #4]
 8016fce:	6a39      	ldr	r1, [r7, #32]
 8016fd0:	69fb      	ldr	r3, [r7, #28]
 8016fd2:	1acb      	subs	r3, r1, r3
 8016fd4:	4413      	add	r3, r2
 8016fd6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    return size;
 8016fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8016fda:	4618      	mov	r0, r3
 8016fdc:	372c      	adds	r7, #44	@ 0x2c
 8016fde:	46bd      	mov	sp, r7
 8016fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fe4:	4770      	bx	lr

08016fe6 <get_1>:
#else
#define NMBS_DEBUG_PRINT(...) (void) (0)
#endif


static uint8_t get_1(nmbs_t* nmbs) {
 8016fe6:	b480      	push	{r7}
 8016fe8:	b085      	sub	sp, #20
 8016fea:	af00      	add	r7, sp, #0
 8016fec:	6078      	str	r0, [r7, #4]
    uint8_t result = nmbs->msg.buf[nmbs->msg.buf_idx];
 8016fee:	687b      	ldr	r3, [r7, #4]
 8016ff0:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8016ff4:	461a      	mov	r2, r3
 8016ff6:	687b      	ldr	r3, [r7, #4]
 8016ff8:	5c9b      	ldrb	r3, [r3, r2]
 8016ffa:	73fb      	strb	r3, [r7, #15]
    nmbs->msg.buf_idx++;
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017002:	3301      	adds	r3, #1
 8017004:	b29a      	uxth	r2, r3
 8017006:	687b      	ldr	r3, [r7, #4]
 8017008:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return result;
 801700c:	7bfb      	ldrb	r3, [r7, #15]
}
 801700e:	4618      	mov	r0, r3
 8017010:	3714      	adds	r7, #20
 8017012:	46bd      	mov	sp, r7
 8017014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017018:	4770      	bx	lr

0801701a <put_1>:


static void put_1(nmbs_t* nmbs, uint8_t data) {
 801701a:	b480      	push	{r7}
 801701c:	b083      	sub	sp, #12
 801701e:	af00      	add	r7, sp, #0
 8017020:	6078      	str	r0, [r7, #4]
 8017022:	460b      	mov	r3, r1
 8017024:	70fb      	strb	r3, [r7, #3]
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 8017026:	687b      	ldr	r3, [r7, #4]
 8017028:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801702c:	4619      	mov	r1, r3
 801702e:	687b      	ldr	r3, [r7, #4]
 8017030:	78fa      	ldrb	r2, [r7, #3]
 8017032:	545a      	strb	r2, [r3, r1]
    nmbs->msg.buf_idx++;
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801703a:	3301      	adds	r3, #1
 801703c:	b29a      	uxth	r2, r3
 801703e:	687b      	ldr	r3, [r7, #4]
 8017040:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8017044:	bf00      	nop
 8017046:	370c      	adds	r7, #12
 8017048:	46bd      	mov	sp, r7
 801704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801704e:	4770      	bx	lr

08017050 <discard_1>:


static void discard_1(nmbs_t* nmbs) {
 8017050:	b480      	push	{r7}
 8017052:	b083      	sub	sp, #12
 8017054:	af00      	add	r7, sp, #0
 8017056:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx++;
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801705e:	3301      	adds	r3, #1
 8017060:	b29a      	uxth	r2, r3
 8017062:	687b      	ldr	r3, [r7, #4]
 8017064:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8017068:	bf00      	nop
 801706a:	370c      	adds	r7, #12
 801706c:	46bd      	mov	sp, r7
 801706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017072:	4770      	bx	lr

08017074 <get_2>:
}
#endif
#endif


static uint16_t get_2(nmbs_t* nmbs) {
 8017074:	b480      	push	{r7}
 8017076:	b085      	sub	sp, #20
 8017078:	af00      	add	r7, sp, #0
 801707a:	6078      	str	r0, [r7, #4]
    const uint16_t result =
            ((uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx]) << 8 | (uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx + 1];
 801707c:	687b      	ldr	r3, [r7, #4]
 801707e:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017082:	461a      	mov	r2, r3
 8017084:	687b      	ldr	r3, [r7, #4]
 8017086:	5c9b      	ldrb	r3, [r3, r2]
 8017088:	b21b      	sxth	r3, r3
 801708a:	021b      	lsls	r3, r3, #8
 801708c:	b21a      	sxth	r2, r3
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017094:	3301      	adds	r3, #1
 8017096:	6879      	ldr	r1, [r7, #4]
 8017098:	5ccb      	ldrb	r3, [r1, r3]
 801709a:	b21b      	sxth	r3, r3
 801709c:	4313      	orrs	r3, r2
 801709e:	b21b      	sxth	r3, r3
    const uint16_t result =
 80170a0:	81fb      	strh	r3, [r7, #14]
    nmbs->msg.buf_idx += 2;
 80170a2:	687b      	ldr	r3, [r7, #4]
 80170a4:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80170a8:	3302      	adds	r3, #2
 80170aa:	b29a      	uxth	r2, r3
 80170ac:	687b      	ldr	r3, [r7, #4]
 80170ae:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return result;
 80170b2:	89fb      	ldrh	r3, [r7, #14]
}
 80170b4:	4618      	mov	r0, r3
 80170b6:	3714      	adds	r7, #20
 80170b8:	46bd      	mov	sp, r7
 80170ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170be:	4770      	bx	lr

080170c0 <put_2>:


static void put_2(nmbs_t* nmbs, uint16_t data) {
 80170c0:	b480      	push	{r7}
 80170c2:	b083      	sub	sp, #12
 80170c4:	af00      	add	r7, sp, #0
 80170c6:	6078      	str	r0, [r7, #4]
 80170c8:	460b      	mov	r3, r1
 80170ca:	807b      	strh	r3, [r7, #2]
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 80170cc:	887b      	ldrh	r3, [r7, #2]
 80170ce:	0a1b      	lsrs	r3, r3, #8
 80170d0:	b299      	uxth	r1, r3
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80170d8:	461a      	mov	r2, r3
 80170da:	b2c9      	uxtb	r1, r1
 80170dc:	687b      	ldr	r3, [r7, #4]
 80170de:	5499      	strb	r1, [r3, r2]
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80170e6:	3301      	adds	r3, #1
 80170e8:	887a      	ldrh	r2, [r7, #2]
 80170ea:	b2d1      	uxtb	r1, r2
 80170ec:	687a      	ldr	r2, [r7, #4]
 80170ee:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.buf_idx += 2;
 80170f0:	687b      	ldr	r3, [r7, #4]
 80170f2:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80170f6:	3302      	adds	r3, #2
 80170f8:	b29a      	uxth	r2, r3
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8017100:	bf00      	nop
 8017102:	370c      	adds	r7, #12
 8017104:	46bd      	mov	sp, r7
 8017106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801710a:	4770      	bx	lr

0801710c <recv>:
        data[n] = (data[n] << 8) | ((data[n] >> 8) & 0xFF);
    }
}


static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 801710c:	b590      	push	{r4, r7, lr}
 801710e:	b085      	sub	sp, #20
 8017110:	af00      	add	r7, sp, #0
 8017112:	6078      	str	r0, [r7, #4]
 8017114:	460b      	mov	r3, r1
 8017116:	807b      	strh	r3, [r7, #2]
    if (nmbs->msg.complete) {
 8017118:	687b      	ldr	r3, [r7, #4]
 801711a:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801711e:	2b00      	cmp	r3, #0
 8017120:	d001      	beq.n	8017126 <recv+0x1a>
        return NMBS_ERROR_NONE;
 8017122:	2300      	movs	r3, #0
 8017124:	e025      	b.n	8017172 <recv+0x66>
    }

    const int32_t ret =
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8017126:	687b      	ldr	r3, [r7, #4]
 8017128:	f8d3 4154 	ldr.w	r4, [r3, #340]	@ 0x154
 801712c:	687b      	ldr	r3, [r7, #4]
 801712e:	687a      	ldr	r2, [r7, #4]
 8017130:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8017134:	1898      	adds	r0, r3, r2
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 801713c:	687b      	ldr	r3, [r7, #4]
 801713e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8017142:	8879      	ldrh	r1, [r7, #2]
 8017144:	47a0      	blx	r4
 8017146:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 8017148:	887b      	ldrh	r3, [r7, #2]
 801714a:	68fa      	ldr	r2, [r7, #12]
 801714c:	429a      	cmp	r2, r3
 801714e:	d101      	bne.n	8017154 <recv+0x48>
        return NMBS_ERROR_NONE;
 8017150:	2300      	movs	r3, #0
 8017152:	e00e      	b.n	8017172 <recv+0x66>

    if (ret < count) {
 8017154:	887b      	ldrh	r3, [r7, #2]
 8017156:	68fa      	ldr	r2, [r7, #12]
 8017158:	429a      	cmp	r2, r3
 801715a:	da08      	bge.n	801716e <recv+0x62>
        if (ret < 0)
 801715c:	68fb      	ldr	r3, [r7, #12]
 801715e:	2b00      	cmp	r3, #0
 8017160:	da02      	bge.n	8017168 <recv+0x5c>
            return NMBS_ERROR_TRANSPORT;
 8017162:	f06f 0303 	mvn.w	r3, #3
 8017166:	e004      	b.n	8017172 <recv+0x66>

        return NMBS_ERROR_TIMEOUT;
 8017168:	f06f 0302 	mvn.w	r3, #2
 801716c:	e001      	b.n	8017172 <recv+0x66>
    }

    return NMBS_ERROR_TRANSPORT;
 801716e:	f06f 0303 	mvn.w	r3, #3
}
 8017172:	4618      	mov	r0, r3
 8017174:	3714      	adds	r7, #20
 8017176:	46bd      	mov	sp, r7
 8017178:	bd90      	pop	{r4, r7, pc}

0801717a <send>:


static nmbs_error send(const nmbs_t* nmbs, uint16_t count) {
 801717a:	b590      	push	{r4, r7, lr}
 801717c:	b085      	sub	sp, #20
 801717e:	af00      	add	r7, sp, #0
 8017180:	6078      	str	r0, [r7, #4]
 8017182:	460b      	mov	r3, r1
 8017184:	807b      	strh	r3, [r7, #2]
    const int32_t ret = nmbs->platform.write(nmbs->msg.buf, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8017186:	687b      	ldr	r3, [r7, #4]
 8017188:	f8d3 4158 	ldr.w	r4, [r3, #344]	@ 0x158
 801718c:	6878      	ldr	r0, [r7, #4]
 801718e:	687b      	ldr	r3, [r7, #4]
 8017190:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 801719a:	8879      	ldrh	r1, [r7, #2]
 801719c:	47a0      	blx	r4
 801719e:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 80171a0:	887b      	ldrh	r3, [r7, #2]
 80171a2:	68fa      	ldr	r2, [r7, #12]
 80171a4:	429a      	cmp	r2, r3
 80171a6:	d101      	bne.n	80171ac <send+0x32>
        return NMBS_ERROR_NONE;
 80171a8:	2300      	movs	r3, #0
 80171aa:	e00e      	b.n	80171ca <send+0x50>

    if (ret < count) {
 80171ac:	887b      	ldrh	r3, [r7, #2]
 80171ae:	68fa      	ldr	r2, [r7, #12]
 80171b0:	429a      	cmp	r2, r3
 80171b2:	da08      	bge.n	80171c6 <send+0x4c>
        if (ret < 0)
 80171b4:	68fb      	ldr	r3, [r7, #12]
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	da02      	bge.n	80171c0 <send+0x46>
            return NMBS_ERROR_TRANSPORT;
 80171ba:	f06f 0303 	mvn.w	r3, #3
 80171be:	e004      	b.n	80171ca <send+0x50>

        return NMBS_ERROR_TIMEOUT;
 80171c0:	f06f 0302 	mvn.w	r3, #2
 80171c4:	e001      	b.n	80171ca <send+0x50>
    }

    return NMBS_ERROR_TRANSPORT;
 80171c6:	f06f 0303 	mvn.w	r3, #3
}
 80171ca:	4618      	mov	r0, r3
 80171cc:	3714      	adds	r7, #20
 80171ce:	46bd      	mov	sp, r7
 80171d0:	bd90      	pop	{r4, r7, pc}

080171d2 <flush>:


static void flush(nmbs_t* nmbs) {
 80171d2:	b590      	push	{r4, r7, lr}
 80171d4:	b083      	sub	sp, #12
 80171d6:	af00      	add	r7, sp, #0
 80171d8:	6078      	str	r0, [r7, #4]
    nmbs->platform.read(nmbs->msg.buf, sizeof(nmbs->msg.buf), 0, nmbs->platform.arg);
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	f8d3 4154 	ldr.w	r4, [r3, #340]	@ 0x154
 80171e0:	6878      	ldr	r0, [r7, #4]
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80171e8:	2200      	movs	r2, #0
 80171ea:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80171ee:	47a0      	blx	r4
}
 80171f0:	bf00      	nop
 80171f2:	370c      	adds	r7, #12
 80171f4:	46bd      	mov	sp, r7
 80171f6:	bd90      	pop	{r4, r7, pc}

080171f8 <msg_buf_reset>:


static void msg_buf_reset(nmbs_t* nmbs) {
 80171f8:	b480      	push	{r7}
 80171fa:	b083      	sub	sp, #12
 80171fc:	af00      	add	r7, sp, #0
 80171fe:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx = 0;
 8017200:	687b      	ldr	r3, [r7, #4]
 8017202:	2200      	movs	r2, #0
 8017204:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8017208:	bf00      	nop
 801720a:	370c      	adds	r7, #12
 801720c:	46bd      	mov	sp, r7
 801720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017212:	4770      	bx	lr

08017214 <msg_state_reset>:


static void msg_state_reset(nmbs_t* nmbs) {
 8017214:	b580      	push	{r7, lr}
 8017216:	b082      	sub	sp, #8
 8017218:	af00      	add	r7, sp, #0
 801721a:	6078      	str	r0, [r7, #4]
    msg_buf_reset(nmbs);
 801721c:	6878      	ldr	r0, [r7, #4]
 801721e:	f7ff ffeb 	bl	80171f8 <msg_buf_reset>
    nmbs->msg.unit_id = 0;
 8017222:	687b      	ldr	r3, [r7, #4]
 8017224:	2200      	movs	r2, #0
 8017226:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    nmbs->msg.fc = 0;
 801722a:	687b      	ldr	r3, [r7, #4]
 801722c:	2200      	movs	r2, #0
 801722e:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    nmbs->msg.transaction_id = 0;
 8017232:	687b      	ldr	r3, [r7, #4]
 8017234:	2200      	movs	r2, #0
 8017236:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    nmbs->msg.broadcast = false;
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	2200      	movs	r2, #0
 801723e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    nmbs->msg.ignored = false;
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	2200      	movs	r2, #0
 8017246:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    nmbs->msg.complete = false;
 801724a:	687b      	ldr	r3, [r7, #4]
 801724c:	2200      	movs	r2, #0
 801724e:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
}
 8017252:	bf00      	nop
 8017254:	3708      	adds	r7, #8
 8017256:	46bd      	mov	sp, r7
 8017258:	bd80      	pop	{r7, pc}

0801725a <msg_state_req>:


#ifndef NMBS_CLIENT_DISABLED
static void msg_state_req(nmbs_t* nmbs, uint8_t fc) {
 801725a:	b580      	push	{r7, lr}
 801725c:	b082      	sub	sp, #8
 801725e:	af00      	add	r7, sp, #0
 8017260:	6078      	str	r0, [r7, #4]
 8017262:	460b      	mov	r3, r1
 8017264:	70fb      	strb	r3, [r7, #3]
    if (nmbs->current_tid == UINT16_MAX)
 8017266:	687b      	ldr	r3, [r7, #4]
 8017268:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 801726c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017270:	4293      	cmp	r3, r2
 8017272:	d104      	bne.n	801727e <msg_state_req+0x24>
        nmbs->current_tid = 1;
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	2201      	movs	r2, #1
 8017278:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 801727c:	e007      	b.n	801728e <msg_state_req+0x34>
    else
        nmbs->current_tid++;
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8017284:	3301      	adds	r3, #1
 8017286:	b29a      	uxth	r2, r3
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a

    // Flush the remaining data on the line before sending the request
    flush(nmbs);
 801728e:	6878      	ldr	r0, [r7, #4]
 8017290:	f7ff ff9f 	bl	80171d2 <flush>

    msg_state_reset(nmbs);
 8017294:	6878      	ldr	r0, [r7, #4]
 8017296:	f7ff ffbd 	bl	8017214 <msg_state_reset>
    nmbs->msg.unit_id = nmbs->dest_address_rtu;
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	f893 2169 	ldrb.w	r2, [r3, #361]	@ 0x169
 80172a0:	687b      	ldr	r3, [r7, #4]
 80172a2:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    nmbs->msg.fc = fc;
 80172a6:	687b      	ldr	r3, [r7, #4]
 80172a8:	78fa      	ldrb	r2, [r7, #3]
 80172aa:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    nmbs->msg.transaction_id = nmbs->current_tid;
 80172ae:	687b      	ldr	r3, [r7, #4]
 80172b0:	f8b3 216a 	ldrh.w	r2, [r3, #362]	@ 0x16a
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    if (nmbs->msg.unit_id == NMBS_BROADCAST_ADDRESS && nmbs->platform.transport == NMBS_TRANSPORT_RTU)
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80172c0:	2200      	movs	r2, #0
 80172c2:	4293      	cmp	r3, r2
 80172c4:	d108      	bne.n	80172d8 <msg_state_req+0x7e>
 80172c6:	687b      	ldr	r3, [r7, #4]
 80172c8:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80172cc:	2b01      	cmp	r3, #1
 80172ce:	d103      	bne.n	80172d8 <msg_state_req+0x7e>
        nmbs->msg.broadcast = true;
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	2201      	movs	r2, #1
 80172d4:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 80172d8:	bf00      	nop
 80172da:	3708      	adds	r7, #8
 80172dc:	46bd      	mov	sp, r7
 80172de:	bd80      	pop	{r7, pc}

080172e0 <nmbs_create>:
#endif


nmbs_error nmbs_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 80172e0:	b5b0      	push	{r4, r5, r7, lr}
 80172e2:	b082      	sub	sp, #8
 80172e4:	af00      	add	r7, sp, #0
 80172e6:	6078      	str	r0, [r7, #4]
 80172e8:	6039      	str	r1, [r7, #0]
    if (!nmbs)
 80172ea:	687b      	ldr	r3, [r7, #4]
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d102      	bne.n	80172f6 <nmbs_create+0x16>
        return NMBS_ERROR_INVALID_ARGUMENT;
 80172f0:	f04f 33ff 	mov.w	r3, #4294967295
 80172f4:	e03c      	b.n	8017370 <nmbs_create+0x90>

    memset(nmbs, 0, sizeof(nmbs_t));
 80172f6:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80172fa:	2100      	movs	r1, #0
 80172fc:	6878      	ldr	r0, [r7, #4]
 80172fe:	f001 fbb3 	bl	8018a68 <memset>

    nmbs->byte_timeout_ms = -1;
 8017302:	687b      	ldr	r3, [r7, #4]
 8017304:	f04f 32ff 	mov.w	r2, #4294967295
 8017308:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    nmbs->read_timeout_ms = -1;
 801730c:	687b      	ldr	r3, [r7, #4]
 801730e:	f04f 32ff 	mov.w	r2, #4294967295
 8017312:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c

    if (!platform_conf || platform_conf->initialized != 0xFFFFDEBE)
 8017316:	683b      	ldr	r3, [r7, #0]
 8017318:	2b00      	cmp	r3, #0
 801731a:	d004      	beq.n	8017326 <nmbs_create+0x46>
 801731c:	683b      	ldr	r3, [r7, #0]
 801731e:	695b      	ldr	r3, [r3, #20]
 8017320:	4a15      	ldr	r2, [pc, #84]	@ (8017378 <nmbs_create+0x98>)
 8017322:	4293      	cmp	r3, r2
 8017324:	d002      	beq.n	801732c <nmbs_create+0x4c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8017326:	f04f 33ff 	mov.w	r3, #4294967295
 801732a:	e021      	b.n	8017370 <nmbs_create+0x90>

    if (platform_conf->transport != NMBS_TRANSPORT_RTU && platform_conf->transport != NMBS_TRANSPORT_TCP)
 801732c:	683b      	ldr	r3, [r7, #0]
 801732e:	781b      	ldrb	r3, [r3, #0]
 8017330:	2b01      	cmp	r3, #1
 8017332:	d006      	beq.n	8017342 <nmbs_create+0x62>
 8017334:	683b      	ldr	r3, [r7, #0]
 8017336:	781b      	ldrb	r3, [r3, #0]
 8017338:	2b02      	cmp	r3, #2
 801733a:	d002      	beq.n	8017342 <nmbs_create+0x62>
        return NMBS_ERROR_INVALID_ARGUMENT;
 801733c:	f04f 33ff 	mov.w	r3, #4294967295
 8017340:	e016      	b.n	8017370 <nmbs_create+0x90>

    if (!platform_conf->read || !platform_conf->write)
 8017342:	683b      	ldr	r3, [r7, #0]
 8017344:	685b      	ldr	r3, [r3, #4]
 8017346:	2b00      	cmp	r3, #0
 8017348:	d003      	beq.n	8017352 <nmbs_create+0x72>
 801734a:	683b      	ldr	r3, [r7, #0]
 801734c:	689b      	ldr	r3, [r3, #8]
 801734e:	2b00      	cmp	r3, #0
 8017350:	d102      	bne.n	8017358 <nmbs_create+0x78>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8017352:	f04f 33ff 	mov.w	r3, #4294967295
 8017356:	e00b      	b.n	8017370 <nmbs_create+0x90>

    nmbs->platform = *platform_conf;
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	683a      	ldr	r2, [r7, #0]
 801735c:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
 8017360:	4615      	mov	r5, r2
 8017362:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017364:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017366:	e895 0003 	ldmia.w	r5, {r0, r1}
 801736a:	e884 0003 	stmia.w	r4, {r0, r1}

    return NMBS_ERROR_NONE;
 801736e:	2300      	movs	r3, #0
}
 8017370:	4618      	mov	r0, r3
 8017372:	3708      	adds	r7, #8
 8017374:	46bd      	mov	sp, r7
 8017376:	bdb0      	pop	{r4, r5, r7, pc}
 8017378:	ffffdebe 	.word	0xffffdebe

0801737c <nmbs_set_read_timeout>:


void nmbs_set_read_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 801737c:	b480      	push	{r7}
 801737e:	b083      	sub	sp, #12
 8017380:	af00      	add	r7, sp, #0
 8017382:	6078      	str	r0, [r7, #4]
 8017384:	6039      	str	r1, [r7, #0]
    nmbs->read_timeout_ms = timeout_ms;
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	683a      	ldr	r2, [r7, #0]
 801738a:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
}
 801738e:	bf00      	nop
 8017390:	370c      	adds	r7, #12
 8017392:	46bd      	mov	sp, r7
 8017394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017398:	4770      	bx	lr

0801739a <nmbs_set_byte_timeout>:


void nmbs_set_byte_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 801739a:	b480      	push	{r7}
 801739c:	b083      	sub	sp, #12
 801739e:	af00      	add	r7, sp, #0
 80173a0:	6078      	str	r0, [r7, #4]
 80173a2:	6039      	str	r1, [r7, #0]
    nmbs->byte_timeout_ms = timeout_ms;
 80173a4:	687b      	ldr	r3, [r7, #4]
 80173a6:	683a      	ldr	r2, [r7, #0]
 80173a8:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
}
 80173ac:	bf00      	nop
 80173ae:	370c      	adds	r7, #12
 80173b0:	46bd      	mov	sp, r7
 80173b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173b6:	4770      	bx	lr

080173b8 <nmbs_platform_conf_create>:


void nmbs_platform_conf_create(nmbs_platform_conf* platform_conf) {
 80173b8:	b580      	push	{r7, lr}
 80173ba:	b082      	sub	sp, #8
 80173bc:	af00      	add	r7, sp, #0
 80173be:	6078      	str	r0, [r7, #4]
    memset(platform_conf, 0, sizeof(nmbs_platform_conf));
 80173c0:	2218      	movs	r2, #24
 80173c2:	2100      	movs	r1, #0
 80173c4:	6878      	ldr	r0, [r7, #4]
 80173c6:	f001 fb4f 	bl	8018a68 <memset>
    platform_conf->crc_calc = nmbs_crc_calc;
 80173ca:	687b      	ldr	r3, [r7, #4]
 80173cc:	4a04      	ldr	r2, [pc, #16]	@ (80173e0 <nmbs_platform_conf_create+0x28>)
 80173ce:	60da      	str	r2, [r3, #12]
    // Workaround for older user code not calling nmbs_platform_conf_create()
    platform_conf->initialized = 0xFFFFDEBE;
 80173d0:	687b      	ldr	r3, [r7, #4]
 80173d2:	4a04      	ldr	r2, [pc, #16]	@ (80173e4 <nmbs_platform_conf_create+0x2c>)
 80173d4:	615a      	str	r2, [r3, #20]
}
 80173d6:	bf00      	nop
 80173d8:	3708      	adds	r7, #8
 80173da:	46bd      	mov	sp, r7
 80173dc:	bd80      	pop	{r7, pc}
 80173de:	bf00      	nop
 80173e0:	08017409 	.word	0x08017409
 80173e4:	ffffdebe 	.word	0xffffdebe

080173e8 <nmbs_set_destination_rtu_address>:


void nmbs_set_destination_rtu_address(nmbs_t* nmbs, uint8_t address) {
 80173e8:	b480      	push	{r7}
 80173ea:	b083      	sub	sp, #12
 80173ec:	af00      	add	r7, sp, #0
 80173ee:	6078      	str	r0, [r7, #4]
 80173f0:	460b      	mov	r3, r1
 80173f2:	70fb      	strb	r3, [r7, #3]
    nmbs->dest_address_rtu = address;
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	78fa      	ldrb	r2, [r7, #3]
 80173f8:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
}
 80173fc:	bf00      	nop
 80173fe:	370c      	adds	r7, #12
 8017400:	46bd      	mov	sp, r7
 8017402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017406:	4770      	bx	lr

08017408 <nmbs_crc_calc>:
void nmbs_set_platform_arg(nmbs_t* nmbs, void* arg) {
    nmbs->platform.arg = arg;
}


uint16_t nmbs_crc_calc(const uint8_t* data, uint32_t length, void* arg) {
 8017408:	b480      	push	{r7}
 801740a:	b089      	sub	sp, #36	@ 0x24
 801740c:	af00      	add	r7, sp, #0
 801740e:	60f8      	str	r0, [r7, #12]
 8017410:	60b9      	str	r1, [r7, #8]
 8017412:	607a      	str	r2, [r7, #4]
    NMBS_UNUSED_PARAM(arg);
    uint16_t crc = 0xFFFF;
 8017414:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017418:	83fb      	strh	r3, [r7, #30]
    for (uint32_t i = 0; i < length; i++) {
 801741a:	2300      	movs	r3, #0
 801741c:	61bb      	str	r3, [r7, #24]
 801741e:	e026      	b.n	801746e <nmbs_crc_calc+0x66>
        crc ^= (uint16_t) data[i];
 8017420:	68fa      	ldr	r2, [r7, #12]
 8017422:	69bb      	ldr	r3, [r7, #24]
 8017424:	4413      	add	r3, r2
 8017426:	781b      	ldrb	r3, [r3, #0]
 8017428:	461a      	mov	r2, r3
 801742a:	8bfb      	ldrh	r3, [r7, #30]
 801742c:	4053      	eors	r3, r2
 801742e:	83fb      	strh	r3, [r7, #30]
        for (int j = 8; j != 0; j--) {
 8017430:	2308      	movs	r3, #8
 8017432:	617b      	str	r3, [r7, #20]
 8017434:	e015      	b.n	8017462 <nmbs_crc_calc+0x5a>
            if ((crc & 0x0001) != 0) {
 8017436:	8bfb      	ldrh	r3, [r7, #30]
 8017438:	f003 0301 	and.w	r3, r3, #1
 801743c:	2b00      	cmp	r3, #0
 801743e:	d00a      	beq.n	8017456 <nmbs_crc_calc+0x4e>
                crc >>= 1;
 8017440:	8bfb      	ldrh	r3, [r7, #30]
 8017442:	085b      	lsrs	r3, r3, #1
 8017444:	83fb      	strh	r3, [r7, #30]
                crc ^= 0xA001;
 8017446:	8bfb      	ldrh	r3, [r7, #30]
 8017448:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 801744c:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8017450:	43db      	mvns	r3, r3
 8017452:	83fb      	strh	r3, [r7, #30]
 8017454:	e002      	b.n	801745c <nmbs_crc_calc+0x54>
            }
            else
                crc >>= 1;
 8017456:	8bfb      	ldrh	r3, [r7, #30]
 8017458:	085b      	lsrs	r3, r3, #1
 801745a:	83fb      	strh	r3, [r7, #30]
        for (int j = 8; j != 0; j--) {
 801745c:	697b      	ldr	r3, [r7, #20]
 801745e:	3b01      	subs	r3, #1
 8017460:	617b      	str	r3, [r7, #20]
 8017462:	697b      	ldr	r3, [r7, #20]
 8017464:	2b00      	cmp	r3, #0
 8017466:	d1e6      	bne.n	8017436 <nmbs_crc_calc+0x2e>
    for (uint32_t i = 0; i < length; i++) {
 8017468:	69bb      	ldr	r3, [r7, #24]
 801746a:	3301      	adds	r3, #1
 801746c:	61bb      	str	r3, [r7, #24]
 801746e:	69ba      	ldr	r2, [r7, #24]
 8017470:	68bb      	ldr	r3, [r7, #8]
 8017472:	429a      	cmp	r2, r3
 8017474:	d3d4      	bcc.n	8017420 <nmbs_crc_calc+0x18>
        }
    }

    return (uint16_t) (crc << 8) | (uint16_t) (crc >> 8);
 8017476:	8bfb      	ldrh	r3, [r7, #30]
 8017478:	ba5b      	rev16	r3, r3
 801747a:	b29b      	uxth	r3, r3
}
 801747c:	4618      	mov	r0, r3
 801747e:	3724      	adds	r7, #36	@ 0x24
 8017480:	46bd      	mov	sp, r7
 8017482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017486:	4770      	bx	lr

08017488 <recv_msg_footer>:

static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 8017488:	b580      	push	{r7, lr}
 801748a:	b084      	sub	sp, #16
 801748c:	af00      	add	r7, sp, #0
 801748e:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8017490:	687b      	ldr	r3, [r7, #4]
 8017492:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8017496:	2b01      	cmp	r3, #1
 8017498:	d126      	bne.n	80174e8 <recv_msg_footer+0x60>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 80174a0:	6878      	ldr	r0, [r7, #4]
 80174a2:	687a      	ldr	r2, [r7, #4]
 80174a4:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 80174a8:	4611      	mov	r1, r2
 80174aa:	687a      	ldr	r2, [r7, #4]
 80174ac:	f8d2 2160 	ldr.w	r2, [r2, #352]	@ 0x160
 80174b0:	4798      	blx	r3
 80174b2:	4603      	mov	r3, r0
 80174b4:	81fb      	strh	r3, [r7, #14]

        const nmbs_error err = recv(nmbs, 2);
 80174b6:	2102      	movs	r1, #2
 80174b8:	6878      	ldr	r0, [r7, #4]
 80174ba:	f7ff fe27 	bl	801710c <recv>
 80174be:	4603      	mov	r3, r0
 80174c0:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 80174c2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80174c6:	2b00      	cmp	r3, #0
 80174c8:	d002      	beq.n	80174d0 <recv_msg_footer+0x48>
            return err;
 80174ca:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80174ce:	e00c      	b.n	80174ea <recv_msg_footer+0x62>

        const uint16_t recv_crc = get_2(nmbs);
 80174d0:	6878      	ldr	r0, [r7, #4]
 80174d2:	f7ff fdcf 	bl	8017074 <get_2>
 80174d6:	4603      	mov	r3, r0
 80174d8:	817b      	strh	r3, [r7, #10]
        if (recv_crc != crc)
 80174da:	897a      	ldrh	r2, [r7, #10]
 80174dc:	89fb      	ldrh	r3, [r7, #14]
 80174de:	429a      	cmp	r2, r3
 80174e0:	d002      	beq.n	80174e8 <recv_msg_footer+0x60>
            return NMBS_ERROR_CRC;
 80174e2:	f06f 0304 	mvn.w	r3, #4
 80174e6:	e000      	b.n	80174ea <recv_msg_footer+0x62>
    }

    return NMBS_ERROR_NONE;
 80174e8:	2300      	movs	r3, #0
}
 80174ea:	4618      	mov	r0, r3
 80174ec:	3710      	adds	r7, #16
 80174ee:	46bd      	mov	sp, r7
 80174f0:	bd80      	pop	{r7, pc}

080174f2 <recv_msg_header>:


static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 80174f2:	b580      	push	{r7, lr}
 80174f4:	b086      	sub	sp, #24
 80174f6:	af00      	add	r7, sp, #0
 80174f8:	6078      	str	r0, [r7, #4]
 80174fa:	6039      	str	r1, [r7, #0]
    // We wait for the read timeout here, just for the first message byte
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 80174fc:	687b      	ldr	r3, [r7, #4]
 80174fe:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8017502:	617b      	str	r3, [r7, #20]
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 8017504:	687b      	ldr	r3, [r7, #4]
 8017506:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

    msg_state_reset(nmbs);
 8017510:	6878      	ldr	r0, [r7, #4]
 8017512:	f7ff fe7f 	bl	8017214 <msg_state_reset>

    *first_byte_received = false;
 8017516:	683b      	ldr	r3, [r7, #0]
 8017518:	2200      	movs	r2, #0
 801751a:	701a      	strb	r2, [r3, #0]

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 801751c:	687b      	ldr	r3, [r7, #4]
 801751e:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8017522:	2b01      	cmp	r3, #1
 8017524:	d131      	bne.n	801758a <recv_msg_header+0x98>
        nmbs_error err = recv(nmbs, 1);
 8017526:	2101      	movs	r1, #1
 8017528:	6878      	ldr	r0, [r7, #4]
 801752a:	f7ff fdef 	bl	801710c <recv>
 801752e:	4603      	mov	r3, r0
 8017530:	737b      	strb	r3, [r7, #13]

        nmbs->byte_timeout_ms = old_byte_timeout;
 8017532:	687b      	ldr	r3, [r7, #4]
 8017534:	697a      	ldr	r2, [r7, #20]
 8017536:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

        if (err != NMBS_ERROR_NONE)
 801753a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801753e:	2b00      	cmp	r3, #0
 8017540:	d002      	beq.n	8017548 <recv_msg_header+0x56>
            return err;
 8017542:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8017546:	e092      	b.n	801766e <recv_msg_header+0x17c>

        *first_byte_received = true;
 8017548:	683b      	ldr	r3, [r7, #0]
 801754a:	2201      	movs	r2, #1
 801754c:	701a      	strb	r2, [r3, #0]

        nmbs->msg.unit_id = get_1(nmbs);
 801754e:	6878      	ldr	r0, [r7, #4]
 8017550:	f7ff fd49 	bl	8016fe6 <get_1>
 8017554:	4603      	mov	r3, r0
 8017556:	461a      	mov	r2, r3
 8017558:	687b      	ldr	r3, [r7, #4]
 801755a:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106

        err = recv(nmbs, 1);
 801755e:	2101      	movs	r1, #1
 8017560:	6878      	ldr	r0, [r7, #4]
 8017562:	f7ff fdd3 	bl	801710c <recv>
 8017566:	4603      	mov	r3, r0
 8017568:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 801756a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801756e:	2b00      	cmp	r3, #0
 8017570:	d002      	beq.n	8017578 <recv_msg_header+0x86>
            return err;
 8017572:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8017576:	e07a      	b.n	801766e <recv_msg_header+0x17c>

        nmbs->msg.fc = get_1(nmbs);
 8017578:	6878      	ldr	r0, [r7, #4]
 801757a:	f7ff fd34 	bl	8016fe6 <get_1>
 801757e:	4603      	mov	r3, r0
 8017580:	461a      	mov	r2, r3
 8017582:	687b      	ldr	r3, [r7, #4]
 8017584:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
 8017588:	e070      	b.n	801766c <recv_msg_header+0x17a>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 801758a:	687b      	ldr	r3, [r7, #4]
 801758c:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8017590:	2b02      	cmp	r3, #2
 8017592:	d16b      	bne.n	801766c <recv_msg_header+0x17a>
        nmbs_error err = recv(nmbs, 1);
 8017594:	2101      	movs	r1, #1
 8017596:	6878      	ldr	r0, [r7, #4]
 8017598:	f7ff fdb8 	bl	801710c <recv>
 801759c:	4603      	mov	r3, r0
 801759e:	74fb      	strb	r3, [r7, #19]

        nmbs->byte_timeout_ms = old_byte_timeout;
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	697a      	ldr	r2, [r7, #20]
 80175a4:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

        if (err != NMBS_ERROR_NONE)
 80175a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	d002      	beq.n	80175b6 <recv_msg_header+0xc4>
            return err;
 80175b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80175b4:	e05b      	b.n	801766e <recv_msg_header+0x17c>

        *first_byte_received = true;
 80175b6:	683b      	ldr	r3, [r7, #0]
 80175b8:	2201      	movs	r2, #1
 80175ba:	701a      	strb	r2, [r3, #0]

        // Advance buf_idx
        discard_1(nmbs);
 80175bc:	6878      	ldr	r0, [r7, #4]
 80175be:	f7ff fd47 	bl	8017050 <discard_1>

        err = recv(nmbs, 7);
 80175c2:	2107      	movs	r1, #7
 80175c4:	6878      	ldr	r0, [r7, #4]
 80175c6:	f7ff fda1 	bl	801710c <recv>
 80175ca:	4603      	mov	r3, r0
 80175cc:	74fb      	strb	r3, [r7, #19]
        if (err != NMBS_ERROR_NONE)
 80175ce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d002      	beq.n	80175dc <recv_msg_header+0xea>
            return err;
 80175d6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80175da:	e048      	b.n	801766e <recv_msg_header+0x17c>

        // Starting over
        msg_buf_reset(nmbs);
 80175dc:	6878      	ldr	r0, [r7, #4]
 80175de:	f7ff fe0b 	bl	80171f8 <msg_buf_reset>

        nmbs->msg.transaction_id = get_2(nmbs);
 80175e2:	6878      	ldr	r0, [r7, #4]
 80175e4:	f7ff fd46 	bl	8017074 <get_2>
 80175e8:	4603      	mov	r3, r0
 80175ea:	461a      	mov	r2, r3
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        const uint16_t protocol_id = get_2(nmbs);
 80175f2:	6878      	ldr	r0, [r7, #4]
 80175f4:	f7ff fd3e 	bl	8017074 <get_2>
 80175f8:	4603      	mov	r3, r0
 80175fa:	823b      	strh	r3, [r7, #16]
        const uint16_t length = get_2(nmbs);
 80175fc:	6878      	ldr	r0, [r7, #4]
 80175fe:	f7ff fd39 	bl	8017074 <get_2>
 8017602:	4603      	mov	r3, r0
 8017604:	81fb      	strh	r3, [r7, #14]
        nmbs->msg.unit_id = get_1(nmbs);
 8017606:	6878      	ldr	r0, [r7, #4]
 8017608:	f7ff fced 	bl	8016fe6 <get_1>
 801760c:	4603      	mov	r3, r0
 801760e:	461a      	mov	r2, r3
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
        nmbs->msg.fc = get_1(nmbs);
 8017616:	6878      	ldr	r0, [r7, #4]
 8017618:	f7ff fce5 	bl	8016fe6 <get_1>
 801761c:	4603      	mov	r3, r0
 801761e:	461a      	mov	r2, r3
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107

        if (length < 2 || length > 255)
 8017626:	89fb      	ldrh	r3, [r7, #14]
 8017628:	2b01      	cmp	r3, #1
 801762a:	d902      	bls.n	8017632 <recv_msg_header+0x140>
 801762c:	89fb      	ldrh	r3, [r7, #14]
 801762e:	2bff      	cmp	r3, #255	@ 0xff
 8017630:	d902      	bls.n	8017638 <recv_msg_header+0x146>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 8017632:	f06f 0305 	mvn.w	r3, #5
 8017636:	e01a      	b.n	801766e <recv_msg_header+0x17c>

        // Receive the rest of the message
        err = recv(nmbs, length - 2);
 8017638:	89fb      	ldrh	r3, [r7, #14]
 801763a:	3b02      	subs	r3, #2
 801763c:	b29b      	uxth	r3, r3
 801763e:	4619      	mov	r1, r3
 8017640:	6878      	ldr	r0, [r7, #4]
 8017642:	f7ff fd63 	bl	801710c <recv>
 8017646:	4603      	mov	r3, r0
 8017648:	74fb      	strb	r3, [r7, #19]
        if (err != NMBS_ERROR_NONE)
 801764a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801764e:	2b00      	cmp	r3, #0
 8017650:	d002      	beq.n	8017658 <recv_msg_header+0x166>
            return err;
 8017652:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017656:	e00a      	b.n	801766e <recv_msg_header+0x17c>

        if (protocol_id != 0)
 8017658:	8a3b      	ldrh	r3, [r7, #16]
 801765a:	2b00      	cmp	r3, #0
 801765c:	d002      	beq.n	8017664 <recv_msg_header+0x172>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 801765e:	f06f 0305 	mvn.w	r3, #5
 8017662:	e004      	b.n	801766e <recv_msg_header+0x17c>

        nmbs->msg.complete = true;
 8017664:	687b      	ldr	r3, [r7, #4]
 8017666:	2201      	movs	r2, #1
 8017668:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    }

    return NMBS_ERROR_NONE;
 801766c:	2300      	movs	r3, #0
}
 801766e:	4618      	mov	r0, r3
 8017670:	3718      	adds	r7, #24
 8017672:	46bd      	mov	sp, r7
 8017674:	bd80      	pop	{r7, pc}

08017676 <put_msg_header>:


static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 8017676:	b580      	push	{r7, lr}
 8017678:	b082      	sub	sp, #8
 801767a:	af00      	add	r7, sp, #0
 801767c:	6078      	str	r0, [r7, #4]
 801767e:	460b      	mov	r3, r1
 8017680:	807b      	strh	r3, [r7, #2]
    msg_buf_reset(nmbs);
 8017682:	6878      	ldr	r0, [r7, #4]
 8017684:	f7ff fdb8 	bl	80171f8 <msg_buf_reset>

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8017688:	687b      	ldr	r3, [r7, #4]
 801768a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 801768e:	2b01      	cmp	r3, #1
 8017690:	d107      	bne.n	80176a2 <put_msg_header+0x2c>
        put_1(nmbs, nmbs->msg.unit_id);
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8017698:	4619      	mov	r1, r3
 801769a:	6878      	ldr	r0, [r7, #4]
 801769c:	f7ff fcbd 	bl	801701a <put_1>
 80176a0:	e01d      	b.n	80176de <put_msg_header+0x68>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80176a8:	2b02      	cmp	r3, #2
 80176aa:	d118      	bne.n	80176de <put_msg_header+0x68>
        put_2(nmbs, nmbs->msg.transaction_id);
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80176b2:	4619      	mov	r1, r3
 80176b4:	6878      	ldr	r0, [r7, #4]
 80176b6:	f7ff fd03 	bl	80170c0 <put_2>
        put_2(nmbs, 0);
 80176ba:	2100      	movs	r1, #0
 80176bc:	6878      	ldr	r0, [r7, #4]
 80176be:	f7ff fcff 	bl	80170c0 <put_2>
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 80176c2:	887b      	ldrh	r3, [r7, #2]
 80176c4:	3302      	adds	r3, #2
 80176c6:	b29b      	uxth	r3, r3
 80176c8:	4619      	mov	r1, r3
 80176ca:	6878      	ldr	r0, [r7, #4]
 80176cc:	f7ff fcf8 	bl	80170c0 <put_2>
        put_1(nmbs, nmbs->msg.unit_id);
 80176d0:	687b      	ldr	r3, [r7, #4]
 80176d2:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80176d6:	4619      	mov	r1, r3
 80176d8:	6878      	ldr	r0, [r7, #4]
 80176da:	f7ff fc9e 	bl	801701a <put_1>
    }

    put_1(nmbs, nmbs->msg.fc);
 80176de:	687b      	ldr	r3, [r7, #4]
 80176e0:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 80176e4:	4619      	mov	r1, r3
 80176e6:	6878      	ldr	r0, [r7, #4]
 80176e8:	f7ff fc97 	bl	801701a <put_1>
}
 80176ec:	bf00      	nop
 80176ee:	3708      	adds	r7, #8
 80176f0:	46bd      	mov	sp, r7
 80176f2:	bd80      	pop	{r7, pc}

080176f4 <send_msg>:
}
#endif
#endif


static nmbs_error send_msg(nmbs_t* nmbs) {
 80176f4:	b580      	push	{r7, lr}
 80176f6:	b084      	sub	sp, #16
 80176f8:	af00      	add	r7, sp, #0
 80176fa:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80176fc:	687b      	ldr	r3, [r7, #4]
 80176fe:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8017702:	2b01      	cmp	r3, #1
 8017704:	d112      	bne.n	801772c <send_msg+0x38>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 801770c:	6878      	ldr	r0, [r7, #4]
 801770e:	687a      	ldr	r2, [r7, #4]
 8017710:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8017714:	4611      	mov	r1, r2
 8017716:	687a      	ldr	r2, [r7, #4]
 8017718:	f8d2 2160 	ldr.w	r2, [r2, #352]	@ 0x160
 801771c:	4798      	blx	r3
 801771e:	4603      	mov	r3, r0
 8017720:	81fb      	strh	r3, [r7, #14]
        put_2(nmbs, crc);
 8017722:	89fb      	ldrh	r3, [r7, #14]
 8017724:	4619      	mov	r1, r3
 8017726:	6878      	ldr	r0, [r7, #4]
 8017728:	f7ff fcca 	bl	80170c0 <put_2>
    }

    const nmbs_error err = send(nmbs, nmbs->msg.buf_idx);
 801772c:	687b      	ldr	r3, [r7, #4]
 801772e:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017732:	4619      	mov	r1, r3
 8017734:	6878      	ldr	r0, [r7, #4]
 8017736:	f7ff fd20 	bl	801717a <send>
 801773a:	4603      	mov	r3, r0
 801773c:	737b      	strb	r3, [r7, #13]

    return err;
 801773e:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 8017742:	4618      	mov	r0, r3
 8017744:	3710      	adds	r7, #16
 8017746:	46bd      	mov	sp, r7
 8017748:	bd80      	pop	{r7, pc}

0801774a <recv_res_header>:
    return send_msg(nmbs);
}
#endif


static nmbs_error recv_res_header(nmbs_t* nmbs) {
 801774a:	b580      	push	{r7, lr}
 801774c:	b084      	sub	sp, #16
 801774e:	af00      	add	r7, sp, #0
 8017750:	6078      	str	r0, [r7, #4]
    const uint16_t req_transaction_id = nmbs->msg.transaction_id;
 8017752:	687b      	ldr	r3, [r7, #4]
 8017754:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8017758:	81fb      	strh	r3, [r7, #14]
    const uint8_t req_unit_id = nmbs->msg.unit_id;
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8017760:	737b      	strb	r3, [r7, #13]
    const uint8_t req_fc = nmbs->msg.fc;
 8017762:	687b      	ldr	r3, [r7, #4]
 8017764:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8017768:	733b      	strb	r3, [r7, #12]

    bool first_byte_received = false;
 801776a:	2300      	movs	r3, #0
 801776c:	727b      	strb	r3, [r7, #9]
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 801776e:	f107 0309 	add.w	r3, r7, #9
 8017772:	4619      	mov	r1, r3
 8017774:	6878      	ldr	r0, [r7, #4]
 8017776:	f7ff febc 	bl	80174f2 <recv_msg_header>
 801777a:	4603      	mov	r3, r0
 801777c:	72fb      	strb	r3, [r7, #11]
    if (err != NMBS_ERROR_NONE)
 801777e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8017782:	2b00      	cmp	r3, #0
 8017784:	d002      	beq.n	801778c <recv_res_header+0x42>
        return err;
 8017786:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801778a:	e057      	b.n	801783c <recv_res_header+0xf2>

    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 801778c:	687b      	ldr	r3, [r7, #4]
 801778e:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8017792:	2b02      	cmp	r3, #2
 8017794:	d108      	bne.n	80177a8 <recv_res_header+0x5e>
        if (nmbs->msg.transaction_id != req_transaction_id)
 8017796:	687b      	ldr	r3, [r7, #4]
 8017798:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 801779c:	89fa      	ldrh	r2, [r7, #14]
 801779e:	429a      	cmp	r2, r3
 80177a0:	d002      	beq.n	80177a8 <recv_res_header+0x5e>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 80177a2:	f06f 0305 	mvn.w	r3, #5
 80177a6:	e049      	b.n	801783c <recv_res_header+0xf2>
    }

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU && nmbs->msg.unit_id != req_unit_id)
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80177ae:	2b01      	cmp	r3, #1
 80177b0:	d108      	bne.n	80177c4 <recv_res_header+0x7a>
 80177b2:	687b      	ldr	r3, [r7, #4]
 80177b4:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80177b8:	7b7a      	ldrb	r2, [r7, #13]
 80177ba:	429a      	cmp	r2, r3
 80177bc:	d002      	beq.n	80177c4 <recv_res_header+0x7a>
        return NMBS_ERROR_INVALID_UNIT_ID;
 80177be:	f06f 0306 	mvn.w	r3, #6
 80177c2:	e03b      	b.n	801783c <recv_res_header+0xf2>

    if (nmbs->msg.fc != req_fc) {
 80177c4:	687b      	ldr	r3, [r7, #4]
 80177c6:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 80177ca:	7b3a      	ldrb	r2, [r7, #12]
 80177cc:	429a      	cmp	r2, r3
 80177ce:	d034      	beq.n	801783a <recv_res_header+0xf0>
        if (nmbs->msg.fc - 0x80 == req_fc) {
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 80177d6:	f1a3 0280 	sub.w	r2, r3, #128	@ 0x80
 80177da:	7b3b      	ldrb	r3, [r7, #12]
 80177dc:	429a      	cmp	r2, r3
 80177de:	d129      	bne.n	8017834 <recv_res_header+0xea>
            err = recv(nmbs, 1);
 80177e0:	2101      	movs	r1, #1
 80177e2:	6878      	ldr	r0, [r7, #4]
 80177e4:	f7ff fc92 	bl	801710c <recv>
 80177e8:	4603      	mov	r3, r0
 80177ea:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 80177ec:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80177f0:	2b00      	cmp	r3, #0
 80177f2:	d002      	beq.n	80177fa <recv_res_header+0xb0>
                return err;
 80177f4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80177f8:	e020      	b.n	801783c <recv_res_header+0xf2>

            const uint8_t exception = get_1(nmbs);
 80177fa:	6878      	ldr	r0, [r7, #4]
 80177fc:	f7ff fbf3 	bl	8016fe6 <get_1>
 8017800:	4603      	mov	r3, r0
 8017802:	72bb      	strb	r3, [r7, #10]
            err = recv_msg_footer(nmbs);
 8017804:	6878      	ldr	r0, [r7, #4]
 8017806:	f7ff fe3f 	bl	8017488 <recv_msg_footer>
 801780a:	4603      	mov	r3, r0
 801780c:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 801780e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8017812:	2b00      	cmp	r3, #0
 8017814:	d002      	beq.n	801781c <recv_res_header+0xd2>
                return err;
 8017816:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801781a:	e00f      	b.n	801783c <recv_res_header+0xf2>

            if (exception < 1 || exception > 4)
 801781c:	7abb      	ldrb	r3, [r7, #10]
 801781e:	2b00      	cmp	r3, #0
 8017820:	d002      	beq.n	8017828 <recv_res_header+0xde>
 8017822:	7abb      	ldrb	r3, [r7, #10]
 8017824:	2b04      	cmp	r3, #4
 8017826:	d902      	bls.n	801782e <recv_res_header+0xe4>
                return NMBS_ERROR_INVALID_RESPONSE;
 8017828:	f06f 0301 	mvn.w	r3, #1
 801782c:	e006      	b.n	801783c <recv_res_header+0xf2>

            NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\texception %d\n", nmbs->address_rtu, nmbs->msg.unit_id,
                             exception);
            return (nmbs_error) exception;
 801782e:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8017832:	e003      	b.n	801783c <recv_res_header+0xf2>
        }

        return NMBS_ERROR_INVALID_RESPONSE;
 8017834:	f06f 0301 	mvn.w	r3, #1
 8017838:	e000      	b.n	801783c <recv_res_header+0xf2>
    }

    NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\tfc %d\t", nmbs->address_rtu, nmbs->msg.unit_id, nmbs->msg.fc);

    return NMBS_ERROR_NONE;
 801783a:	2300      	movs	r3, #0
}
 801783c:	4618      	mov	r0, r3
 801783e:	3710      	adds	r7, #16
 8017840:	46bd      	mov	sp, r7
 8017842:	bd80      	pop	{r7, pc}

08017844 <put_req_header>:


#ifndef NMBS_CLIENT_DISABLED
static void put_req_header(nmbs_t* nmbs, uint16_t data_length) {
 8017844:	b580      	push	{r7, lr}
 8017846:	b082      	sub	sp, #8
 8017848:	af00      	add	r7, sp, #0
 801784a:	6078      	str	r0, [r7, #4]
 801784c:	460b      	mov	r3, r1
 801784e:	807b      	strh	r3, [r7, #2]
    put_msg_header(nmbs, data_length);
 8017850:	887b      	ldrh	r3, [r7, #2]
 8017852:	4619      	mov	r1, r3
 8017854:	6878      	ldr	r0, [r7, #4]
 8017856:	f7ff ff0e 	bl	8017676 <put_msg_header>
            printf("address_rtu %d\t", nmbs->dest_address_rtu);
    }

    printf("fc %d\t", nmbs->msg.fc);
#endif
}
 801785a:	bf00      	nop
 801785c:	3708      	adds	r7, #8
 801785e:	46bd      	mov	sp, r7
 8017860:	bd80      	pop	{r7, pc}

08017862 <recv_read_registers_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) && (!defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) ||                   \
                                            !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)))
static nmbs_error recv_read_registers_res(nmbs_t* nmbs, uint16_t quantity, uint16_t* registers) {
 8017862:	b580      	push	{r7, lr}
 8017864:	b086      	sub	sp, #24
 8017866:	af00      	add	r7, sp, #0
 8017868:	60f8      	str	r0, [r7, #12]
 801786a:	460b      	mov	r3, r1
 801786c:	607a      	str	r2, [r7, #4]
 801786e:	817b      	strh	r3, [r7, #10]
    nmbs_error err = recv_res_header(nmbs);
 8017870:	68f8      	ldr	r0, [r7, #12]
 8017872:	f7ff ff6a 	bl	801774a <recv_res_header>
 8017876:	4603      	mov	r3, r0
 8017878:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 801787a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801787e:	2b00      	cmp	r3, #0
 8017880:	d002      	beq.n	8017888 <recv_read_registers_res+0x26>
        return err;
 8017882:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017886:	e056      	b.n	8017936 <recv_read_registers_res+0xd4>

    err = recv(nmbs, 1);
 8017888:	2101      	movs	r1, #1
 801788a:	68f8      	ldr	r0, [r7, #12]
 801788c:	f7ff fc3e 	bl	801710c <recv>
 8017890:	4603      	mov	r3, r0
 8017892:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8017894:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017898:	2b00      	cmp	r3, #0
 801789a:	d002      	beq.n	80178a2 <recv_read_registers_res+0x40>
        return err;
 801789c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80178a0:	e049      	b.n	8017936 <recv_read_registers_res+0xd4>

    const uint8_t registers_bytes = get_1(nmbs);
 80178a2:	68f8      	ldr	r0, [r7, #12]
 80178a4:	f7ff fb9f 	bl	8016fe6 <get_1>
 80178a8:	4603      	mov	r3, r0
 80178aa:	74bb      	strb	r3, [r7, #18]
    NMBS_DEBUG_PRINT("b %d\t", registers_bytes);

    if (registers_bytes > 250)
 80178ac:	7cbb      	ldrb	r3, [r7, #18]
 80178ae:	2bfa      	cmp	r3, #250	@ 0xfa
 80178b0:	d902      	bls.n	80178b8 <recv_read_registers_res+0x56>
        return NMBS_ERROR_INVALID_RESPONSE;
 80178b2:	f06f 0301 	mvn.w	r3, #1
 80178b6:	e03e      	b.n	8017936 <recv_read_registers_res+0xd4>

    err = recv(nmbs, registers_bytes);
 80178b8:	7cbb      	ldrb	r3, [r7, #18]
 80178ba:	b29b      	uxth	r3, r3
 80178bc:	4619      	mov	r1, r3
 80178be:	68f8      	ldr	r0, [r7, #12]
 80178c0:	f7ff fc24 	bl	801710c <recv>
 80178c4:	4603      	mov	r3, r0
 80178c6:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 80178c8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80178cc:	2b00      	cmp	r3, #0
 80178ce:	d002      	beq.n	80178d6 <recv_read_registers_res+0x74>
        return err;
 80178d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80178d4:	e02f      	b.n	8017936 <recv_read_registers_res+0xd4>

    NMBS_DEBUG_PRINT("regs ");
    for (int i = 0; i < registers_bytes / 2; i++) {
 80178d6:	2300      	movs	r3, #0
 80178d8:	617b      	str	r3, [r7, #20]
 80178da:	e010      	b.n	80178fe <recv_read_registers_res+0x9c>
        uint16_t reg = get_2(nmbs);
 80178dc:	68f8      	ldr	r0, [r7, #12]
 80178de:	f7ff fbc9 	bl	8017074 <get_2>
 80178e2:	4603      	mov	r3, r0
 80178e4:	823b      	strh	r3, [r7, #16]
        if (registers)
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	2b00      	cmp	r3, #0
 80178ea:	d005      	beq.n	80178f8 <recv_read_registers_res+0x96>
            registers[i] = reg;
 80178ec:	697b      	ldr	r3, [r7, #20]
 80178ee:	005b      	lsls	r3, r3, #1
 80178f0:	687a      	ldr	r2, [r7, #4]
 80178f2:	4413      	add	r3, r2
 80178f4:	8a3a      	ldrh	r2, [r7, #16]
 80178f6:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < registers_bytes / 2; i++) {
 80178f8:	697b      	ldr	r3, [r7, #20]
 80178fa:	3301      	adds	r3, #1
 80178fc:	617b      	str	r3, [r7, #20]
 80178fe:	7cbb      	ldrb	r3, [r7, #18]
 8017900:	085b      	lsrs	r3, r3, #1
 8017902:	b2db      	uxtb	r3, r3
 8017904:	461a      	mov	r2, r3
 8017906:	697b      	ldr	r3, [r7, #20]
 8017908:	4293      	cmp	r3, r2
 801790a:	dbe7      	blt.n	80178dc <recv_read_registers_res+0x7a>
        NMBS_DEBUG_PRINT("%d ", reg);
    }

    err = recv_msg_footer(nmbs);
 801790c:	68f8      	ldr	r0, [r7, #12]
 801790e:	f7ff fdbb 	bl	8017488 <recv_msg_footer>
 8017912:	4603      	mov	r3, r0
 8017914:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8017916:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801791a:	2b00      	cmp	r3, #0
 801791c:	d002      	beq.n	8017924 <recv_read_registers_res+0xc2>
        return err;
 801791e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017922:	e008      	b.n	8017936 <recv_read_registers_res+0xd4>

    if (registers_bytes != quantity * 2)
 8017924:	7cba      	ldrb	r2, [r7, #18]
 8017926:	897b      	ldrh	r3, [r7, #10]
 8017928:	005b      	lsls	r3, r3, #1
 801792a:	429a      	cmp	r2, r3
 801792c:	d002      	beq.n	8017934 <recv_read_registers_res+0xd2>
        return NMBS_ERROR_INVALID_RESPONSE;
 801792e:	f06f 0301 	mvn.w	r3, #1
 8017932:	e000      	b.n	8017936 <recv_read_registers_res+0xd4>

    return NMBS_ERROR_NONE;
 8017934:	2300      	movs	r3, #0
}
 8017936:	4618      	mov	r0, r3
 8017938:	3718      	adds	r7, #24
 801793a:	46bd      	mov	sp, r7
 801793c:	bd80      	pop	{r7, pc}

0801793e <nmbs_client_create>:
}
#endif


#ifndef NMBS_CLIENT_DISABLED
nmbs_error nmbs_client_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 801793e:	b580      	push	{r7, lr}
 8017940:	b082      	sub	sp, #8
 8017942:	af00      	add	r7, sp, #0
 8017944:	6078      	str	r0, [r7, #4]
 8017946:	6039      	str	r1, [r7, #0]
    return nmbs_create(nmbs, platform_conf);
 8017948:	6839      	ldr	r1, [r7, #0]
 801794a:	6878      	ldr	r0, [r7, #4]
 801794c:	f7ff fcc8 	bl	80172e0 <nmbs_create>
 8017950:	4603      	mov	r3, r0
}
 8017952:	4618      	mov	r0, r3
 8017954:	3708      	adds	r7, #8
 8017956:	46bd      	mov	sp, r7
 8017958:	bd80      	pop	{r7, pc}

0801795a <read_registers>:

nmbs_error nmbs_read_discrete_inputs(nmbs_t* nmbs, uint16_t address, uint16_t quantity, nmbs_bitfield inputs_out) {
    return read_discrete(nmbs, 2, address, quantity, inputs_out);
}

static nmbs_error read_registers(nmbs_t* nmbs, uint8_t fc, uint16_t address, uint16_t quantity, uint16_t* registers) {
 801795a:	b580      	push	{r7, lr}
 801795c:	b086      	sub	sp, #24
 801795e:	af00      	add	r7, sp, #0
 8017960:	60f8      	str	r0, [r7, #12]
 8017962:	4608      	mov	r0, r1
 8017964:	4611      	mov	r1, r2
 8017966:	461a      	mov	r2, r3
 8017968:	4603      	mov	r3, r0
 801796a:	72fb      	strb	r3, [r7, #11]
 801796c:	460b      	mov	r3, r1
 801796e:	813b      	strh	r3, [r7, #8]
 8017970:	4613      	mov	r3, r2
 8017972:	80fb      	strh	r3, [r7, #6]
    if (quantity < 1 || quantity > 125)
 8017974:	88fb      	ldrh	r3, [r7, #6]
 8017976:	2b00      	cmp	r3, #0
 8017978:	d002      	beq.n	8017980 <read_registers+0x26>
 801797a:	88fb      	ldrh	r3, [r7, #6]
 801797c:	2b7d      	cmp	r3, #125	@ 0x7d
 801797e:	d902      	bls.n	8017986 <read_registers+0x2c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8017980:	f04f 33ff 	mov.w	r3, #4294967295
 8017984:	e02e      	b.n	80179e4 <read_registers+0x8a>

    if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8017986:	893a      	ldrh	r2, [r7, #8]
 8017988:	88fb      	ldrh	r3, [r7, #6]
 801798a:	4413      	add	r3, r2
 801798c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017990:	d902      	bls.n	8017998 <read_registers+0x3e>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8017992:	f04f 33ff 	mov.w	r3, #4294967295
 8017996:	e025      	b.n	80179e4 <read_registers+0x8a>

    msg_state_req(nmbs, fc);
 8017998:	7afb      	ldrb	r3, [r7, #11]
 801799a:	4619      	mov	r1, r3
 801799c:	68f8      	ldr	r0, [r7, #12]
 801799e:	f7ff fc5c 	bl	801725a <msg_state_req>
    put_req_header(nmbs, 4);
 80179a2:	2104      	movs	r1, #4
 80179a4:	68f8      	ldr	r0, [r7, #12]
 80179a6:	f7ff ff4d 	bl	8017844 <put_req_header>

    put_2(nmbs, address);
 80179aa:	893b      	ldrh	r3, [r7, #8]
 80179ac:	4619      	mov	r1, r3
 80179ae:	68f8      	ldr	r0, [r7, #12]
 80179b0:	f7ff fb86 	bl	80170c0 <put_2>
    put_2(nmbs, quantity);
 80179b4:	88fb      	ldrh	r3, [r7, #6]
 80179b6:	4619      	mov	r1, r3
 80179b8:	68f8      	ldr	r0, [r7, #12]
 80179ba:	f7ff fb81 	bl	80170c0 <put_2>

    NMBS_DEBUG_PRINT("a %d\tq %d ", address, quantity);

    const nmbs_error err = send_msg(nmbs);
 80179be:	68f8      	ldr	r0, [r7, #12]
 80179c0:	f7ff fe98 	bl	80176f4 <send_msg>
 80179c4:	4603      	mov	r3, r0
 80179c6:	75fb      	strb	r3, [r7, #23]
    if (err != NMBS_ERROR_NONE)
 80179c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d002      	beq.n	80179d6 <read_registers+0x7c>
        return err;
 80179d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80179d4:	e006      	b.n	80179e4 <read_registers+0x8a>

    return recv_read_registers_res(nmbs, quantity, registers);
 80179d6:	88fb      	ldrh	r3, [r7, #6]
 80179d8:	6a3a      	ldr	r2, [r7, #32]
 80179da:	4619      	mov	r1, r3
 80179dc:	68f8      	ldr	r0, [r7, #12]
 80179de:	f7ff ff40 	bl	8017862 <recv_read_registers_res>
 80179e2:	4603      	mov	r3, r0
}
 80179e4:	4618      	mov	r0, r3
 80179e6:	3718      	adds	r7, #24
 80179e8:	46bd      	mov	sp, r7
 80179ea:	bd80      	pop	{r7, pc}

080179ec <nmbs_read_holding_registers>:


nmbs_error nmbs_read_holding_registers(nmbs_t* nmbs, uint16_t address, uint16_t quantity, uint16_t* registers_out) {
 80179ec:	b580      	push	{r7, lr}
 80179ee:	b086      	sub	sp, #24
 80179f0:	af02      	add	r7, sp, #8
 80179f2:	60f8      	str	r0, [r7, #12]
 80179f4:	607b      	str	r3, [r7, #4]
 80179f6:	460b      	mov	r3, r1
 80179f8:	817b      	strh	r3, [r7, #10]
 80179fa:	4613      	mov	r3, r2
 80179fc:	813b      	strh	r3, [r7, #8]
    return read_registers(nmbs, 3, address, quantity, registers_out);
 80179fe:	8939      	ldrh	r1, [r7, #8]
 8017a00:	897a      	ldrh	r2, [r7, #10]
 8017a02:	687b      	ldr	r3, [r7, #4]
 8017a04:	9300      	str	r3, [sp, #0]
 8017a06:	460b      	mov	r3, r1
 8017a08:	2103      	movs	r1, #3
 8017a0a:	68f8      	ldr	r0, [r7, #12]
 8017a0c:	f7ff ffa5 	bl	801795a <read_registers>
 8017a10:	4603      	mov	r3, r0
}
 8017a12:	4618      	mov	r0, r3
 8017a14:	3710      	adds	r7, #16
 8017a16:	46bd      	mov	sp, r7
 8017a18:	bd80      	pop	{r7, pc}
	...

08017a1c <lgc_module_input_init>:
static void lgc_btns_task_entry(void *param);

/*public function*/

error_t lgc_module_input_init(lgc_module_input_callback_cb_t callback)
{
 8017a1c:	b590      	push	{r4, r7, lr}
 8017a1e:	b089      	sub	sp, #36	@ 0x24
 8017a20:	af02      	add	r7, sp, #8
 8017a22:	6078      	str	r0, [r7, #4]
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8017a24:	4b17      	ldr	r3, [pc, #92]	@ (8017a84 <lgc_module_input_init+0x68>)
 8017a26:	f107 0408 	add.w	r4, r7, #8
 8017a2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017a2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    if (callback == NULL)
 8017a30:	687b      	ldr	r3, [r7, #4]
 8017a32:	2b00      	cmp	r3, #0
 8017a34:	d101      	bne.n	8017a3a <lgc_module_input_init+0x1e>
    {
        return ERROR_INVALID_PARAMETER;
 8017a36:	2302      	movs	r3, #2
 8017a38:	e01f      	b.n	8017a7a <lgc_module_input_init+0x5e>
    }
    /*register callbacks*/
    lgc_module_input_callback = callback;
 8017a3a:	4a13      	ldr	r2, [pc, #76]	@ (8017a88 <lgc_module_input_init+0x6c>)
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	6013      	str	r3, [r2, #0]
    /*init lwbtn*/
    lwbtn_init(inputs, LGC_INPUT_MAX, lwbtn_get_state, lwbtn_evt);
 8017a40:	4b12      	ldr	r3, [pc, #72]	@ (8017a8c <lgc_module_input_init+0x70>)
 8017a42:	9300      	str	r3, [sp, #0]
 8017a44:	4b12      	ldr	r3, [pc, #72]	@ (8017a90 <lgc_module_input_init+0x74>)
 8017a46:	2204      	movs	r2, #4
 8017a48:	4912      	ldr	r1, [pc, #72]	@ (8017a94 <lgc_module_input_init+0x78>)
 8017a4a:	2000      	movs	r0, #0
 8017a4c:	f7fd fbde 	bl	801520c <lwbtn_init_ex>


    /*create task*/
    params.priority = LGC_INPUT_TASK_PRI;
 8017a50:	2309      	movs	r3, #9
 8017a52:	617b      	str	r3, [r7, #20]
    params.stackSize = LGC_INPUT_TASK_STACK;
 8017a54:	2380      	movs	r3, #128	@ 0x80
 8017a56:	613b      	str	r3, [r7, #16]
    lgc_btns_task = osCreateTask("LGC BTN", lgc_btns_task_entry, NULL, &params);
 8017a58:	f107 0308 	add.w	r3, r7, #8
 8017a5c:	2200      	movs	r2, #0
 8017a5e:	490e      	ldr	r1, [pc, #56]	@ (8017a98 <lgc_module_input_init+0x7c>)
 8017a60:	480e      	ldr	r0, [pc, #56]	@ (8017a9c <lgc_module_input_init+0x80>)
 8017a62:	f000 fdeb 	bl	801863c <osCreateTask>
 8017a66:	4603      	mov	r3, r0
 8017a68:	4a0d      	ldr	r2, [pc, #52]	@ (8017aa0 <lgc_module_input_init+0x84>)
 8017a6a:	6013      	str	r3, [r2, #0]

    if (lgc_btns_task == NULL)
 8017a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8017aa0 <lgc_module_input_init+0x84>)
 8017a6e:	681b      	ldr	r3, [r3, #0]
 8017a70:	2b00      	cmp	r3, #0
 8017a72:	d101      	bne.n	8017a78 <lgc_module_input_init+0x5c>
    {
        return ERROR_FAILURE;
 8017a74:	2301      	movs	r3, #1
 8017a76:	e000      	b.n	8017a7a <lgc_module_input_init+0x5e>
    }
    return NO_ERROR;
 8017a78:	2300      	movs	r3, #0
}
 8017a7a:	4618      	mov	r0, r3
 8017a7c:	371c      	adds	r7, #28
 8017a7e:	46bd      	mov	sp, r7
 8017a80:	bd90      	pop	{r4, r7, pc}
 8017a82:	bf00      	nop
 8017a84:	08019060 	.word	0x08019060
 8017a88:	20016ea8 	.word	0x20016ea8
 8017a8c:	08017b3d 	.word	0x08017b3d
 8017a90:	08017aa5 	.word	0x08017aa5
 8017a94:	2000007c 	.word	0x2000007c
 8017a98:	08017b75 	.word	0x08017b75
 8017a9c:	08018f54 	.word	0x08018f54
 8017aa0:	20016eac 	.word	0x20016eac

08017aa4 <lwbtn_get_state>:

/*private function*/
static uint8_t lwbtn_get_state(struct lwbtn *lwobj, struct lwbtn_btn *btn)
{
 8017aa4:	b580      	push	{r7, lr}
 8017aa6:	b084      	sub	sp, #16
 8017aa8:	af00      	add	r7, sp, #0
 8017aaa:	6078      	str	r0, [r7, #4]
 8017aac:	6039      	str	r1, [r7, #0]
    uint8_t state = 0;
 8017aae:	2300      	movs	r3, #0
 8017ab0:	73fb      	strb	r3, [r7, #15]
    uint32_t di = *((uint32_t *)btn->arg);
 8017ab2:	683b      	ldr	r3, [r7, #0]
 8017ab4:	69db      	ldr	r3, [r3, #28]
 8017ab6:	681b      	ldr	r3, [r3, #0]
 8017ab8:	60bb      	str	r3, [r7, #8]
    static uint32_t ticks = 0;

    /*initial ticks*/
    if ((HAL_GetTick() - ticks) < 1000)
 8017aba:	f7ea fa37 	bl	8001f2c <HAL_GetTick>
 8017abe:	4602      	mov	r2, r0
 8017ac0:	4b1c      	ldr	r3, [pc, #112]	@ (8017b34 <lwbtn_get_state+0x90>)
 8017ac2:	681b      	ldr	r3, [r3, #0]
 8017ac4:	1ad3      	subs	r3, r2, r3
 8017ac6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8017aca:	d201      	bcs.n	8017ad0 <lwbtn_get_state+0x2c>
    {
        return 0;
 8017acc:	2300      	movs	r3, #0
 8017ace:	e02d      	b.n	8017b2c <lwbtn_get_state+0x88>
    }
    // read input state
    switch (di)
 8017ad0:	68bb      	ldr	r3, [r7, #8]
 8017ad2:	2b03      	cmp	r3, #3
 8017ad4:	d826      	bhi.n	8017b24 <lwbtn_get_state+0x80>
 8017ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8017adc <lwbtn_get_state+0x38>)
 8017ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017adc:	08017aed 	.word	0x08017aed
 8017ae0:	08017afb 	.word	0x08017afb
 8017ae4:	08017b09 	.word	0x08017b09
 8017ae8:	08017b17 	.word	0x08017b17
    {
    case LGC_DI_START_STOP:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_2_GPIO_Port, DI_2_Pin);
 8017aec:	2101      	movs	r1, #1
 8017aee:	4812      	ldr	r0, [pc, #72]	@ (8017b38 <lwbtn_get_state+0x94>)
 8017af0:	f7eb f9b8 	bl	8002e64 <HAL_GPIO_ReadPin>
 8017af4:	4603      	mov	r3, r0
 8017af6:	73fb      	strb	r3, [r7, #15]
        break;
 8017af8:	e017      	b.n	8017b2a <lwbtn_get_state+0x86>
    case LGC_DI_GUARD:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_3_GPIO_Port, DI_3_Pin);
 8017afa:	2102      	movs	r1, #2
 8017afc:	480e      	ldr	r0, [pc, #56]	@ (8017b38 <lwbtn_get_state+0x94>)
 8017afe:	f7eb f9b1 	bl	8002e64 <HAL_GPIO_ReadPin>
 8017b02:	4603      	mov	r3, r0
 8017b04:	73fb      	strb	r3, [r7, #15]
        break;
 8017b06:	e010      	b.n	8017b2a <lwbtn_get_state+0x86>
    case LGC_DI_SPEEDS:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_4_GPIO_Port, DI_4_Pin);
 8017b08:	2104      	movs	r1, #4
 8017b0a:	480b      	ldr	r0, [pc, #44]	@ (8017b38 <lwbtn_get_state+0x94>)
 8017b0c:	f7eb f9aa 	bl	8002e64 <HAL_GPIO_ReadPin>
 8017b10:	4603      	mov	r3, r0
 8017b12:	73fb      	strb	r3, [r7, #15]
        break;
 8017b14:	e009      	b.n	8017b2a <lwbtn_get_state+0x86>
    case LGC_DI_FEEDBACK:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_5_GPIO_Port, DI_5_Pin);
 8017b16:	2108      	movs	r1, #8
 8017b18:	4807      	ldr	r0, [pc, #28]	@ (8017b38 <lwbtn_get_state+0x94>)
 8017b1a:	f7eb f9a3 	bl	8002e64 <HAL_GPIO_ReadPin>
 8017b1e:	4603      	mov	r3, r0
 8017b20:	73fb      	strb	r3, [r7, #15]
        break;
 8017b22:	e002      	b.n	8017b2a <lwbtn_get_state+0x86>
    default:
        state = 0;
 8017b24:	2300      	movs	r3, #0
 8017b26:	73fb      	strb	r3, [r7, #15]
        break;
 8017b28:	bf00      	nop
    }
    return state;
 8017b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b2c:	4618      	mov	r0, r3
 8017b2e:	3710      	adds	r7, #16
 8017b30:	46bd      	mov	sp, r7
 8017b32:	bd80      	pop	{r7, pc}
 8017b34:	20016eb0 	.word	0x20016eb0
 8017b38:	40020800 	.word	0x40020800

08017b3c <lwbtn_evt>:
static void lwbtn_evt(struct lwbtn *lwobj, struct lwbtn_btn *btn, lwbtn_evt_t evt)
{
 8017b3c:	b580      	push	{r7, lr}
 8017b3e:	b086      	sub	sp, #24
 8017b40:	af00      	add	r7, sp, #0
 8017b42:	60f8      	str	r0, [r7, #12]
 8017b44:	60b9      	str	r1, [r7, #8]
 8017b46:	4613      	mov	r3, r2
 8017b48:	71fb      	strb	r3, [r7, #7]
    uint32_t di = *((uint32_t *)btn->arg);
 8017b4a:	68bb      	ldr	r3, [r7, #8]
 8017b4c:	69db      	ldr	r3, [r3, #28]
 8017b4e:	681b      	ldr	r3, [r3, #0]
 8017b50:	617b      	str	r3, [r7, #20]
    if (lgc_module_input_callback != NULL)
 8017b52:	4b07      	ldr	r3, [pc, #28]	@ (8017b70 <lwbtn_evt+0x34>)
 8017b54:	681b      	ldr	r3, [r3, #0]
 8017b56:	2b00      	cmp	r3, #0
 8017b58:	d006      	beq.n	8017b68 <lwbtn_evt+0x2c>
    {
        // run callback
        lgc_module_input_callback(di, evt);
 8017b5a:	4b05      	ldr	r3, [pc, #20]	@ (8017b70 <lwbtn_evt+0x34>)
 8017b5c:	681b      	ldr	r3, [r3, #0]
 8017b5e:	697a      	ldr	r2, [r7, #20]
 8017b60:	b2d2      	uxtb	r2, r2
 8017b62:	79f9      	ldrb	r1, [r7, #7]
 8017b64:	4610      	mov	r0, r2
 8017b66:	4798      	blx	r3
    }
}
 8017b68:	bf00      	nop
 8017b6a:	3718      	adds	r7, #24
 8017b6c:	46bd      	mov	sp, r7
 8017b6e:	bd80      	pop	{r7, pc}
 8017b70:	20016ea8 	.word	0x20016ea8

08017b74 <lgc_btns_task_entry>:

static void lgc_btns_task_entry(void *param)
{
 8017b74:	b580      	push	{r7, lr}
 8017b76:	b082      	sub	sp, #8
 8017b78:	af00      	add	r7, sp, #0
 8017b7a:	6078      	str	r0, [r7, #4]

    for (;;)
    {
        // process buttons
        lwbtn_process(HAL_GetTick());
 8017b7c:	f7ea f9d6 	bl	8001f2c <HAL_GetTick>
 8017b80:	4603      	mov	r3, r0
 8017b82:	4619      	mov	r1, r3
 8017b84:	2000      	movs	r0, #0
 8017b86:	f7fd fb81 	bl	801528c <lwbtn_process_ex>
        // delay
        osDelayTask(20);
 8017b8a:	2014      	movs	r0, #20
 8017b8c:	f000 fdb6 	bl	80186fc <osDelayTask>
        lwbtn_process(HAL_GetTick());
 8017b90:	bf00      	nop
 8017b92:	e7f3      	b.n	8017b7c <lgc_btns_task_entry+0x8>

08017b94 <at24cxx_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t at24cxx_interface_iic_init(void)
{
 8017b94:	b580      	push	{r7, lr}
 8017b96:	af00      	add	r7, sp, #0
	MX_I2C1_Init();
 8017b98:	f7e9 fc32 	bl	8001400 <MX_I2C1_Init>
    return 0;
 8017b9c:	2300      	movs	r3, #0
}
 8017b9e:	4618      	mov	r0, r3
 8017ba0:	bd80      	pop	{r7, pc}
	...

08017ba4 <at24cxx_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t at24cxx_interface_iic_deinit(void)
{
 8017ba4:	b580      	push	{r7, lr}
 8017ba6:	af00      	add	r7, sp, #0
	HAL_I2C_DeInit(&hi2c1);
 8017ba8:	4802      	ldr	r0, [pc, #8]	@ (8017bb4 <at24cxx_interface_iic_deinit+0x10>)
 8017baa:	f7ed fc3b 	bl	8005424 <HAL_I2C_DeInit>
    return 0;
 8017bae:	2300      	movs	r3, #0
}
 8017bb0:	4618      	mov	r0, r3
 8017bb2:	bd80      	pop	{r7, pc}
 8017bb4:	20015180 	.word	0x20015180

08017bb8 <at24cxx_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t at24cxx_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8017bb8:	b580      	push	{r7, lr}
 8017bba:	b086      	sub	sp, #24
 8017bbc:	af04      	add	r7, sp, #16
 8017bbe:	603a      	str	r2, [r7, #0]
 8017bc0:	461a      	mov	r2, r3
 8017bc2:	4603      	mov	r3, r0
 8017bc4:	71fb      	strb	r3, [r7, #7]
 8017bc6:	460b      	mov	r3, r1
 8017bc8:	71bb      	strb	r3, [r7, #6]
 8017bca:	4613      	mov	r3, r2
 8017bcc:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, I2C_TIMEOUT) != HAL_OK)
 8017bce:	79fb      	ldrb	r3, [r7, #7]
 8017bd0:	b299      	uxth	r1, r3
 8017bd2:	79bb      	ldrb	r3, [r7, #6]
 8017bd4:	b29a      	uxth	r2, r3
 8017bd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017bda:	9302      	str	r3, [sp, #8]
 8017bdc:	88bb      	ldrh	r3, [r7, #4]
 8017bde:	9301      	str	r3, [sp, #4]
 8017be0:	683b      	ldr	r3, [r7, #0]
 8017be2:	9300      	str	r3, [sp, #0]
 8017be4:	2301      	movs	r3, #1
 8017be6:	4806      	ldr	r0, [pc, #24]	@ (8017c00 <at24cxx_interface_iic_read+0x48>)
 8017be8:	f7ed fd52 	bl	8005690 <HAL_I2C_Mem_Read>
 8017bec:	4603      	mov	r3, r0
 8017bee:	2b00      	cmp	r3, #0
 8017bf0:	d001      	beq.n	8017bf6 <at24cxx_interface_iic_read+0x3e>
	{
		return 1;
 8017bf2:	2301      	movs	r3, #1
 8017bf4:	e000      	b.n	8017bf8 <at24cxx_interface_iic_read+0x40>
	}
    return 0;
 8017bf6:	2300      	movs	r3, #0
}
 8017bf8:	4618      	mov	r0, r3
 8017bfa:	3708      	adds	r7, #8
 8017bfc:	46bd      	mov	sp, r7
 8017bfe:	bd80      	pop	{r7, pc}
 8017c00:	20015180 	.word	0x20015180

08017c04 <at24cxx_interface_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t at24cxx_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8017c04:	b580      	push	{r7, lr}
 8017c06:	b086      	sub	sp, #24
 8017c08:	af04      	add	r7, sp, #16
 8017c0a:	603a      	str	r2, [r7, #0]
 8017c0c:	461a      	mov	r2, r3
 8017c0e:	4603      	mov	r3, r0
 8017c10:	71fb      	strb	r3, [r7, #7]
 8017c12:	460b      	mov	r3, r1
 8017c14:	71bb      	strb	r3, [r7, #6]
 8017c16:	4613      	mov	r3, r2
 8017c18:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, I2C_TIMEOUT) != HAL_OK)
 8017c1a:	79fb      	ldrb	r3, [r7, #7]
 8017c1c:	b299      	uxth	r1, r3
 8017c1e:	79bb      	ldrb	r3, [r7, #6]
 8017c20:	b29a      	uxth	r2, r3
 8017c22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017c26:	9302      	str	r3, [sp, #8]
 8017c28:	88bb      	ldrh	r3, [r7, #4]
 8017c2a:	9301      	str	r3, [sp, #4]
 8017c2c:	683b      	ldr	r3, [r7, #0]
 8017c2e:	9300      	str	r3, [sp, #0]
 8017c30:	2301      	movs	r3, #1
 8017c32:	4806      	ldr	r0, [pc, #24]	@ (8017c4c <at24cxx_interface_iic_write+0x48>)
 8017c34:	f7ed fc32 	bl	800549c <HAL_I2C_Mem_Write>
 8017c38:	4603      	mov	r3, r0
 8017c3a:	2b00      	cmp	r3, #0
 8017c3c:	d001      	beq.n	8017c42 <at24cxx_interface_iic_write+0x3e>
	{
		return 1;
 8017c3e:	2301      	movs	r3, #1
 8017c40:	e000      	b.n	8017c44 <at24cxx_interface_iic_write+0x40>
	}
    return 0;
 8017c42:	2300      	movs	r3, #0
}
 8017c44:	4618      	mov	r0, r3
 8017c46:	3708      	adds	r7, #8
 8017c48:	46bd      	mov	sp, r7
 8017c4a:	bd80      	pop	{r7, pc}
 8017c4c:	20015180 	.word	0x20015180

08017c50 <at24cxx_interface_iic_read_address16>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t at24cxx_interface_iic_read_address16(uint8_t addr, uint16_t reg, uint8_t *buf, uint16_t len)
{
 8017c50:	b580      	push	{r7, lr}
 8017c52:	b088      	sub	sp, #32
 8017c54:	af04      	add	r7, sp, #16
 8017c56:	60ba      	str	r2, [r7, #8]
 8017c58:	461a      	mov	r2, r3
 8017c5a:	4603      	mov	r3, r0
 8017c5c:	73fb      	strb	r3, [r7, #15]
 8017c5e:	460b      	mov	r3, r1
 8017c60:	81bb      	strh	r3, [r7, #12]
 8017c62:	4613      	mov	r3, r2
 8017c64:	80fb      	strh	r3, [r7, #6]
	if(HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_16BIT, buf, len, I2C_TIMEOUT) != HAL_OK)
 8017c66:	7bfb      	ldrb	r3, [r7, #15]
 8017c68:	b299      	uxth	r1, r3
 8017c6a:	89ba      	ldrh	r2, [r7, #12]
 8017c6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017c70:	9302      	str	r3, [sp, #8]
 8017c72:	88fb      	ldrh	r3, [r7, #6]
 8017c74:	9301      	str	r3, [sp, #4]
 8017c76:	68bb      	ldr	r3, [r7, #8]
 8017c78:	9300      	str	r3, [sp, #0]
 8017c7a:	2310      	movs	r3, #16
 8017c7c:	4806      	ldr	r0, [pc, #24]	@ (8017c98 <at24cxx_interface_iic_read_address16+0x48>)
 8017c7e:	f7ed fd07 	bl	8005690 <HAL_I2C_Mem_Read>
 8017c82:	4603      	mov	r3, r0
 8017c84:	2b00      	cmp	r3, #0
 8017c86:	d001      	beq.n	8017c8c <at24cxx_interface_iic_read_address16+0x3c>
	{
		return 1;
 8017c88:	2301      	movs	r3, #1
 8017c8a:	e000      	b.n	8017c8e <at24cxx_interface_iic_read_address16+0x3e>
	}
    return 0;
 8017c8c:	2300      	movs	r3, #0
}
 8017c8e:	4618      	mov	r0, r3
 8017c90:	3710      	adds	r7, #16
 8017c92:	46bd      	mov	sp, r7
 8017c94:	bd80      	pop	{r7, pc}
 8017c96:	bf00      	nop
 8017c98:	20015180 	.word	0x20015180

08017c9c <at24cxx_interface_iic_write_address16>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t at24cxx_interface_iic_write_address16(uint8_t addr, uint16_t reg, uint8_t *buf, uint16_t len)
{
 8017c9c:	b580      	push	{r7, lr}
 8017c9e:	b088      	sub	sp, #32
 8017ca0:	af04      	add	r7, sp, #16
 8017ca2:	60ba      	str	r2, [r7, #8]
 8017ca4:	461a      	mov	r2, r3
 8017ca6:	4603      	mov	r3, r0
 8017ca8:	73fb      	strb	r3, [r7, #15]
 8017caa:	460b      	mov	r3, r1
 8017cac:	81bb      	strh	r3, [r7, #12]
 8017cae:	4613      	mov	r3, r2
 8017cb0:	80fb      	strh	r3, [r7, #6]
	if(HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_16BIT, buf, len, I2C_TIMEOUT) != HAL_OK)
 8017cb2:	7bfb      	ldrb	r3, [r7, #15]
 8017cb4:	b299      	uxth	r1, r3
 8017cb6:	89ba      	ldrh	r2, [r7, #12]
 8017cb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017cbc:	9302      	str	r3, [sp, #8]
 8017cbe:	88fb      	ldrh	r3, [r7, #6]
 8017cc0:	9301      	str	r3, [sp, #4]
 8017cc2:	68bb      	ldr	r3, [r7, #8]
 8017cc4:	9300      	str	r3, [sp, #0]
 8017cc6:	2310      	movs	r3, #16
 8017cc8:	4806      	ldr	r0, [pc, #24]	@ (8017ce4 <at24cxx_interface_iic_write_address16+0x48>)
 8017cca:	f7ed fbe7 	bl	800549c <HAL_I2C_Mem_Write>
 8017cce:	4603      	mov	r3, r0
 8017cd0:	2b00      	cmp	r3, #0
 8017cd2:	d001      	beq.n	8017cd8 <at24cxx_interface_iic_write_address16+0x3c>
	{
		return 1;
 8017cd4:	2301      	movs	r3, #1
 8017cd6:	e000      	b.n	8017cda <at24cxx_interface_iic_write_address16+0x3e>
	}
    return 0;
 8017cd8:	2300      	movs	r3, #0
}
 8017cda:	4618      	mov	r0, r3
 8017cdc:	3710      	adds	r7, #16
 8017cde:	46bd      	mov	sp, r7
 8017ce0:	bd80      	pop	{r7, pc}
 8017ce2:	bf00      	nop
 8017ce4:	20015180 	.word	0x20015180

08017ce8 <at24cxx_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms time
 * @note      none
 */
void at24cxx_interface_delay_ms(uint32_t ms)
{
 8017ce8:	b580      	push	{r7, lr}
 8017cea:	b082      	sub	sp, #8
 8017cec:	af00      	add	r7, sp, #0
 8017cee:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8017cf0:	6878      	ldr	r0, [r7, #4]
 8017cf2:	f7ea f927 	bl	8001f44 <HAL_Delay>
}
 8017cf6:	bf00      	nop
 8017cf8:	3708      	adds	r7, #8
 8017cfa:	46bd      	mov	sp, r7
 8017cfc:	bd80      	pop	{r7, pc}

08017cfe <at24cxx_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt format data
 * @note      none
 */
void at24cxx_interface_debug_print(const char *const fmt, ...)
{
 8017cfe:	b40f      	push	{r0, r1, r2, r3}
 8017d00:	b480      	push	{r7}
 8017d02:	af00      	add	r7, sp, #0

}
 8017d04:	bf00      	nop
 8017d06:	46bd      	mov	sp, r7
 8017d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d0c:	b004      	add	sp, #16
 8017d0e:	4770      	bx	lr

08017d10 <lgc_module_eeprom_init>:
    return crc;
}

/*public functions*/
error_t lgc_module_eeprom_init(void)
{
 8017d10:	b580      	push	{r7, lr}
 8017d12:	af00      	add	r7, sp, #0
    /*eeprom interface init*/
    DRIVER_AT24CXX_LINK_INIT(&eeprom, at24cxx_handle_t);
 8017d14:	222c      	movs	r2, #44	@ 0x2c
 8017d16:	2100      	movs	r1, #0
 8017d18:	481b      	ldr	r0, [pc, #108]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d1a:	f000 fea5 	bl	8018a68 <memset>
    DRIVER_AT24CXX_LINK_IIC_INIT(&eeprom, at24cxx_interface_iic_init);
 8017d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d20:	4a1a      	ldr	r2, [pc, #104]	@ (8017d8c <lgc_module_eeprom_init+0x7c>)
 8017d22:	605a      	str	r2, [r3, #4]
    DRIVER_AT24CXX_LINK_IIC_DEINIT(&eeprom, at24cxx_interface_iic_deinit);
 8017d24:	4b18      	ldr	r3, [pc, #96]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d26:	4a1a      	ldr	r2, [pc, #104]	@ (8017d90 <lgc_module_eeprom_init+0x80>)
 8017d28:	609a      	str	r2, [r3, #8]
    DRIVER_AT24CXX_LINK_IIC_READ(&eeprom, at24cxx_interface_iic_read);
 8017d2a:	4b17      	ldr	r3, [pc, #92]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d2c:	4a19      	ldr	r2, [pc, #100]	@ (8017d94 <lgc_module_eeprom_init+0x84>)
 8017d2e:	60da      	str	r2, [r3, #12]
    DRIVER_AT24CXX_LINK_IIC_WRITE(&eeprom, at24cxx_interface_iic_write);
 8017d30:	4b15      	ldr	r3, [pc, #84]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d32:	4a19      	ldr	r2, [pc, #100]	@ (8017d98 <lgc_module_eeprom_init+0x88>)
 8017d34:	611a      	str	r2, [r3, #16]
    DRIVER_AT24CXX_LINK_IIC_READ_ADDRESS16(&eeprom, at24cxx_interface_iic_read_address16);
 8017d36:	4b14      	ldr	r3, [pc, #80]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d38:	4a18      	ldr	r2, [pc, #96]	@ (8017d9c <lgc_module_eeprom_init+0x8c>)
 8017d3a:	615a      	str	r2, [r3, #20]
    DRIVER_AT24CXX_LINK_IIC_WRITE_ADDRESS16(&eeprom, at24cxx_interface_iic_write_address16);
 8017d3c:	4b12      	ldr	r3, [pc, #72]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d3e:	4a18      	ldr	r2, [pc, #96]	@ (8017da0 <lgc_module_eeprom_init+0x90>)
 8017d40:	619a      	str	r2, [r3, #24]
    DRIVER_AT24CXX_LINK_DELAY_MS(&eeprom, at24cxx_interface_delay_ms);
 8017d42:	4b11      	ldr	r3, [pc, #68]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d44:	4a17      	ldr	r2, [pc, #92]	@ (8017da4 <lgc_module_eeprom_init+0x94>)
 8017d46:	61da      	str	r2, [r3, #28]
    DRIVER_AT24CXX_LINK_DEBUG_PRINT(&eeprom, at24cxx_interface_debug_print);
 8017d48:	4b0f      	ldr	r3, [pc, #60]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d4a:	4a17      	ldr	r2, [pc, #92]	@ (8017da8 <lgc_module_eeprom_init+0x98>)
 8017d4c:	621a      	str	r2, [r3, #32]

    /* set chip type */
    at24cxx_set_type(&eeprom, AT24C256);
 8017d4e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8017d52:	480d      	ldr	r0, [pc, #52]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d54:	f7fc fe7a 	bl	8014a4c <at24cxx_set_type>

    /* set addr pin */
    at24cxx_set_addr_pin(&eeprom, AT24CXX_ADDRESS_A000);
 8017d58:	2100      	movs	r1, #0
 8017d5a:	480b      	ldr	r0, [pc, #44]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d5c:	f7fc fe8a 	bl	8014a74 <at24cxx_set_addr_pin>

    if (at24cxx_init(&eeprom) != NO_ERROR)
 8017d60:	4809      	ldr	r0, [pc, #36]	@ (8017d88 <lgc_module_eeprom_init+0x78>)
 8017d62:	f7fc fdf9 	bl	8014958 <at24cxx_init>
 8017d66:	4603      	mov	r3, r0
 8017d68:	2b00      	cmp	r3, #0
 8017d6a:	d001      	beq.n	8017d70 <lgc_module_eeprom_init+0x60>
    {
        return ERROR_FAILURE;
 8017d6c:	2301      	movs	r3, #1
 8017d6e:	e008      	b.n	8017d82 <lgc_module_eeprom_init+0x72>
    }
    /*create mutex*/
    if (osCreateMutex(&mutex) != TRUE)
 8017d70:	480e      	ldr	r0, [pc, #56]	@ (8017dac <lgc_module_eeprom_init+0x9c>)
 8017d72:	f000 fdaf 	bl	80188d4 <osCreateMutex>
 8017d76:	4603      	mov	r3, r0
 8017d78:	2b01      	cmp	r3, #1
 8017d7a:	d001      	beq.n	8017d80 <lgc_module_eeprom_init+0x70>
    {
        return ERROR_FAILURE;
 8017d7c:	2301      	movs	r3, #1
 8017d7e:	e000      	b.n	8017d82 <lgc_module_eeprom_init+0x72>
    }

    return NO_ERROR;
 8017d80:	2300      	movs	r3, #0
}
 8017d82:	4618      	mov	r0, r3
 8017d84:	bd80      	pop	{r7, pc}
 8017d86:	bf00      	nop
 8017d88:	20016ee8 	.word	0x20016ee8
 8017d8c:	08017b95 	.word	0x08017b95
 8017d90:	08017ba5 	.word	0x08017ba5
 8017d94:	08017bb9 	.word	0x08017bb9
 8017d98:	08017c05 	.word	0x08017c05
 8017d9c:	08017c51 	.word	0x08017c51
 8017da0:	08017c9d 	.word	0x08017c9d
 8017da4:	08017ce9 	.word	0x08017ce9
 8017da8:	08017cff 	.word	0x08017cff
 8017dac:	20016eb4 	.word	0x20016eb4

08017db0 <lgc_module_conf_get>:

error_t lgc_module_conf_get(LGC_CONF_TypeDef_t *obj)
{
 8017db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017db2:	b083      	sub	sp, #12
 8017db4:	af00      	add	r7, sp, #0
 8017db6:	6078      	str	r0, [r7, #4]
    /*lock mutex*/
    osAcquireMutex(&mutex);
 8017db8:	4810      	ldr	r0, [pc, #64]	@ (8017dfc <lgc_module_conf_get+0x4c>)
 8017dba:	f000 fda3 	bl	8018904 <osAcquireMutex>
    /*copy conf*/
    memcpy(obj, &lgc_conf, sizeof(LGC_CONF_TypeDef_t));
 8017dbe:	687b      	ldr	r3, [r7, #4]
 8017dc0:	4a0f      	ldr	r2, [pc, #60]	@ (8017e00 <lgc_module_conf_get+0x50>)
 8017dc2:	4614      	mov	r4, r2
 8017dc4:	469c      	mov	ip, r3
 8017dc6:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 8017dca:	4665      	mov	r5, ip
 8017dcc:	4626      	mov	r6, r4
 8017dce:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8017dd0:	6028      	str	r0, [r5, #0]
 8017dd2:	6069      	str	r1, [r5, #4]
 8017dd4:	60aa      	str	r2, [r5, #8]
 8017dd6:	60eb      	str	r3, [r5, #12]
 8017dd8:	3410      	adds	r4, #16
 8017dda:	f10c 0c10 	add.w	ip, ip, #16
 8017dde:	4574      	cmp	r4, lr
 8017de0:	d1f3      	bne.n	8017dca <lgc_module_conf_get+0x1a>
 8017de2:	4663      	mov	r3, ip
 8017de4:	4622      	mov	r2, r4
 8017de6:	6810      	ldr	r0, [r2, #0]
 8017de8:	6018      	str	r0, [r3, #0]
    /*release mutex*/
    osReleaseMutex(&mutex);
 8017dea:	4804      	ldr	r0, [pc, #16]	@ (8017dfc <lgc_module_conf_get+0x4c>)
 8017dec:	f000 fd97 	bl	801891e <osReleaseMutex>

    return NO_ERROR;
 8017df0:	2300      	movs	r3, #0
}
 8017df2:	4618      	mov	r0, r3
 8017df4:	370c      	adds	r7, #12
 8017df6:	46bd      	mov	sp, r7
 8017df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017dfa:	bf00      	nop
 8017dfc:	20016eb4 	.word	0x20016eb4
 8017e00:	20016f14 	.word	0x20016f14

08017e04 <lgc_module_encoder_init>:
#include "lgc_module_encoder.h"

static lgc_module_encoder_callback_cb_t lgc_module_encoder_callback = NULL;

error_t lgc_module_encoder_init(lgc_module_encoder_callback_cb_t callback)
{
 8017e04:	b480      	push	{r7}
 8017e06:	b083      	sub	sp, #12
 8017e08:	af00      	add	r7, sp, #0
 8017e0a:	6078      	str	r0, [r7, #4]
    if (callback == NULL)
 8017e0c:	687b      	ldr	r3, [r7, #4]
 8017e0e:	2b00      	cmp	r3, #0
 8017e10:	d101      	bne.n	8017e16 <lgc_module_encoder_init+0x12>
    {
        return ERROR_INVALID_PARAMETER;
 8017e12:	2302      	movs	r3, #2
 8017e14:	e003      	b.n	8017e1e <lgc_module_encoder_init+0x1a>
    }

    /*register callbacks*/
    lgc_module_encoder_callback = callback;
 8017e16:	4a05      	ldr	r2, [pc, #20]	@ (8017e2c <lgc_module_encoder_init+0x28>)
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	6013      	str	r3, [r2, #0]

    return NO_ERROR;
 8017e1c:	2300      	movs	r3, #0
}
 8017e1e:	4618      	mov	r0, r3
 8017e20:	370c      	adds	r7, #12
 8017e22:	46bd      	mov	sp, r7
 8017e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e28:	4770      	bx	lr
 8017e2a:	bf00      	nop
 8017e2c:	20016f48 	.word	0x20016f48

08017e30 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8017e30:	b580      	push	{r7, lr}
 8017e32:	b082      	sub	sp, #8
 8017e34:	af00      	add	r7, sp, #0
 8017e36:	4603      	mov	r3, r0
 8017e38:	80fb      	strh	r3, [r7, #6]
    if (lgc_module_encoder_callback != NULL)
 8017e3a:	4b05      	ldr	r3, [pc, #20]	@ (8017e50 <HAL_GPIO_EXTI_Callback+0x20>)
 8017e3c:	681b      	ldr	r3, [r3, #0]
 8017e3e:	2b00      	cmp	r3, #0
 8017e40:	d002      	beq.n	8017e48 <HAL_GPIO_EXTI_Callback+0x18>
    {
        // run callback
        lgc_module_encoder_callback();
 8017e42:	4b03      	ldr	r3, [pc, #12]	@ (8017e50 <HAL_GPIO_EXTI_Callback+0x20>)
 8017e44:	681b      	ldr	r3, [r3, #0]
 8017e46:	4798      	blx	r3
    }
}
 8017e48:	bf00      	nop
 8017e4a:	3708      	adds	r7, #8
 8017e4c:	46bd      	mov	sp, r7
 8017e4e:	bd80      	pop	{r7, pc}
 8017e50:	20016f48 	.word	0x20016f48

08017e54 <lgc_interface_modbus_init>:
/**
 * @brief Initialize Modbus interface
 * @return error_t Status of initialization
 */
error_t lgc_interface_modbus_init(void)
{
 8017e54:	b580      	push	{r7, lr}
 8017e56:	b082      	sub	sp, #8
 8017e58:	af00      	add	r7, sp, #0
	error_t err = NO_ERROR;
 8017e5a:	2300      	movs	r3, #0
 8017e5c:	80fb      	strh	r3, [r7, #6]

	nmbs_platform_conf_create(&platform_conf);
 8017e5e:	482b      	ldr	r0, [pc, #172]	@ (8017f0c <lgc_interface_modbus_init+0xb8>)
 8017e60:	f7ff faaa 	bl	80173b8 <nmbs_platform_conf_create>
	platform_conf.transport = NMBS_TRANSPORT_RTU;
 8017e64:	4b29      	ldr	r3, [pc, #164]	@ (8017f0c <lgc_interface_modbus_init+0xb8>)
 8017e66:	2201      	movs	r2, #1
 8017e68:	701a      	strb	r2, [r3, #0]
	platform_conf.read = lgc_modbus_uart_read;
 8017e6a:	4b28      	ldr	r3, [pc, #160]	@ (8017f0c <lgc_interface_modbus_init+0xb8>)
 8017e6c:	4a28      	ldr	r2, [pc, #160]	@ (8017f10 <lgc_interface_modbus_init+0xbc>)
 8017e6e:	605a      	str	r2, [r3, #4]
	platform_conf.write = lgc_modbus_uart_write;
 8017e70:	4b26      	ldr	r3, [pc, #152]	@ (8017f0c <lgc_interface_modbus_init+0xb8>)
 8017e72:	4a28      	ldr	r2, [pc, #160]	@ (8017f14 <lgc_interface_modbus_init+0xc0>)
 8017e74:	609a      	str	r2, [r3, #8]
	platform_conf.arg = NULL;
 8017e76:	4b25      	ldr	r3, [pc, #148]	@ (8017f0c <lgc_interface_modbus_init+0xb8>)
 8017e78:	2200      	movs	r2, #0
 8017e7a:	611a      	str	r2, [r3, #16]

	err = nmbs_client_create(&nmbs, &platform_conf);
 8017e7c:	4923      	ldr	r1, [pc, #140]	@ (8017f0c <lgc_interface_modbus_init+0xb8>)
 8017e7e:	4826      	ldr	r0, [pc, #152]	@ (8017f18 <lgc_interface_modbus_init+0xc4>)
 8017e80:	f7ff fd5d 	bl	801793e <nmbs_client_create>
 8017e84:	4603      	mov	r3, r0
 8017e86:	80fb      	strh	r3, [r7, #6]

	nmbs_set_destination_rtu_address(&nmbs, 1); // Set Modbus slave address
 8017e88:	2101      	movs	r1, #1
 8017e8a:	4823      	ldr	r0, [pc, #140]	@ (8017f18 <lgc_interface_modbus_init+0xc4>)
 8017e8c:	f7ff faac 	bl	80173e8 <nmbs_set_destination_rtu_address>

	// set timeout
	nmbs_set_byte_timeout(&nmbs, NMBS_WRITE_TIMEOUT);
 8017e90:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8017e94:	4820      	ldr	r0, [pc, #128]	@ (8017f18 <lgc_interface_modbus_init+0xc4>)
 8017e96:	f7ff fa80 	bl	801739a <nmbs_set_byte_timeout>
	nmbs_set_read_timeout(&nmbs, NMBS_READ_TIMEOUT);
 8017e9a:	2164      	movs	r1, #100	@ 0x64
 8017e9c:	481e      	ldr	r0, [pc, #120]	@ (8017f18 <lgc_interface_modbus_init+0xc4>)
 8017e9e:	f7ff fa6d 	bl	801737c <nmbs_set_read_timeout>

	nmbs_set_byte_timeout(&nmbs, NMBS_READ_TIMEOUT);
 8017ea2:	2164      	movs	r1, #100	@ 0x64
 8017ea4:	481c      	ldr	r0, [pc, #112]	@ (8017f18 <lgc_interface_modbus_init+0xc4>)
 8017ea6:	f7ff fa78 	bl	801739a <nmbs_set_byte_timeout>

	/* init modbus mutex */
	if (osCreateMutex(&mutex) != TRUE)
 8017eaa:	481c      	ldr	r0, [pc, #112]	@ (8017f1c <lgc_interface_modbus_init+0xc8>)
 8017eac:	f000 fd12 	bl	80188d4 <osCreateMutex>
 8017eb0:	4603      	mov	r3, r0
 8017eb2:	2b01      	cmp	r3, #1
 8017eb4:	d001      	beq.n	8017eba <lgc_interface_modbus_init+0x66>
	{
		return ERROR_FAILURE;
 8017eb6:	2301      	movs	r3, #1
 8017eb8:	e024      	b.n	8017f04 <lgc_interface_modbus_init+0xb0>
	}

	/* init modbus rx semaphore */
	if (osCreateSemaphore(&modbus_rx_semaphore, 0) != TRUE)
 8017eba:	2100      	movs	r1, #0
 8017ebc:	4818      	ldr	r0, [pc, #96]	@ (8017f20 <lgc_interface_modbus_init+0xcc>)
 8017ebe:	f000 fcbb 	bl	8018838 <osCreateSemaphore>
 8017ec2:	4603      	mov	r3, r0
 8017ec4:	2b01      	cmp	r3, #1
 8017ec6:	d001      	beq.n	8017ecc <lgc_interface_modbus_init+0x78>
	{
		return ERROR_FAILURE;
 8017ec8:	2301      	movs	r3, #1
 8017eca:	e01b      	b.n	8017f04 <lgc_interface_modbus_init+0xb0>
	}

	/* init modbus rx ring buffer */
	lwrb_init(&modbus_rx_rb, modbus_rx_buffer, MODBUS_RX_BUFFER_SIZE);
 8017ecc:	2280      	movs	r2, #128	@ 0x80
 8017ece:	4915      	ldr	r1, [pc, #84]	@ (8017f24 <lgc_interface_modbus_init+0xd0>)
 8017ed0:	4815      	ldr	r0, [pc, #84]	@ (8017f28 <lgc_interface_modbus_init+0xd4>)
 8017ed2:	f7fe fe74 	bl	8016bbe <lwrb_init>

	/* register callbacks */
	HAL_UART_RegisterRxEventCallback(&huart3, lgc_modbus_rx_callback);
 8017ed6:	4915      	ldr	r1, [pc, #84]	@ (8017f2c <lgc_interface_modbus_init+0xd8>)
 8017ed8:	4815      	ldr	r0, [pc, #84]	@ (8017f30 <lgc_interface_modbus_init+0xdc>)
 8017eda:	f7f0 f80d 	bl	8007ef8 <HAL_UART_RegisterRxEventCallback>
	HAL_UART_RegisterCallback(&huart3, HAL_UART_ERROR_CB_ID, lgc_modbus_uart_error_callback);
 8017ede:	4a15      	ldr	r2, [pc, #84]	@ (8017f34 <lgc_interface_modbus_init+0xe0>)
 8017ee0:	2104      	movs	r1, #4
 8017ee2:	4813      	ldr	r0, [pc, #76]	@ (8017f30 <lgc_interface_modbus_init+0xdc>)
 8017ee4:	f7ef ff70 	bl	8007dc8 <HAL_UART_RegisterCallback>

	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 8017ee8:	2200      	movs	r2, #0
 8017eea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8017eee:	4812      	ldr	r0, [pc, #72]	@ (8017f38 <lgc_interface_modbus_init+0xe4>)
 8017ef0:	f7ea ffd0 	bl	8002e94 <HAL_GPIO_WritePin>

	// start reception
	err = HAL_UARTEx_ReceiveToIdle_DMA(&huart3, &modbus_rx_temp_buffer[0], MODBUS_RX_BUFFER_SIZE / 2);
 8017ef4:	2240      	movs	r2, #64	@ 0x40
 8017ef6:	4911      	ldr	r1, [pc, #68]	@ (8017f3c <lgc_interface_modbus_init+0xe8>)
 8017ef8:	480d      	ldr	r0, [pc, #52]	@ (8017f30 <lgc_interface_modbus_init+0xdc>)
 8017efa:	f7f0 f9d5 	bl	80082a8 <HAL_UARTEx_ReceiveToIdle_DMA>
 8017efe:	4603      	mov	r3, r0
 8017f00:	80fb      	strh	r3, [r7, #6]
	
	return err;
 8017f02:	88fb      	ldrh	r3, [r7, #6]
}
 8017f04:	4618      	mov	r0, r3
 8017f06:	3708      	adds	r7, #8
 8017f08:	46bd      	mov	sp, r7
 8017f0a:	bd80      	pop	{r7, pc}
 8017f0c:	20016f4c 	.word	0x20016f4c
 8017f10:	08017f8d 	.word	0x08017f8d
 8017f14:	08018025 	.word	0x08018025
 8017f18:	20016f64 	.word	0x20016f64
 8017f1c:	200170d0 	.word	0x200170d0
 8017f20:	2001721c 	.word	0x2001721c
 8017f24:	2001711c 	.word	0x2001711c
 8017f28:	20017104 	.word	0x20017104
 8017f2c:	080180a5 	.word	0x080180a5
 8017f30:	20015330 	.word	0x20015330
 8017f34:	08018081 	.word	0x08018081
 8017f38:	40020400 	.word	0x40020400
 8017f3c:	2001719c 	.word	0x2001719c

08017f40 <lgc_modbus_read_holding_regs>:
 * @param regs Pointer to register array
 * @param len Number of registers to read
 * @return error_t Status of operation
 */
error_t lgc_modbus_read_holding_regs(uint8_t dev, uint16_t address, uint16_t *regs, size_t len)
{
 8017f40:	b580      	push	{r7, lr}
 8017f42:	b086      	sub	sp, #24
 8017f44:	af00      	add	r7, sp, #0
 8017f46:	60ba      	str	r2, [r7, #8]
 8017f48:	607b      	str	r3, [r7, #4]
 8017f4a:	4603      	mov	r3, r0
 8017f4c:	73fb      	strb	r3, [r7, #15]
 8017f4e:	460b      	mov	r3, r1
 8017f50:	81bb      	strh	r3, [r7, #12]
	osAcquireMutex(&mutex);
 8017f52:	480c      	ldr	r0, [pc, #48]	@ (8017f84 <lgc_modbus_read_holding_regs+0x44>)
 8017f54:	f000 fcd6 	bl	8018904 <osAcquireMutex>

	nmbs_set_destination_rtu_address(&nmbs, dev);
 8017f58:	7bfb      	ldrb	r3, [r7, #15]
 8017f5a:	4619      	mov	r1, r3
 8017f5c:	480a      	ldr	r0, [pc, #40]	@ (8017f88 <lgc_modbus_read_holding_regs+0x48>)
 8017f5e:	f7ff fa43 	bl	80173e8 <nmbs_set_destination_rtu_address>

	error_t err = nmbs_read_holding_registers(&nmbs, address, len, regs);
 8017f62:	687b      	ldr	r3, [r7, #4]
 8017f64:	b29a      	uxth	r2, r3
 8017f66:	89b9      	ldrh	r1, [r7, #12]
 8017f68:	68bb      	ldr	r3, [r7, #8]
 8017f6a:	4807      	ldr	r0, [pc, #28]	@ (8017f88 <lgc_modbus_read_holding_regs+0x48>)
 8017f6c:	f7ff fd3e 	bl	80179ec <nmbs_read_holding_registers>
 8017f70:	4603      	mov	r3, r0
 8017f72:	82fb      	strh	r3, [r7, #22]

	osReleaseMutex(&mutex);
 8017f74:	4803      	ldr	r0, [pc, #12]	@ (8017f84 <lgc_modbus_read_holding_regs+0x44>)
 8017f76:	f000 fcd2 	bl	801891e <osReleaseMutex>

	return err;
 8017f7a:	8afb      	ldrh	r3, [r7, #22]
}
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	3718      	adds	r7, #24
 8017f80:	46bd      	mov	sp, r7
 8017f82:	bd80      	pop	{r7, pc}
 8017f84:	200170d0 	.word	0x200170d0
 8017f88:	20016f64 	.word	0x20016f64

08017f8c <lgc_modbus_uart_read>:
 * @param timeout Read timeout in milliseconds
 * @param args Additional arguments
 * @return int32_t Number of bytes read
 */
static int32_t lgc_modbus_uart_read(uint8_t *buffer, uint16_t count, int32_t timeout, void *args)
{
 8017f8c:	b580      	push	{r7, lr}
 8017f8e:	b084      	sub	sp, #16
 8017f90:	af00      	add	r7, sp, #0
 8017f92:	60f8      	str	r0, [r7, #12]
 8017f94:	607a      	str	r2, [r7, #4]
 8017f96:	603b      	str	r3, [r7, #0]
 8017f98:	460b      	mov	r3, r1
 8017f9a:	817b      	strh	r3, [r7, #10]
	/* Set direction for RS485 transceiver to RX mode */
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 8017f9c:	2200      	movs	r2, #0
 8017f9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8017fa2:	481c      	ldr	r0, [pc, #112]	@ (8018014 <lgc_modbus_uart_read+0x88>)
 8017fa4:	f7ea ff76 	bl	8002e94 <HAL_GPIO_WritePin>

	if(HAL_UART_Receive(&huart3, buffer, count, NMBS_READ_TIMEOUT) == HAL_OK)
 8017fa8:	897a      	ldrh	r2, [r7, #10]
 8017faa:	2364      	movs	r3, #100	@ 0x64
 8017fac:	68f9      	ldr	r1, [r7, #12]
 8017fae:	481a      	ldr	r0, [pc, #104]	@ (8018018 <lgc_modbus_uart_read+0x8c>)
 8017fb0:	f7f0 f867 	bl	8008082 <HAL_UART_Receive>
 8017fb4:	4603      	mov	r3, r0
 8017fb6:	2b00      	cmp	r3, #0
 8017fb8:	d101      	bne.n	8017fbe <lgc_modbus_uart_read+0x32>
	{
		return count;
 8017fba:	897b      	ldrh	r3, [r7, #10]
 8017fbc:	e025      	b.n	801800a <lgc_modbus_uart_read+0x7e>
	}

	if (lwrb_get_full(&modbus_rx_rb) >= count)
 8017fbe:	4817      	ldr	r0, [pc, #92]	@ (801801c <lgc_modbus_uart_read+0x90>)
 8017fc0:	f7fe ffd3 	bl	8016f6a <lwrb_get_full>
 8017fc4:	4602      	mov	r2, r0
 8017fc6:	897b      	ldrh	r3, [r7, #10]
 8017fc8:	429a      	cmp	r2, r3
 8017fca:	d307      	bcc.n	8017fdc <lgc_modbus_uart_read+0x50>
	{
		lwrb_read(&modbus_rx_rb, buffer, count);
 8017fcc:	897b      	ldrh	r3, [r7, #10]
 8017fce:	461a      	mov	r2, r3
 8017fd0:	68f9      	ldr	r1, [r7, #12]
 8017fd2:	4812      	ldr	r0, [pc, #72]	@ (801801c <lgc_modbus_uart_read+0x90>)
 8017fd4:	f7fe fed7 	bl	8016d86 <lwrb_read>
		return (int32_t)count;
 8017fd8:	897b      	ldrh	r3, [r7, #10]
 8017fda:	e016      	b.n	801800a <lgc_modbus_uart_read+0x7e>
	}
	else if (osWaitForSemaphore(&modbus_rx_semaphore, NMBS_READ_TIMEOUT) == TRUE)
 8017fdc:	2164      	movs	r1, #100	@ 0x64
 8017fde:	4810      	ldr	r0, [pc, #64]	@ (8018020 <lgc_modbus_uart_read+0x94>)
 8017fe0:	f000 fc42 	bl	8018868 <osWaitForSemaphore>
 8017fe4:	4603      	mov	r3, r0
 8017fe6:	2b01      	cmp	r3, #1
 8017fe8:	d10e      	bne.n	8018008 <lgc_modbus_uart_read+0x7c>
	{
		if (lwrb_get_full(&modbus_rx_rb) >= count)
 8017fea:	480c      	ldr	r0, [pc, #48]	@ (801801c <lgc_modbus_uart_read+0x90>)
 8017fec:	f7fe ffbd 	bl	8016f6a <lwrb_get_full>
 8017ff0:	4602      	mov	r2, r0
 8017ff2:	897b      	ldrh	r3, [r7, #10]
 8017ff4:	429a      	cmp	r2, r3
 8017ff6:	d307      	bcc.n	8018008 <lgc_modbus_uart_read+0x7c>
		{
			lwrb_read(&modbus_rx_rb, buffer, count);
 8017ff8:	897b      	ldrh	r3, [r7, #10]
 8017ffa:	461a      	mov	r2, r3
 8017ffc:	68f9      	ldr	r1, [r7, #12]
 8017ffe:	4807      	ldr	r0, [pc, #28]	@ (801801c <lgc_modbus_uart_read+0x90>)
 8018000:	f7fe fec1 	bl	8016d86 <lwrb_read>
			return (int32_t)count;
 8018004:	897b      	ldrh	r3, [r7, #10]
 8018006:	e000      	b.n	801800a <lgc_modbus_uart_read+0x7e>
		}
	}

	return 0;
 8018008:	2300      	movs	r3, #0
}
 801800a:	4618      	mov	r0, r3
 801800c:	3710      	adds	r7, #16
 801800e:	46bd      	mov	sp, r7
 8018010:	bd80      	pop	{r7, pc}
 8018012:	bf00      	nop
 8018014:	40020400 	.word	0x40020400
 8018018:	20015330 	.word	0x20015330
 801801c:	20017104 	.word	0x20017104
 8018020:	2001721c 	.word	0x2001721c

08018024 <lgc_modbus_uart_write>:
 * @param timeout Write timeout in milliseconds
 * @param args Additional arguments
 * @return int32_t Number of bytes written
 */
static int32_t lgc_modbus_uart_write(const uint8_t *buffer, uint16_t count, int32_t timeout, void *args)
{
 8018024:	b580      	push	{r7, lr}
 8018026:	b084      	sub	sp, #16
 8018028:	af00      	add	r7, sp, #0
 801802a:	60f8      	str	r0, [r7, #12]
 801802c:	607a      	str	r2, [r7, #4]
 801802e:	603b      	str	r3, [r7, #0]
 8018030:	460b      	mov	r3, r1
 8018032:	817b      	strh	r3, [r7, #10]
	/* Set direction for RS485 transceiver to TX mode */
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_SET);
 8018034:	2201      	movs	r2, #1
 8018036:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801803a:	480f      	ldr	r0, [pc, #60]	@ (8018078 <lgc_modbus_uart_write+0x54>)
 801803c:	f7ea ff2a 	bl	8002e94 <HAL_GPIO_WritePin>

	if (HAL_UART_Transmit(&huart3, (uint8_t *)buffer, count, timeout) == HAL_OK)
 8018040:	687b      	ldr	r3, [r7, #4]
 8018042:	897a      	ldrh	r2, [r7, #10]
 8018044:	68f9      	ldr	r1, [r7, #12]
 8018046:	480d      	ldr	r0, [pc, #52]	@ (801807c <lgc_modbus_uart_write+0x58>)
 8018048:	f7ef ff90 	bl	8007f6c <HAL_UART_Transmit>
 801804c:	4603      	mov	r3, r0
 801804e:	2b00      	cmp	r3, #0
 8018050:	d107      	bne.n	8018062 <lgc_modbus_uart_write+0x3e>
	{
		/* Set direction back to RX mode */
		HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 8018052:	2200      	movs	r2, #0
 8018054:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8018058:	4807      	ldr	r0, [pc, #28]	@ (8018078 <lgc_modbus_uart_write+0x54>)
 801805a:	f7ea ff1b 	bl	8002e94 <HAL_GPIO_WritePin>
		return (int32_t)count;
 801805e:	897b      	ldrh	r3, [r7, #10]
 8018060:	e006      	b.n	8018070 <lgc_modbus_uart_write+0x4c>
	}

	/* Set direction back to RX mode on error */
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 8018062:	2200      	movs	r2, #0
 8018064:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8018068:	4803      	ldr	r0, [pc, #12]	@ (8018078 <lgc_modbus_uart_write+0x54>)
 801806a:	f7ea ff13 	bl	8002e94 <HAL_GPIO_WritePin>

	return 0;
 801806e:	2300      	movs	r3, #0
}
 8018070:	4618      	mov	r0, r3
 8018072:	3710      	adds	r7, #16
 8018074:	46bd      	mov	sp, r7
 8018076:	bd80      	pop	{r7, pc}
 8018078:	40020400 	.word	0x40020400
 801807c:	20015330 	.word	0x20015330

08018080 <lgc_modbus_uart_error_callback>:
/**
 * @brief UART error callback
 * @param huart UART handle
 */
static void lgc_modbus_uart_error_callback(UART_HandleTypeDef *huart)
{
 8018080:	b580      	push	{r7, lr}
 8018082:	b082      	sub	sp, #8
 8018084:	af00      	add	r7, sp, #0
 8018086:	6078      	str	r0, [r7, #4]
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, &modbus_rx_temp_buffer[0], MODBUS_RX_BUFFER_SIZE / 2);
 8018088:	2240      	movs	r2, #64	@ 0x40
 801808a:	4904      	ldr	r1, [pc, #16]	@ (801809c <lgc_modbus_uart_error_callback+0x1c>)
 801808c:	4804      	ldr	r0, [pc, #16]	@ (80180a0 <lgc_modbus_uart_error_callback+0x20>)
 801808e:	f7f0 f90b 	bl	80082a8 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8018092:	bf00      	nop
 8018094:	3708      	adds	r7, #8
 8018096:	46bd      	mov	sp, r7
 8018098:	bd80      	pop	{r7, pc}
 801809a:	bf00      	nop
 801809c:	2001719c 	.word	0x2001719c
 80180a0:	20015330 	.word	0x20015330

080180a4 <lgc_modbus_rx_callback>:
 * @brief UART RX complete callback
 * @param huart UART handle
 * @param Pos Current position in DMA buffer
 */
static void lgc_modbus_rx_callback(UART_HandleTypeDef *huart, uint16_t Pos)
{
 80180a4:	b580      	push	{r7, lr}
 80180a6:	b082      	sub	sp, #8
 80180a8:	af00      	add	r7, sp, #0
 80180aa:	6078      	str	r0, [r7, #4]
 80180ac:	460b      	mov	r3, r1
 80180ae:	807b      	strh	r3, [r7, #2]
	/* Write data to ring buffer */
	lwrb_write(&modbus_rx_rb, &modbus_rx_temp_buffer[0], Pos);
 80180b0:	887b      	ldrh	r3, [r7, #2]
 80180b2:	461a      	mov	r2, r3
 80180b4:	4907      	ldr	r1, [pc, #28]	@ (80180d4 <lgc_modbus_rx_callback+0x30>)
 80180b6:	4808      	ldr	r0, [pc, #32]	@ (80180d8 <lgc_modbus_rx_callback+0x34>)
 80180b8:	f7fe fdb2 	bl	8016c20 <lwrb_write>

	/* Restart reception */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, &modbus_rx_temp_buffer[0], MODBUS_RX_BUFFER_SIZE / 2);
 80180bc:	2240      	movs	r2, #64	@ 0x40
 80180be:	4905      	ldr	r1, [pc, #20]	@ (80180d4 <lgc_modbus_rx_callback+0x30>)
 80180c0:	4806      	ldr	r0, [pc, #24]	@ (80180dc <lgc_modbus_rx_callback+0x38>)
 80180c2:	f7f0 f8f1 	bl	80082a8 <HAL_UARTEx_ReceiveToIdle_DMA>

	/* Release semaphore to signal data availability */
	osReleaseSemaphore(&modbus_rx_semaphore);
 80180c6:	4806      	ldr	r0, [pc, #24]	@ (80180e0 <lgc_modbus_rx_callback+0x3c>)
 80180c8:	f000 fbf8 	bl	80188bc <osReleaseSemaphore>
}
 80180cc:	bf00      	nop
 80180ce:	3708      	adds	r7, #8
 80180d0:	46bd      	mov	sp, r7
 80180d2:	bd80      	pop	{r7, pc}
 80180d4:	2001719c 	.word	0x2001719c
 80180d8:	20017104 	.word	0x20017104
 80180dc:	20015330 	.word	0x20015330
 80180e0:	2001721c 	.word	0x2001721c

080180e4 <esc_pos_init>:
static uint8_t send_command(esc_pos_printer_t *printer, const uint8_t *data, uint16_t len);
/* Public Functions Implementation */

void esc_pos_init(esc_pos_printer_t *printer, printer_write_fn write_fn,
                 printer_delay_fn delay_fn, printer_width_t printer_type)
{
 80180e4:	b580      	push	{r7, lr}
 80180e6:	b084      	sub	sp, #16
 80180e8:	af00      	add	r7, sp, #0
 80180ea:	60f8      	str	r0, [r7, #12]
 80180ec:	60b9      	str	r1, [r7, #8]
 80180ee:	607a      	str	r2, [r7, #4]
 80180f0:	70fb      	strb	r3, [r7, #3]
    if (printer && write_fn) {
 80180f2:	68fb      	ldr	r3, [r7, #12]
 80180f4:	2b00      	cmp	r3, #0
 80180f6:	d047      	beq.n	8018188 <esc_pos_init+0xa4>
 80180f8:	68bb      	ldr	r3, [r7, #8]
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	d044      	beq.n	8018188 <esc_pos_init+0xa4>
        printer->write_fn = write_fn;
 80180fe:	68fb      	ldr	r3, [r7, #12]
 8018100:	68ba      	ldr	r2, [r7, #8]
 8018102:	601a      	str	r2, [r3, #0]
        printer->delay_fn = delay_fn;
 8018104:	68fb      	ldr	r3, [r7, #12]
 8018106:	687a      	ldr	r2, [r7, #4]
 8018108:	605a      	str	r2, [r3, #4]
        printer->printer_type = printer_type;
 801810a:	68fb      	ldr	r3, [r7, #12]
 801810c:	78fa      	ldrb	r2, [r7, #3]
 801810e:	739a      	strb	r2, [r3, #14]

        // Configurar segn tipo de impresora
        switch (printer_type) {
 8018110:	78fb      	ldrb	r3, [r7, #3]
 8018112:	2b02      	cmp	r3, #2
 8018114:	d016      	beq.n	8018144 <esc_pos_init+0x60>
 8018116:	2b02      	cmp	r3, #2
 8018118:	dc1c      	bgt.n	8018154 <esc_pos_init+0x70>
 801811a:	2b00      	cmp	r3, #0
 801811c:	d002      	beq.n	8018124 <esc_pos_init+0x40>
 801811e:	2b01      	cmp	r3, #1
 8018120:	d008      	beq.n	8018134 <esc_pos_init+0x50>
 8018122:	e017      	b.n	8018154 <esc_pos_init+0x70>
            case PRINTER_57MM:
                printer->dots_width = 384;
 8018124:	68fb      	ldr	r3, [r7, #12]
 8018126:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 801812a:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 32;
 801812c:	68fb      	ldr	r3, [r7, #12]
 801812e:	2220      	movs	r2, #32
 8018130:	725a      	strb	r2, [r3, #9]
                break;
 8018132:	e017      	b.n	8018164 <esc_pos_init+0x80>
            case PRINTER_80MM:
                printer->dots_width = 576;
 8018134:	68fb      	ldr	r3, [r7, #12]
 8018136:	f44f 7210 	mov.w	r2, #576	@ 0x240
 801813a:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 48;
 801813c:	68fb      	ldr	r3, [r7, #12]
 801813e:	2230      	movs	r2, #48	@ 0x30
 8018140:	725a      	strb	r2, [r3, #9]
                break;
 8018142:	e00f      	b.n	8018164 <esc_pos_init+0x80>
            case PRINTER_112MM:
                printer->dots_width = 832;
 8018144:	68fb      	ldr	r3, [r7, #12]
 8018146:	f44f 7250 	mov.w	r2, #832	@ 0x340
 801814a:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 64;
 801814c:	68fb      	ldr	r3, [r7, #12]
 801814e:	2240      	movs	r2, #64	@ 0x40
 8018150:	725a      	strb	r2, [r3, #9]
                break;
 8018152:	e007      	b.n	8018164 <esc_pos_init+0x80>
            default:
                printer->dots_width = 384;
 8018154:	68fb      	ldr	r3, [r7, #12]
 8018156:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 801815a:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 32;
 801815c:	68fb      	ldr	r3, [r7, #12]
 801815e:	2220      	movs	r2, #32
 8018160:	725a      	strb	r2, [r3, #9]
                break;
 8018162:	bf00      	nop
        }

        // Inicializar resto de parmetros
        printer->status.column = 0;
 8018164:	68fb      	ldr	r3, [r7, #12]
 8018166:	2200      	movs	r2, #0
 8018168:	721a      	strb	r2, [r3, #8]
        printer->status.char_height = 24;
 801816a:	68fb      	ldr	r3, [r7, #12]
 801816c:	2218      	movs	r2, #24
 801816e:	729a      	strb	r2, [r3, #10]
        printer->status.line_spacing = 6;
 8018170:	68fb      	ldr	r3, [r7, #12]
 8018172:	2206      	movs	r2, #6
 8018174:	72da      	strb	r2, [r3, #11]
        printer->status.barcode_height = 50;
 8018176:	68fb      	ldr	r3, [r7, #12]
 8018178:	2232      	movs	r2, #50	@ 0x32
 801817a:	731a      	strb	r2, [r3, #12]
        printer->status.is_online = true;
 801817c:	68fb      	ldr	r3, [r7, #12]
 801817e:	2201      	movs	r2, #1
 8018180:	735a      	strb	r2, [r3, #13]

        // Resetear impresora a estado conocido
        esc_pos_reset(printer);
 8018182:	68f8      	ldr	r0, [r7, #12]
 8018184:	f000 f823 	bl	80181ce <esc_pos_reset>
    }
}
 8018188:	bf00      	nop
 801818a:	3710      	adds	r7, #16
 801818c:	46bd      	mov	sp, r7
 801818e:	bd80      	pop	{r7, pc}

08018190 <send_command>:

static uint8_t send_command(esc_pos_printer_t *printer, const uint8_t *data, uint16_t len)
{
 8018190:	b580      	push	{r7, lr}
 8018192:	b084      	sub	sp, #16
 8018194:	af00      	add	r7, sp, #0
 8018196:	60f8      	str	r0, [r7, #12]
 8018198:	60b9      	str	r1, [r7, #8]
 801819a:	4613      	mov	r3, r2
 801819c:	80fb      	strh	r3, [r7, #6]
    if (printer && printer->write_fn && printer->status.is_online) {
 801819e:	68fb      	ldr	r3, [r7, #12]
 80181a0:	2b00      	cmp	r3, #0
 80181a2:	d00f      	beq.n	80181c4 <send_command+0x34>
 80181a4:	68fb      	ldr	r3, [r7, #12]
 80181a6:	681b      	ldr	r3, [r3, #0]
 80181a8:	2b00      	cmp	r3, #0
 80181aa:	d00b      	beq.n	80181c4 <send_command+0x34>
 80181ac:	68fb      	ldr	r3, [r7, #12]
 80181ae:	7b5b      	ldrb	r3, [r3, #13]
 80181b0:	2b00      	cmp	r3, #0
 80181b2:	d007      	beq.n	80181c4 <send_command+0x34>
        return printer->write_fn((uint8_t*)data, len);
 80181b4:	68fb      	ldr	r3, [r7, #12]
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	88fa      	ldrh	r2, [r7, #6]
 80181ba:	4611      	mov	r1, r2
 80181bc:	68b8      	ldr	r0, [r7, #8]
 80181be:	4798      	blx	r3
 80181c0:	4603      	mov	r3, r0
 80181c2:	e000      	b.n	80181c6 <send_command+0x36>
    }
    return 1; // Error
 80181c4:	2301      	movs	r3, #1
}
 80181c6:	4618      	mov	r0, r3
 80181c8:	3710      	adds	r7, #16
 80181ca:	46bd      	mov	sp, r7
 80181cc:	bd80      	pop	{r7, pc}

080181ce <esc_pos_reset>:
    return status;
}


uint8_t esc_pos_reset(esc_pos_printer_t *printer)
{
 80181ce:	b580      	push	{r7, lr}
 80181d0:	b084      	sub	sp, #16
 80181d2:	af00      	add	r7, sp, #0
 80181d4:	6078      	str	r0, [r7, #4]
    uint8_t cmd[] = {ASCII_ESC, '@'};
 80181d6:	f244 031b 	movw	r3, #16411	@ 0x401b
 80181da:	81bb      	strh	r3, [r7, #12]
    printer->status.column = 0;
 80181dc:	687b      	ldr	r3, [r7, #4]
 80181de:	2200      	movs	r2, #0
 80181e0:	721a      	strb	r2, [r3, #8]
    return send_command(printer, cmd, sizeof(cmd));
 80181e2:	f107 030c 	add.w	r3, r7, #12
 80181e6:	2202      	movs	r2, #2
 80181e8:	4619      	mov	r1, r3
 80181ea:	6878      	ldr	r0, [r7, #4]
 80181ec:	f7ff ffd0 	bl	8018190 <send_command>
 80181f0:	4603      	mov	r3, r0
}
 80181f2:	4618      	mov	r0, r3
 80181f4:	3710      	adds	r7, #16
 80181f6:	46bd      	mov	sp, r7
 80181f8:	bd80      	pop	{r7, pc}

080181fa <esc_pos_cut>:
    printer->status.column = 0;
    return send_command(printer, cmd, sizeof(cmd));
}

uint8_t esc_pos_cut(esc_pos_printer_t *printer, bool partial)
{
 80181fa:	b580      	push	{r7, lr}
 80181fc:	b084      	sub	sp, #16
 80181fe:	af00      	add	r7, sp, #0
 8018200:	6078      	str	r0, [r7, #4]
 8018202:	460b      	mov	r3, r1
 8018204:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd[] = {ASCII_GS, 'V', partial ? 65 : 66, 0};
 8018206:	231d      	movs	r3, #29
 8018208:	733b      	strb	r3, [r7, #12]
 801820a:	2356      	movs	r3, #86	@ 0x56
 801820c:	737b      	strb	r3, [r7, #13]
 801820e:	78fb      	ldrb	r3, [r7, #3]
 8018210:	2b00      	cmp	r3, #0
 8018212:	d001      	beq.n	8018218 <esc_pos_cut+0x1e>
 8018214:	2341      	movs	r3, #65	@ 0x41
 8018216:	e000      	b.n	801821a <esc_pos_cut+0x20>
 8018218:	2342      	movs	r3, #66	@ 0x42
 801821a:	73bb      	strb	r3, [r7, #14]
 801821c:	2300      	movs	r3, #0
 801821e:	73fb      	strb	r3, [r7, #15]
    return send_command(printer, cmd, sizeof(cmd));
 8018220:	f107 030c 	add.w	r3, r7, #12
 8018224:	2204      	movs	r2, #4
 8018226:	4619      	mov	r1, r3
 8018228:	6878      	ldr	r0, [r7, #4]
 801822a:	f7ff ffb1 	bl	8018190 <send_command>
 801822e:	4603      	mov	r3, r0
}
 8018230:	4618      	mov	r0, r3
 8018232:	3710      	adds	r7, #16
 8018234:	46bd      	mov	sp, r7
 8018236:	bd80      	pop	{r7, pc}

08018238 <esc_pos_set_align>:
}

/* Text Formatting Functions */

uint8_t esc_pos_set_align(esc_pos_printer_t *printer, align_t align)
{
 8018238:	b580      	push	{r7, lr}
 801823a:	b084      	sub	sp, #16
 801823c:	af00      	add	r7, sp, #0
 801823e:	6078      	str	r0, [r7, #4]
 8018240:	460b      	mov	r3, r1
 8018242:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd[] = {ASCII_ESC, 'a', (uint8_t)align};
 8018244:	231b      	movs	r3, #27
 8018246:	733b      	strb	r3, [r7, #12]
 8018248:	2361      	movs	r3, #97	@ 0x61
 801824a:	737b      	strb	r3, [r7, #13]
 801824c:	78fb      	ldrb	r3, [r7, #3]
 801824e:	73bb      	strb	r3, [r7, #14]
    return send_command(printer, cmd, sizeof(cmd));
 8018250:	f107 030c 	add.w	r3, r7, #12
 8018254:	2203      	movs	r2, #3
 8018256:	4619      	mov	r1, r3
 8018258:	6878      	ldr	r0, [r7, #4]
 801825a:	f7ff ff99 	bl	8018190 <send_command>
 801825e:	4603      	mov	r3, r0
}
 8018260:	4618      	mov	r0, r3
 8018262:	3710      	adds	r7, #16
 8018264:	46bd      	mov	sp, r7
 8018266:	bd80      	pop	{r7, pc}

08018268 <esc_pos_print_text>:
}

/* Utility Functions */

uint8_t esc_pos_print_text(esc_pos_printer_t *printer, const char *text)
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b086      	sub	sp, #24
 801826c:	af00      	add	r7, sp, #0
 801826e:	6078      	str	r0, [r7, #4]
 8018270:	6039      	str	r1, [r7, #0]
    size_t len = strlen(text);
 8018272:	6838      	ldr	r0, [r7, #0]
 8018274:	f7e8 f8f0 	bl	8000458 <strlen>
 8018278:	6138      	str	r0, [r7, #16]
    uint8_t status = send_command(printer, (uint8_t*)text, len);
 801827a:	693b      	ldr	r3, [r7, #16]
 801827c:	b29b      	uxth	r3, r3
 801827e:	461a      	mov	r2, r3
 8018280:	6839      	ldr	r1, [r7, #0]
 8018282:	6878      	ldr	r0, [r7, #4]
 8018284:	f7ff ff84 	bl	8018190 <send_command>
 8018288:	4603      	mov	r3, r0
 801828a:	73fb      	strb	r3, [r7, #15]

    // Update column position
    for (size_t i = 0; i < len; i++) {
 801828c:	2300      	movs	r3, #0
 801828e:	617b      	str	r3, [r7, #20]
 8018290:	e031      	b.n	80182f6 <esc_pos_print_text+0x8e>
        if (text[i] == '\n' || text[i] == '\r') {
 8018292:	683a      	ldr	r2, [r7, #0]
 8018294:	697b      	ldr	r3, [r7, #20]
 8018296:	4413      	add	r3, r2
 8018298:	781b      	ldrb	r3, [r3, #0]
 801829a:	2b0a      	cmp	r3, #10
 801829c:	d005      	beq.n	80182aa <esc_pos_print_text+0x42>
 801829e:	683a      	ldr	r2, [r7, #0]
 80182a0:	697b      	ldr	r3, [r7, #20]
 80182a2:	4413      	add	r3, r2
 80182a4:	781b      	ldrb	r3, [r3, #0]
 80182a6:	2b0d      	cmp	r3, #13
 80182a8:	d103      	bne.n	80182b2 <esc_pos_print_text+0x4a>
            printer->status.column = 0;
 80182aa:	687b      	ldr	r3, [r7, #4]
 80182ac:	2200      	movs	r2, #0
 80182ae:	721a      	strb	r2, [r3, #8]
 80182b0:	e01e      	b.n	80182f0 <esc_pos_print_text+0x88>
        } else if (text[i] == '\t') {
 80182b2:	683a      	ldr	r2, [r7, #0]
 80182b4:	697b      	ldr	r3, [r7, #20]
 80182b6:	4413      	add	r3, r2
 80182b8:	781b      	ldrb	r3, [r3, #0]
 80182ba:	2b09      	cmp	r3, #9
 80182bc:	d109      	bne.n	80182d2 <esc_pos_print_text+0x6a>
            printer->status.column = (printer->status.column + 4) & 0xFC;
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	7a1b      	ldrb	r3, [r3, #8]
 80182c2:	3304      	adds	r3, #4
 80182c4:	b2db      	uxtb	r3, r3
 80182c6:	f023 0303 	bic.w	r3, r3, #3
 80182ca:	b2da      	uxtb	r2, r3
 80182cc:	687b      	ldr	r3, [r7, #4]
 80182ce:	721a      	strb	r2, [r3, #8]
 80182d0:	e00e      	b.n	80182f0 <esc_pos_print_text+0x88>
        } else {
            printer->status.column++;
 80182d2:	687b      	ldr	r3, [r7, #4]
 80182d4:	7a1b      	ldrb	r3, [r3, #8]
 80182d6:	3301      	adds	r3, #1
 80182d8:	b2da      	uxtb	r2, r3
 80182da:	687b      	ldr	r3, [r7, #4]
 80182dc:	721a      	strb	r2, [r3, #8]
            if (printer->status.column >= printer->status.max_column) {
 80182de:	687b      	ldr	r3, [r7, #4]
 80182e0:	7a1a      	ldrb	r2, [r3, #8]
 80182e2:	687b      	ldr	r3, [r7, #4]
 80182e4:	7a5b      	ldrb	r3, [r3, #9]
 80182e6:	429a      	cmp	r2, r3
 80182e8:	d302      	bcc.n	80182f0 <esc_pos_print_text+0x88>
                printer->status.column = 0;
 80182ea:	687b      	ldr	r3, [r7, #4]
 80182ec:	2200      	movs	r2, #0
 80182ee:	721a      	strb	r2, [r3, #8]
    for (size_t i = 0; i < len; i++) {
 80182f0:	697b      	ldr	r3, [r7, #20]
 80182f2:	3301      	adds	r3, #1
 80182f4:	617b      	str	r3, [r7, #20]
 80182f6:	697a      	ldr	r2, [r7, #20]
 80182f8:	693b      	ldr	r3, [r7, #16]
 80182fa:	429a      	cmp	r2, r3
 80182fc:	d3c9      	bcc.n	8018292 <esc_pos_print_text+0x2a>
            }
        }
    }

    return status;
 80182fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8018300:	4618      	mov	r0, r3
 8018302:	3718      	adds	r7, #24
 8018304:	46bd      	mov	sp, r7
 8018306:	bd80      	pop	{r7, pc}

08018308 <lgc_interface_printer_init>:
//-------------------------------------------------------------------
// public function
//-------------------------------------------------------------------

uint8_t lgc_interface_printer_init(void )
{
 8018308:	b590      	push	{r4, r7, lr}
 801830a:	b087      	sub	sp, #28
 801830c:	af00      	add	r7, sp, #0
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 801830e:	4b17      	ldr	r3, [pc, #92]	@ (801836c <lgc_interface_printer_init+0x64>)
 8018310:	1d3c      	adds	r4, r7, #4
 8018312:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018314:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint8_t ret = UX_SUCCESS;
 8018318:	2300      	movs	r3, #0
 801831a:	75fb      	strb	r3, [r7, #23]

    /* register a callback error function */
    _ux_utility_error_callback_register(&ux_host_error_callback);
 801831c:	4814      	ldr	r0, [pc, #80]	@ (8018370 <lgc_interface_printer_init+0x68>)
 801831e:	f7f9 fb11 	bl	8011944 <_ux_utility_error_callback_register>

    /// queu create
    if (osCreateQueue(&MsgQueue, "ux queue", sizeof(ux_app_devInfotypeDef), APP_QUEUE_SIZE) != TRUE)
 8018322:	2303      	movs	r3, #3
 8018324:	2202      	movs	r2, #2
 8018326:	4913      	ldr	r1, [pc, #76]	@ (8018374 <lgc_interface_printer_init+0x6c>)
 8018328:	4813      	ldr	r0, [pc, #76]	@ (8018378 <lgc_interface_printer_init+0x70>)
 801832a:	f000 fb03 	bl	8018934 <osCreateQueue>
 801832e:	4603      	mov	r3, r0
 8018330:	2b01      	cmp	r3, #1
 8018332:	d001      	beq.n	8018338 <lgc_interface_printer_init+0x30>
    {
        STM32_LOGE(TAG, "Error ux app queue");

        return UX_ERROR;
 8018334:	23ff      	movs	r3, #255	@ 0xff
 8018336:	e014      	b.n	8018362 <lgc_interface_printer_init+0x5a>
    }
    /*create task*/

    params.stackSize = USBX_APP_STACK_SIZE / 4;
 8018338:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801833c:	60fb      	str	r3, [r7, #12]
    params.priority = 10;
 801833e:	230a      	movs	r3, #10
 8018340:	613b      	str	r3, [r7, #16]
    ux_app_task = osCreateTask("ux app", usbx_app_thread_entry, 0, &params);
 8018342:	1d3b      	adds	r3, r7, #4
 8018344:	2200      	movs	r2, #0
 8018346:	490d      	ldr	r1, [pc, #52]	@ (801837c <lgc_interface_printer_init+0x74>)
 8018348:	480d      	ldr	r0, [pc, #52]	@ (8018380 <lgc_interface_printer_init+0x78>)
 801834a:	f000 f977 	bl	801863c <osCreateTask>
 801834e:	4603      	mov	r3, r0
 8018350:	4a0c      	ldr	r2, [pc, #48]	@ (8018384 <lgc_interface_printer_init+0x7c>)
 8018352:	6013      	str	r3, [r2, #0]
    if (ux_app_task == NULL)
 8018354:	4b0b      	ldr	r3, [pc, #44]	@ (8018384 <lgc_interface_printer_init+0x7c>)
 8018356:	681b      	ldr	r3, [r3, #0]
 8018358:	2b00      	cmp	r3, #0
 801835a:	d101      	bne.n	8018360 <lgc_interface_printer_init+0x58>
    {
        STM32_LOGE(TAG, "Error create ux app");
        ret = UX_ERROR;
 801835c:	23ff      	movs	r3, #255	@ 0xff
 801835e:	75fb      	strb	r3, [r7, #23]
    }

    return ret;
 8018360:	7dfb      	ldrb	r3, [r7, #23]
}
 8018362:	4618      	mov	r0, r3
 8018364:	371c      	adds	r7, #28
 8018366:	46bd      	mov	sp, r7
 8018368:	bd90      	pop	{r4, r7, pc}
 801836a:	bf00      	nop
 801836c:	08019060 	.word	0x08019060
 8018370:	0801845d 	.word	0x0801845d
 8018374:	08018f6c 	.word	0x08018f6c
 8018378:	20017238 	.word	0x20017238
 801837c:	080183ed 	.word	0x080183ed
 8018380:	08018f78 	.word	0x08018f78
 8018384:	20017274 	.word	0x20017274

08018388 <lgc_interface_printer_writeData>:


uint8_t lgc_interface_printer_writeData(uint8_t *d, uint16_t len)
{
 8018388:	b580      	push	{r7, lr}
 801838a:	b084      	sub	sp, #16
 801838c:	af00      	add	r7, sp, #0
 801838e:	6078      	str	r0, [r7, #4]
 8018390:	460b      	mov	r3, r1
 8018392:	807b      	strh	r3, [r7, #2]
    ULONG actual_length;
    UINT status;
    if (printer == NULL)
 8018394:	4b0e      	ldr	r3, [pc, #56]	@ (80183d0 <lgc_interface_printer_writeData+0x48>)
 8018396:	681b      	ldr	r3, [r3, #0]
 8018398:	2b00      	cmp	r3, #0
 801839a:	d101      	bne.n	80183a0 <lgc_interface_printer_writeData+0x18>
    {
        STM32_LOGE(TAG, "Error Write Data");

        return UX_ERROR;
 801839c:	23ff      	movs	r3, #255	@ 0xff
 801839e:	e012      	b.n	80183c6 <lgc_interface_printer_writeData+0x3e>
    }
    status = ux_host_class_printer_write(printer, d, len, &actual_length);
 80183a0:	4b0b      	ldr	r3, [pc, #44]	@ (80183d0 <lgc_interface_printer_writeData+0x48>)
 80183a2:	6818      	ldr	r0, [r3, #0]
 80183a4:	887a      	ldrh	r2, [r7, #2]
 80183a6:	f107 0308 	add.w	r3, r7, #8
 80183aa:	6879      	ldr	r1, [r7, #4]
 80183ac:	f7fa fa1d 	bl	80127ea <_ux_host_class_printer_write>
 80183b0:	60f8      	str	r0, [r7, #12]
    if (status == UX_SUCCESS && actual_length == len)
 80183b2:	68fb      	ldr	r3, [r7, #12]
 80183b4:	2b00      	cmp	r3, #0
 80183b6:	d105      	bne.n	80183c4 <lgc_interface_printer_writeData+0x3c>
 80183b8:	887a      	ldrh	r2, [r7, #2]
 80183ba:	68bb      	ldr	r3, [r7, #8]
 80183bc:	429a      	cmp	r2, r3
 80183be:	d101      	bne.n	80183c4 <lgc_interface_printer_writeData+0x3c>
    {
        return UX_SUCCESS;
 80183c0:	2300      	movs	r3, #0
 80183c2:	e000      	b.n	80183c6 <lgc_interface_printer_writeData+0x3e>
    }
    return UX_ERROR;
 80183c4:	23ff      	movs	r3, #255	@ 0xff
}
 80183c6:	4618      	mov	r0, r3
 80183c8:	3710      	adds	r7, #16
 80183ca:	46bd      	mov	sp, r7
 80183cc:	bd80      	pop	{r7, pc}
 80183ce:	bf00      	nop
 80183d0:	20017270 	.word	0x20017270

080183d4 <lgc_interface_printer_connected>:

uint8_t lgc_interface_printer_connected(void)
{
 80183d4:	b480      	push	{r7}
 80183d6:	af00      	add	r7, sp, #0
	return lgc_printer_status;
 80183d8:	4b03      	ldr	r3, [pc, #12]	@ (80183e8 <lgc_interface_printer_connected+0x14>)
 80183da:	781b      	ldrb	r3, [r3, #0]
}
 80183dc:	4618      	mov	r0, r3
 80183de:	46bd      	mov	sp, r7
 80183e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183e4:	4770      	bx	lr
 80183e6:	bf00      	nop
 80183e8:	20017278 	.word	0x20017278

080183ec <usbx_app_thread_entry>:
//-------------------------------------------------------------------
// private function definition
//-------------------------------------------------------------------
static void usbx_app_thread_entry(void *arg)
{
 80183ec:	b580      	push	{r7, lr}
 80183ee:	b086      	sub	sp, #24
 80183f0:	af00      	add	r7, sp, #0
 80183f2:	6078      	str	r0, [r7, #4]
    ULONG status;
    ux_app_devInfotypeDef ux_dev_info;
    ULONG printer_status;
    /* Initialize USBX_Host */
    MX_USB_Host_Init();
 80183f4:	f000 f858 	bl	80184a8 <MX_USB_Host_Init>
    STM32_LOGI(TAG, "Starting PRINTER Application");
    STM32_LOGI(TAG, "Connect your PRINTER Device");

    for (;;)
    {
        if (osReceiveFromQueue(&MsgQueue, &ux_dev_info, INFINITE_DELAY) != TRUE)
 80183f8:	f107 0310 	add.w	r3, r7, #16
 80183fc:	f04f 32ff 	mov.w	r2, #4294967295
 8018400:	4619      	mov	r1, r3
 8018402:	4813      	ldr	r0, [pc, #76]	@ (8018450 <usbx_app_thread_entry+0x64>)
 8018404:	f000 faf2 	bl	80189ec <osReceiveFromQueue>
 8018408:	4603      	mov	r3, r0
 801840a:	2b01      	cmp	r3, #1
 801840c:	d11d      	bne.n	801844a <usbx_app_thread_entry+0x5e>
            STM32_LOGE(TAG, "Error receive MsQueue");

            continue;
        }

        if (ux_dev_info.Dev_state == Device_connected)
 801840e:	7c7b      	ldrb	r3, [r7, #17]
 8018410:	2b02      	cmp	r3, #2
 8018412:	d116      	bne.n	8018442 <usbx_app_thread_entry+0x56>
        {
            switch (ux_dev_info.Device_Type)
 8018414:	7c3b      	ldrb	r3, [r7, #16]
 8018416:	2b03      	cmp	r3, #3
 8018418:	d002      	beq.n	8018420 <usbx_app_thread_entry+0x34>
 801841a:	2b04      	cmp	r3, #4
 801841c:	d00d      	beq.n	801843a <usbx_app_thread_entry+0x4e>
                STM32_LOGI(TAG, "Unsupported USB device");
                lgc_printer_status = 0;
                break;

            default:
                break;
 801841e:	e015      	b.n	801844c <usbx_app_thread_entry+0x60>
                status = ux_host_class_printer_status_get(printer, &printer_status);
 8018420:	4b0c      	ldr	r3, [pc, #48]	@ (8018454 <usbx_app_thread_entry+0x68>)
 8018422:	681b      	ldr	r3, [r3, #0]
 8018424:	f107 020c 	add.w	r2, r7, #12
 8018428:	4611      	mov	r1, r2
 801842a:	4618      	mov	r0, r3
 801842c:	f7fa f936 	bl	801269c <_ux_host_class_printer_status_get>
 8018430:	6178      	str	r0, [r7, #20]
                lgc_printer_status = 1;
 8018432:	4b09      	ldr	r3, [pc, #36]	@ (8018458 <usbx_app_thread_entry+0x6c>)
 8018434:	2201      	movs	r2, #1
 8018436:	701a      	strb	r2, [r3, #0]
                break;
 8018438:	e008      	b.n	801844c <usbx_app_thread_entry+0x60>
                lgc_printer_status = 0;
 801843a:	4b07      	ldr	r3, [pc, #28]	@ (8018458 <usbx_app_thread_entry+0x6c>)
 801843c:	2200      	movs	r2, #0
 801843e:	701a      	strb	r2, [r3, #0]
                break;
 8018440:	e004      	b.n	801844c <usbx_app_thread_entry+0x60>
            }
        }
        else
        {
            /* clear hid_client local instance */
            printer = NULL;
 8018442:	4b04      	ldr	r3, [pc, #16]	@ (8018454 <usbx_app_thread_entry+0x68>)
 8018444:	2200      	movs	r2, #0
 8018446:	601a      	str	r2, [r3, #0]
 8018448:	e7d6      	b.n	80183f8 <usbx_app_thread_entry+0xc>
            continue;
 801844a:	bf00      	nop
        if (osReceiveFromQueue(&MsgQueue, &ux_dev_info, INFINITE_DELAY) != TRUE)
 801844c:	e7d4      	b.n	80183f8 <usbx_app_thread_entry+0xc>
 801844e:	bf00      	nop
 8018450:	20017238 	.word	0x20017238
 8018454:	20017270 	.word	0x20017270
 8018458:	20017278 	.word	0x20017278

0801845c <ux_host_error_callback>:
        }
    }
}

static VOID ux_host_error_callback(UINT system_level, UINT system_context, UINT error_code)
{
 801845c:	b580      	push	{r7, lr}
 801845e:	b086      	sub	sp, #24
 8018460:	af00      	add	r7, sp, #0
 8018462:	60f8      	str	r0, [r7, #12]
 8018464:	60b9      	str	r1, [r7, #8]
 8018466:	607a      	str	r2, [r7, #4]
    ux_app_devInfotypeDef msg;
    switch (error_code)
 8018468:	687b      	ldr	r3, [r7, #4]
 801846a:	2b44      	cmp	r3, #68	@ 0x44
 801846c:	d003      	beq.n	8018476 <ux_host_error_callback+0x1a>
 801846e:	687b      	ldr	r3, [r7, #4]
 8018470:	2b5f      	cmp	r3, #95	@ 0x5f
 8018472:	d00c      	beq.n	801848e <ux_host_error_callback+0x32>
        STM32_LOGI(TAG, "USB Device disconnected");
        lgc_printer_status = 0;
        break;

    default:
        break;
 8018474:	e00f      	b.n	8018496 <ux_host_error_callback+0x3a>
        msg.Device_Type = Unknown_Device;
 8018476:	2304      	movs	r3, #4
 8018478:	753b      	strb	r3, [r7, #20]
        msg.Dev_state = Device_connected;
 801847a:	2302      	movs	r3, #2
 801847c:	757b      	strb	r3, [r7, #21]
        osSendToQueue(&MsgQueue, &msg, 0);
 801847e:	f107 0314 	add.w	r3, r7, #20
 8018482:	2200      	movs	r2, #0
 8018484:	4619      	mov	r1, r3
 8018486:	4806      	ldr	r0, [pc, #24]	@ (80184a0 <ux_host_error_callback+0x44>)
 8018488:	f000 fa88 	bl	801899c <osSendToQueue>
        break;
 801848c:	e003      	b.n	8018496 <ux_host_error_callback+0x3a>
        lgc_printer_status = 0;
 801848e:	4b05      	ldr	r3, [pc, #20]	@ (80184a4 <ux_host_error_callback+0x48>)
 8018490:	2200      	movs	r2, #0
 8018492:	701a      	strb	r2, [r3, #0]
        break;
 8018494:	bf00      	nop
    }
}
 8018496:	bf00      	nop
 8018498:	3718      	adds	r7, #24
 801849a:	46bd      	mov	sp, r7
 801849c:	bd80      	pop	{r7, pc}
 801849e:	bf00      	nop
 80184a0:	20017238 	.word	0x20017238
 80184a4:	20017278 	.word	0x20017278

080184a8 <MX_USB_Host_Init>:

static UINT MX_USB_Host_Init(void)
{
 80184a8:	b580      	push	{r7, lr}
 80184aa:	b082      	sub	sp, #8
 80184ac:	af00      	add	r7, sp, #0
    UINT ret = UX_SUCCESS;
 80184ae:	2300      	movs	r3, #0
 80184b0:	607b      	str	r3, [r7, #4]

    /* The code below is required for installing the host portion of USBX. */
    if (ux_host_stack_initialize(ux_host_event_callback) != UX_SUCCESS)
 80184b2:	4815      	ldr	r0, [pc, #84]	@ (8018508 <MX_USB_Host_Init+0x60>)
 80184b4:	f7f8 fa92 	bl	80109dc <_ux_host_stack_initialize>
 80184b8:	4603      	mov	r3, r0
 80184ba:	2b00      	cmp	r3, #0
 80184bc:	d001      	beq.n	80184c2 <MX_USB_Host_Init+0x1a>
    {
        return UX_ERROR;
 80184be:	23ff      	movs	r3, #255	@ 0xff
 80184c0:	e01d      	b.n	80184fe <MX_USB_Host_Init+0x56>
    }
    /* Register printer class. */
    if (ux_host_stack_class_register(_ux_system_host_class_printer_name,
 80184c2:	4912      	ldr	r1, [pc, #72]	@ (801850c <MX_USB_Host_Init+0x64>)
 80184c4:	4812      	ldr	r0, [pc, #72]	@ (8018510 <MX_USB_Host_Init+0x68>)
 80184c6:	f7f7 fc5f 	bl	800fd88 <_ux_host_stack_class_register>
 80184ca:	4603      	mov	r3, r0
 80184cc:	2b00      	cmp	r3, #0
 80184ce:	d001      	beq.n	80184d4 <MX_USB_Host_Init+0x2c>
                                     _ux_host_class_printer_entry) != UX_SUCCESS)
    {
        return UX_ERROR;
 80184d0:	23ff      	movs	r3, #255	@ 0xff
 80184d2:	e014      	b.n	80184fe <MX_USB_Host_Init+0x56>
    }
    /* Get an instance of the printer class. */

    /* Initialize the LL driver */
    MX_USB_OTG_FS_HCD_Init();
 80184d4:	f7e9 fc26 	bl	8001d24 <MX_USB_OTG_FS_HCD_Init>
    /* Register all the USB host controllers available in this system.  */
    if (ux_host_stack_hcd_register(_ux_system_host_hcd_stm32_name,
 80184d8:	4b0e      	ldr	r3, [pc, #56]	@ (8018514 <MX_USB_Host_Init+0x6c>)
 80184da:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80184de:	490e      	ldr	r1, [pc, #56]	@ (8018518 <MX_USB_Host_Init+0x70>)
 80184e0:	480e      	ldr	r0, [pc, #56]	@ (801851c <MX_USB_Host_Init+0x74>)
 80184e2:	f7f8 f9ff 	bl	80108e4 <_ux_host_stack_hcd_register>
 80184e6:	4603      	mov	r3, r0
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	d001      	beq.n	80184f0 <MX_USB_Host_Init+0x48>
                                   _ux_hcd_stm32_initialize, USB_OTG_FS_PERIPH_BASE,
                                   (ULONG)&hhcd_USB_OTG_FS) != UX_SUCCESS)
    {
        return UX_ERROR;
 80184ec:	23ff      	movs	r3, #255	@ 0xff
 80184ee:	e006      	b.n	80184fe <MX_USB_Host_Init+0x56>
    }

    /* Drive vbus */
    USBH_DriverVBUS(USB_VBUS_TRUE);
 80184f0:	2001      	movs	r0, #1
 80184f2:	f000 f815 	bl	8018520 <USBH_DriverVBUS>

    /* Enable USB Global Interrupt*/
    HAL_HCD_Start(&hhcd_USB_OTG_FS);
 80184f6:	4807      	ldr	r0, [pc, #28]	@ (8018514 <MX_USB_Host_Init+0x6c>)
 80184f8:	f7eb f902 	bl	8003700 <HAL_HCD_Start>
    return ret;
 80184fc:	687b      	ldr	r3, [r7, #4]
}
 80184fe:	4618      	mov	r0, r3
 8018500:	3708      	adds	r7, #8
 8018502:	46bd      	mov	sp, r7
 8018504:	bd80      	pop	{r7, pc}
 8018506:	bf00      	nop
 8018508:	08018539 	.word	0x08018539
 801850c:	080124b7 	.word	0x080124b7
 8018510:	20000010 	.word	0x20000010
 8018514:	200155a0 	.word	0x200155a0
 8018518:	08013131 	.word	0x08013131
 801851c:	20000028 	.word	0x20000028

08018520 <USBH_DriverVBUS>:
static void USBH_DriverVBUS(uint8_t state)
{
 8018520:	b580      	push	{r7, lr}
 8018522:	b082      	sub	sp, #8
 8018524:	af00      	add	r7, sp, #0
 8018526:	4603      	mov	r3, r0
 8018528:	71fb      	strb	r3, [r7, #7]
    }
    else
    {
    }

    HAL_Delay(200);
 801852a:	20c8      	movs	r0, #200	@ 0xc8
 801852c:	f7e9 fd0a 	bl	8001f44 <HAL_Delay>
}
 8018530:	bf00      	nop
 8018532:	3708      	adds	r7, #8
 8018534:	46bd      	mov	sp, r7
 8018536:	bd80      	pop	{r7, pc}

08018538 <ux_host_event_callback>:
static UINT ux_host_event_callback(ULONG event, UX_HOST_CLASS *Current_class, VOID *Current_instance)
{
 8018538:	b590      	push	{r4, r7, lr}
 801853a:	b089      	sub	sp, #36	@ 0x24
 801853c:	af00      	add	r7, sp, #0
 801853e:	60f8      	str	r0, [r7, #12]
 8018540:	60b9      	str	r1, [r7, #8]
 8018542:	607a      	str	r2, [r7, #4]
    UINT status;
    UX_HOST_CLASS *printer_class;
    ux_app_devInfotypeDef msg;
    switch (event)
 8018544:	68fb      	ldr	r3, [r7, #12]
 8018546:	2b81      	cmp	r3, #129	@ 0x81
 8018548:	d061      	beq.n	801860e <ux_host_event_callback+0xd6>
 801854a:	68fb      	ldr	r3, [r7, #12]
 801854c:	2b81      	cmp	r3, #129	@ 0x81
 801854e:	d860      	bhi.n	8018612 <ux_host_event_callback+0xda>
 8018550:	68fb      	ldr	r3, [r7, #12]
 8018552:	2b5f      	cmp	r3, #95	@ 0x5f
 8018554:	d05f      	beq.n	8018616 <ux_host_event_callback+0xde>
 8018556:	68fb      	ldr	r3, [r7, #12]
 8018558:	2b5f      	cmp	r3, #95	@ 0x5f
 801855a:	d85a      	bhi.n	8018612 <ux_host_event_callback+0xda>
 801855c:	68fb      	ldr	r3, [r7, #12]
 801855e:	2b01      	cmp	r3, #1
 8018560:	d003      	beq.n	801856a <ux_host_event_callback+0x32>
 8018562:	68fb      	ldr	r3, [r7, #12]
 8018564:	2b02      	cmp	r3, #2
 8018566:	d046      	beq.n	80185f6 <ux_host_event_callback+0xbe>
        break;
    case UX_NO_DEVICE_CONNECTED:
        STM32_LOGI(TAG, "Printer disconnected");
        break;
    default:
        break;
 8018568:	e053      	b.n	8018612 <ux_host_event_callback+0xda>
        status = ux_host_stack_class_get(_ux_system_host_class_printer_name, &printer_class);
 801856a:	f107 0318 	add.w	r3, r7, #24
 801856e:	4619      	mov	r1, r3
 8018570:	482e      	ldr	r0, [pc, #184]	@ (801862c <ux_host_event_callback+0xf4>)
 8018572:	f7f7 fb55 	bl	800fc20 <_ux_host_stack_class_get>
 8018576:	61f8      	str	r0, [r7, #28]
        if (status == UX_SUCCESS)
 8018578:	69fb      	ldr	r3, [r7, #28]
 801857a:	2b00      	cmp	r3, #0
 801857c:	d14d      	bne.n	801861a <ux_host_event_callback+0xe2>
            if ((printer_class == Current_class) && (printer == NULL))
 801857e:	69bb      	ldr	r3, [r7, #24]
 8018580:	68ba      	ldr	r2, [r7, #8]
 8018582:	429a      	cmp	r2, r3
 8018584:	d149      	bne.n	801861a <ux_host_event_callback+0xe2>
 8018586:	4b2a      	ldr	r3, [pc, #168]	@ (8018630 <ux_host_event_callback+0xf8>)
 8018588:	681b      	ldr	r3, [r3, #0]
 801858a:	2b00      	cmp	r3, #0
 801858c:	d145      	bne.n	801861a <ux_host_event_callback+0xe2>
                printer = Current_instance;
 801858e:	4a28      	ldr	r2, [pc, #160]	@ (8018630 <ux_host_event_callback+0xf8>)
 8018590:	687b      	ldr	r3, [r7, #4]
 8018592:	6013      	str	r3, [r2, #0]
                if (printer->ux_host_class_printer_class->ux_host_class_status != (ULONG)UX_HOST_CLASS_INSTANCE_LIVE)
 8018594:	4b26      	ldr	r3, [pc, #152]	@ (8018630 <ux_host_event_callback+0xf8>)
 8018596:	681b      	ldr	r3, [r3, #0]
 8018598:	685b      	ldr	r3, [r3, #4]
 801859a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801859c:	2b01      	cmp	r3, #1
 801859e:	d002      	beq.n	80185a6 <ux_host_event_callback+0x6e>
                    msg.Device_Type = Unknown_Device;
 80185a0:	2304      	movs	r3, #4
 80185a2:	753b      	strb	r3, [r7, #20]
        break;
 80185a4:	e039      	b.n	801861a <ux_host_event_callback+0xe2>
                else if (ux_utility_memory_compare(printer->ux_host_class_printer_class->ux_host_class_name,
 80185a6:	4b22      	ldr	r3, [pc, #136]	@ (8018630 <ux_host_event_callback+0xf8>)
 80185a8:	681b      	ldr	r3, [r3, #0]
 80185aa:	685b      	ldr	r3, [r3, #4]
 80185ac:	461c      	mov	r4, r3
 80185ae:	481f      	ldr	r0, [pc, #124]	@ (801862c <ux_host_event_callback+0xf4>)
 80185b0:	f7f9 fd56 	bl	8012060 <_ux_utility_string_length_get>
 80185b4:	4603      	mov	r3, r0
 80185b6:	461a      	mov	r2, r3
 80185b8:	491c      	ldr	r1, [pc, #112]	@ (801862c <ux_host_event_callback+0xf4>)
 80185ba:	4620      	mov	r0, r4
 80185bc:	f7f9 fafc 	bl	8011bb8 <_ux_utility_memory_compare>
 80185c0:	4603      	mov	r3, r0
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	d10b      	bne.n	80185de <ux_host_event_callback+0xa6>
                    msg.Device_Type = Printer_Device;
 80185c6:	2303      	movs	r3, #3
 80185c8:	753b      	strb	r3, [r7, #20]
                    msg.Dev_state = Device_connected;
 80185ca:	2302      	movs	r3, #2
 80185cc:	757b      	strb	r3, [r7, #21]
                    osSendToQueue(&MsgQueue, &msg, 0);
 80185ce:	f107 0314 	add.w	r3, r7, #20
 80185d2:	2200      	movs	r2, #0
 80185d4:	4619      	mov	r1, r3
 80185d6:	4817      	ldr	r0, [pc, #92]	@ (8018634 <ux_host_event_callback+0xfc>)
 80185d8:	f000 f9e0 	bl	801899c <osSendToQueue>
        break;
 80185dc:	e01d      	b.n	801861a <ux_host_event_callback+0xe2>
                    msg.Device_Type = Unknown_Device;
 80185de:	2304      	movs	r3, #4
 80185e0:	753b      	strb	r3, [r7, #20]
                    msg.Dev_state = Device_connected;
 80185e2:	2302      	movs	r3, #2
 80185e4:	757b      	strb	r3, [r7, #21]
                    osSendToQueue(&MsgQueue, &msg, 0);
 80185e6:	f107 0314 	add.w	r3, r7, #20
 80185ea:	2200      	movs	r2, #0
 80185ec:	4619      	mov	r1, r3
 80185ee:	4811      	ldr	r0, [pc, #68]	@ (8018634 <ux_host_event_callback+0xfc>)
 80185f0:	f000 f9d4 	bl	801899c <osSendToQueue>
        break;
 80185f4:	e011      	b.n	801861a <ux_host_event_callback+0xe2>
        if (Current_instance == printer)
 80185f6:	4b0e      	ldr	r3, [pc, #56]	@ (8018630 <ux_host_event_callback+0xf8>)
 80185f8:	681b      	ldr	r3, [r3, #0]
 80185fa:	687a      	ldr	r2, [r7, #4]
 80185fc:	429a      	cmp	r2, r3
 80185fe:	d10e      	bne.n	801861e <ux_host_event_callback+0xe6>
            printer = NULL;
 8018600:	4b0b      	ldr	r3, [pc, #44]	@ (8018630 <ux_host_event_callback+0xf8>)
 8018602:	2200      	movs	r2, #0
 8018604:	601a      	str	r2, [r3, #0]
            lgc_printer_status = 0;
 8018606:	4b0c      	ldr	r3, [pc, #48]	@ (8018638 <ux_host_event_callback+0x100>)
 8018608:	2200      	movs	r2, #0
 801860a:	701a      	strb	r2, [r3, #0]
        break;
 801860c:	e007      	b.n	801861e <ux_host_event_callback+0xe6>
        break;
 801860e:	bf00      	nop
 8018610:	e006      	b.n	8018620 <ux_host_event_callback+0xe8>
        break;
 8018612:	bf00      	nop
 8018614:	e004      	b.n	8018620 <ux_host_event_callback+0xe8>
        break;
 8018616:	bf00      	nop
 8018618:	e002      	b.n	8018620 <ux_host_event_callback+0xe8>
        break;
 801861a:	bf00      	nop
 801861c:	e000      	b.n	8018620 <ux_host_event_callback+0xe8>
        break;
 801861e:	bf00      	nop
    }

    return (UINT)UX_SUCCESS;
 8018620:	2300      	movs	r3, #0
}
 8018622:	4618      	mov	r0, r3
 8018624:	3724      	adds	r7, #36	@ 0x24
 8018626:	46bd      	mov	sp, r7
 8018628:	bd90      	pop	{r4, r7, pc}
 801862a:	bf00      	nop
 801862c:	20000010 	.word	0x20000010
 8018630:	20017270 	.word	0x20017270
 8018634:	20017238 	.word	0x20017238
 8018638:	20017278 	.word	0x20017278

0801863c <osCreateTask>:
 * @return Task identifier referencing the newly created task
 **/

OsTaskId osCreateTask(const char_t *name, OsTaskCode taskCode, void *arg,
		OsTaskParameters *params)
{
 801863c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801863e:	b08f      	sub	sp, #60	@ 0x3c
 8018640:	af08      	add	r7, sp, #32
 8018642:	60f8      	str	r0, [r7, #12]
 8018644:	60b9      	str	r1, [r7, #8]
 8018646:	607a      	str	r2, [r7, #4]
 8018648:	603b      	str	r3, [r7, #0]
	UINT status;
	OsTaskId taskId;

    if (!params || !taskCode || params->stackSize == 0)
 801864a:	683b      	ldr	r3, [r7, #0]
 801864c:	2b00      	cmp	r3, #0
 801864e:	d006      	beq.n	801865e <osCreateTask+0x22>
 8018650:	68bb      	ldr	r3, [r7, #8]
 8018652:	2b00      	cmp	r3, #0
 8018654:	d003      	beq.n	801865e <osCreateTask+0x22>
 8018656:	683b      	ldr	r3, [r7, #0]
 8018658:	689b      	ldr	r3, [r3, #8]
 801865a:	2b00      	cmp	r3, #0
 801865c:	d101      	bne.n	8018662 <osCreateTask+0x26>
    {
        return OS_INVALID_TASK_ID;
 801865e:	2300      	movs	r3, #0
 8018660:	e048      	b.n	80186f4 <osCreateTask+0xb8>
    }

	//allocate memory
	if(params->tcb == NULL){
 8018662:	683b      	ldr	r3, [r7, #0]
 8018664:	681b      	ldr	r3, [r3, #0]
 8018666:	2b00      	cmp	r3, #0
 8018668:	d105      	bne.n	8018676 <osCreateTask+0x3a>
		params->tcb  = (TX_THREAD *)osAllocMem(sizeof(TX_THREAD));
 801866a:	20b0      	movs	r0, #176	@ 0xb0
 801866c:	f7fc f83e 	bl	80146ec <osAllocMem>
 8018670:	4602      	mov	r2, r0
 8018672:	683b      	ldr	r3, [r7, #0]
 8018674:	601a      	str	r2, [r3, #0]
	}
	if(params->stack == NULL){
 8018676:	683b      	ldr	r3, [r7, #0]
 8018678:	685b      	ldr	r3, [r3, #4]
 801867a:	2b00      	cmp	r3, #0
 801867c:	d108      	bne.n	8018690 <osCreateTask+0x54>
		params->stack = (uint32_t *)osAllocMem( params->stackSize * sizeof(uint32_t));
 801867e:	683b      	ldr	r3, [r7, #0]
 8018680:	689b      	ldr	r3, [r3, #8]
 8018682:	009b      	lsls	r3, r3, #2
 8018684:	4618      	mov	r0, r3
 8018686:	f7fc f831 	bl	80146ec <osAllocMem>
 801868a:	4602      	mov	r2, r0
 801868c:	683b      	ldr	r3, [r7, #0]
 801868e:	605a      	str	r2, [r3, #4]
	}
	//Check parameters
	if(params->tcb != NULL && params->stack != NULL)
 8018690:	683b      	ldr	r3, [r7, #0]
 8018692:	681b      	ldr	r3, [r3, #0]
 8018694:	2b00      	cmp	r3, #0
 8018696:	d02a      	beq.n	80186ee <osCreateTask+0xb2>
 8018698:	683b      	ldr	r3, [r7, #0]
 801869a:	685b      	ldr	r3, [r3, #4]
 801869c:	2b00      	cmp	r3, #0
 801869e:	d026      	beq.n	80186ee <osCreateTask+0xb2>
	{
		//Create a new task
		status = tx_thread_create(params->tcb, (CHAR *) name,
 80186a0:	683b      	ldr	r3, [r7, #0]
 80186a2:	681c      	ldr	r4, [r3, #0]
 80186a4:	687d      	ldr	r5, [r7, #4]
 80186a6:	683b      	ldr	r3, [r7, #0]
 80186a8:	685b      	ldr	r3, [r3, #4]
 80186aa:	683a      	ldr	r2, [r7, #0]
 80186ac:	6892      	ldr	r2, [r2, #8]
 80186ae:	0092      	lsls	r2, r2, #2
 80186b0:	6839      	ldr	r1, [r7, #0]
 80186b2:	68c9      	ldr	r1, [r1, #12]
 80186b4:	6838      	ldr	r0, [r7, #0]
 80186b6:	68c0      	ldr	r0, [r0, #12]
 80186b8:	26b0      	movs	r6, #176	@ 0xb0
 80186ba:	9606      	str	r6, [sp, #24]
 80186bc:	2601      	movs	r6, #1
 80186be:	9605      	str	r6, [sp, #20]
 80186c0:	2601      	movs	r6, #1
 80186c2:	9604      	str	r6, [sp, #16]
 80186c4:	9003      	str	r0, [sp, #12]
 80186c6:	9102      	str	r1, [sp, #8]
 80186c8:	9201      	str	r2, [sp, #4]
 80186ca:	9300      	str	r3, [sp, #0]
 80186cc:	462b      	mov	r3, r5
 80186ce:	68ba      	ldr	r2, [r7, #8]
 80186d0:	68f9      	ldr	r1, [r7, #12]
 80186d2:	4620      	mov	r0, r4
 80186d4:	f7f6 fdda 	bl	800f28c <_txe_thread_create>
 80186d8:	6138      	str	r0, [r7, #16]
				(OsTaskFunction) taskCode, (ULONG) arg, params->stack,
				params->stackSize * sizeof(uint32_t), params->priority,
				params->priority, 1, TX_AUTO_START);

		//Check whether the task was successfully created
		if(status == TX_SUCCESS)
 80186da:	693b      	ldr	r3, [r7, #16]
 80186dc:	2b00      	cmp	r3, #0
 80186de:	d103      	bne.n	80186e8 <osCreateTask+0xac>
		{
			taskId = (OsTaskId) params->tcb;
 80186e0:	683b      	ldr	r3, [r7, #0]
 80186e2:	681b      	ldr	r3, [r3, #0]
 80186e4:	617b      	str	r3, [r7, #20]
		if(status == TX_SUCCESS)
 80186e6:	e004      	b.n	80186f2 <osCreateTask+0xb6>
		}
		else
		{
			taskId = OS_INVALID_TASK_ID;
 80186e8:	2300      	movs	r3, #0
 80186ea:	617b      	str	r3, [r7, #20]
		if(status == TX_SUCCESS)
 80186ec:	e001      	b.n	80186f2 <osCreateTask+0xb6>
		}
	}
	else
	{
		//Invalid parameters
		taskId = OS_INVALID_TASK_ID;
 80186ee:	2300      	movs	r3, #0
 80186f0:	617b      	str	r3, [r7, #20]
	}

	//Return the handle referencing the newly created thread
	return taskId;
 80186f2:	697b      	ldr	r3, [r7, #20]
}
 80186f4:	4618      	mov	r0, r3
 80186f6:	371c      	adds	r7, #28
 80186f8:	46bd      	mov	sp, r7
 80186fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080186fc <osDelayTask>:
 * @brief Delay routine
 * @param[in] delay Amount of time for which the calling task should block
 **/

void osDelayTask(systime_t delay)
{
 80186fc:	b580      	push	{r7, lr}
 80186fe:	b082      	sub	sp, #8
 8018700:	af00      	add	r7, sp, #0
 8018702:	6078      	str	r0, [r7, #4]
	//Delay the task for the specified duration
	tx_thread_sleep(OS_MS_TO_SYSTICKS(delay));
 8018704:	687b      	ldr	r3, [r7, #4]
 8018706:	2264      	movs	r2, #100	@ 0x64
 8018708:	fb02 f303 	mul.w	r3, r2, r3
 801870c:	4a05      	ldr	r2, [pc, #20]	@ (8018724 <osDelayTask+0x28>)
 801870e:	fba2 2303 	umull	r2, r3, r2, r3
 8018712:	099b      	lsrs	r3, r3, #6
 8018714:	4618      	mov	r0, r3
 8018716:	f7f5 f875 	bl	800d804 <_tx_thread_sleep>
}
 801871a:	bf00      	nop
 801871c:	3708      	adds	r7, #8
 801871e:	46bd      	mov	sp, r7
 8018720:	bd80      	pop	{r7, pc}
 8018722:	bf00      	nop
 8018724:	10624dd3 	.word	0x10624dd3

08018728 <osCreateEvent>:
 * @return The function returns TRUE if the event object was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateEvent(OsEvent *event)
{
 8018728:	b580      	push	{r7, lr}
 801872a:	b082      	sub	sp, #8
 801872c:	af00      	add	r7, sp, #0
 801872e:	6078      	str	r0, [r7, #4]
	return osCreateEventEx(event);
 8018730:	6878      	ldr	r0, [r7, #4]
 8018732:	f000 f805 	bl	8018740 <osCreateEventEx>
 8018736:	4603      	mov	r3, r0
}
 8018738:	4618      	mov	r0, r3
 801873a:	3708      	adds	r7, #8
 801873c:	46bd      	mov	sp, r7
 801873e:	bd80      	pop	{r7, pc}

08018740 <osCreateEventEx>:
 * @brief Create an event group statically (multi-bit).
 * @param event Pointer to OsEvent instance.
 * @return TRUE if creation succeeded, FALSE otherwise.
 */
bool_t osCreateEventEx(OsEvent *event)
{
 8018740:	b580      	push	{r7, lr}
 8018742:	b084      	sub	sp, #16
 8018744:	af00      	add	r7, sp, #0
 8018746:	6078      	str	r0, [r7, #4]
	if (event == NULL) {
 8018748:	687b      	ldr	r3, [r7, #4]
 801874a:	2b00      	cmp	r3, #0
 801874c:	d101      	bne.n	8018752 <osCreateEventEx+0x12>
		return FALSE;
 801874e:	2300      	movs	r3, #0
 8018750:	e00b      	b.n	801876a <osCreateEventEx+0x2a>
	}
	UINT status = tx_event_flags_create(event, "OsEvt");
 8018752:	2224      	movs	r2, #36	@ 0x24
 8018754:	4907      	ldr	r1, [pc, #28]	@ (8018774 <osCreateEventEx+0x34>)
 8018756:	6878      	ldr	r0, [r7, #4]
 8018758:	f7f6 f8d8 	bl	800e90c <_txe_event_flags_create>
 801875c:	60f8      	str	r0, [r7, #12]
	return (status == TX_SUCCESS) ? TRUE : FALSE;
 801875e:	68fb      	ldr	r3, [r7, #12]
 8018760:	2b00      	cmp	r3, #0
 8018762:	bf0c      	ite	eq
 8018764:	2301      	moveq	r3, #1
 8018766:	2300      	movne	r3, #0
 8018768:	b2db      	uxtb	r3, r3
}
 801876a:	4618      	mov	r0, r3
 801876c:	3710      	adds	r7, #16
 801876e:	46bd      	mov	sp, r7
 8018770:	bd80      	pop	{r7, pc}
 8018772:	bf00      	nop
 8018774:	08018f80 	.word	0x08018f80

08018778 <osSetEventBits>:

/**
 * @brief Set bits in the event group.
 */
bool_t osSetEventBits(OsEvent *event, uint32_t mask)
{
 8018778:	b580      	push	{r7, lr}
 801877a:	b084      	sub	sp, #16
 801877c:	af00      	add	r7, sp, #0
 801877e:	6078      	str	r0, [r7, #4]
 8018780:	6039      	str	r1, [r7, #0]
	if (event == NULL) {
 8018782:	687b      	ldr	r3, [r7, #4]
 8018784:	2b00      	cmp	r3, #0
 8018786:	d101      	bne.n	801878c <osSetEventBits+0x14>
		return FALSE;
 8018788:	2300      	movs	r3, #0
 801878a:	e00b      	b.n	80187a4 <osSetEventBits+0x2c>
	}
	UINT status = tx_event_flags_set(event, mask, TX_OR);
 801878c:	2200      	movs	r2, #0
 801878e:	6839      	ldr	r1, [r7, #0]
 8018790:	6878      	ldr	r0, [r7, #4]
 8018792:	f7f6 f9a3 	bl	800eadc <_txe_event_flags_set>
 8018796:	60f8      	str	r0, [r7, #12]
	return (status == TX_SUCCESS) ? TRUE : FALSE;
 8018798:	68fb      	ldr	r3, [r7, #12]
 801879a:	2b00      	cmp	r3, #0
 801879c:	bf0c      	ite	eq
 801879e:	2301      	moveq	r3, #1
 80187a0:	2300      	movne	r3, #0
 80187a2:	b2db      	uxtb	r3, r3
}
 80187a4:	4618      	mov	r0, r3
 80187a6:	3710      	adds	r7, #16
 80187a8:	46bd      	mov	sp, r7
 80187aa:	bd80      	pop	{r7, pc}

080187ac <osWaitForEventBits>:
bool_t osWaitForEventBits(OsEvent *event,
		uint32_t mask,
		bool_t waitAll,
		bool_t clearOnExit,
		systime_t timeout)
{
 80187ac:	b580      	push	{r7, lr}
 80187ae:	b08a      	sub	sp, #40	@ 0x28
 80187b0:	af02      	add	r7, sp, #8
 80187b2:	60f8      	str	r0, [r7, #12]
 80187b4:	60b9      	str	r1, [r7, #8]
 80187b6:	607a      	str	r2, [r7, #4]
 80187b8:	603b      	str	r3, [r7, #0]
	if (event == NULL) {
 80187ba:	68fb      	ldr	r3, [r7, #12]
 80187bc:	2b00      	cmp	r3, #0
 80187be:	d101      	bne.n	80187c4 <osWaitForEventBits+0x18>
		return FALSE;
 80187c0:	2300      	movs	r3, #0
 80187c2:	e033      	b.n	801882c <osWaitForEventBits+0x80>
	}
	UINT get_option;
	if (waitAll) {
 80187c4:	687b      	ldr	r3, [r7, #4]
 80187c6:	2b00      	cmp	r3, #0
 80187c8:	d007      	beq.n	80187da <osWaitForEventBits+0x2e>
		get_option = clearOnExit ? TX_AND_CLEAR : TX_AND;
 80187ca:	683b      	ldr	r3, [r7, #0]
 80187cc:	2b00      	cmp	r3, #0
 80187ce:	d001      	beq.n	80187d4 <osWaitForEventBits+0x28>
 80187d0:	2303      	movs	r3, #3
 80187d2:	e000      	b.n	80187d6 <osWaitForEventBits+0x2a>
 80187d4:	2302      	movs	r3, #2
 80187d6:	61fb      	str	r3, [r7, #28]
 80187d8:	e006      	b.n	80187e8 <osWaitForEventBits+0x3c>
	} else {
		get_option = clearOnExit ? TX_OR_CLEAR : TX_OR;
 80187da:	683b      	ldr	r3, [r7, #0]
 80187dc:	2b00      	cmp	r3, #0
 80187de:	d001      	beq.n	80187e4 <osWaitForEventBits+0x38>
 80187e0:	2301      	movs	r3, #1
 80187e2:	e000      	b.n	80187e6 <osWaitForEventBits+0x3a>
 80187e4:	2300      	movs	r3, #0
 80187e6:	61fb      	str	r3, [r7, #28]
	}
	ULONG ticks;
	if (timeout == INFINITE_DELAY) {
 80187e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80187ee:	d103      	bne.n	80187f8 <osWaitForEventBits+0x4c>
		ticks = TX_WAIT_FOREVER;
 80187f0:	f04f 33ff 	mov.w	r3, #4294967295
 80187f4:	61bb      	str	r3, [r7, #24]
 80187f6:	e008      	b.n	801880a <osWaitForEventBits+0x5e>
	} else {
		ticks = OS_MS_TO_SYSTICKS(timeout);
 80187f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187fa:	2264      	movs	r2, #100	@ 0x64
 80187fc:	fb02 f303 	mul.w	r3, r2, r3
 8018800:	4a0c      	ldr	r2, [pc, #48]	@ (8018834 <osWaitForEventBits+0x88>)
 8018802:	fba2 2303 	umull	r2, r3, r2, r3
 8018806:	099b      	lsrs	r3, r3, #6
 8018808:	61bb      	str	r3, [r7, #24]
	}
	ULONG actual_flags;
	UINT status = tx_event_flags_get(event, mask, get_option, &actual_flags, ticks);
 801880a:	f107 0210 	add.w	r2, r7, #16
 801880e:	69bb      	ldr	r3, [r7, #24]
 8018810:	9300      	str	r3, [sp, #0]
 8018812:	4613      	mov	r3, r2
 8018814:	69fa      	ldr	r2, [r7, #28]
 8018816:	68b9      	ldr	r1, [r7, #8]
 8018818:	68f8      	ldr	r0, [r7, #12]
 801881a:	f7f6 f909 	bl	800ea30 <_txe_event_flags_get>
 801881e:	6178      	str	r0, [r7, #20]
	return (status == TX_SUCCESS) ? TRUE : FALSE;
 8018820:	697b      	ldr	r3, [r7, #20]
 8018822:	2b00      	cmp	r3, #0
 8018824:	bf0c      	ite	eq
 8018826:	2301      	moveq	r3, #1
 8018828:	2300      	movne	r3, #0
 801882a:	b2db      	uxtb	r3, r3
}
 801882c:	4618      	mov	r0, r3
 801882e:	3720      	adds	r7, #32
 8018830:	46bd      	mov	sp, r7
 8018832:	bd80      	pop	{r7, pc}
 8018834:	10624dd3 	.word	0x10624dd3

08018838 <osCreateSemaphore>:
 * @return The function returns TRUE if the semaphore was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateSemaphore(OsSemaphore *semaphore, uint_t count)
{
 8018838:	b580      	push	{r7, lr}
 801883a:	b084      	sub	sp, #16
 801883c:	af00      	add	r7, sp, #0
 801883e:	6078      	str	r0, [r7, #4]
 8018840:	6039      	str	r1, [r7, #0]
	UINT status;

	//Create a semaphore object
	status = tx_semaphore_create(semaphore, "SEMAPHORE", count);
 8018842:	231c      	movs	r3, #28
 8018844:	683a      	ldr	r2, [r7, #0]
 8018846:	4907      	ldr	r1, [pc, #28]	@ (8018864 <osCreateSemaphore+0x2c>)
 8018848:	6878      	ldr	r0, [r7, #4]
 801884a:	f7f6 fbeb 	bl	800f024 <_txe_semaphore_create>
 801884e:	60f8      	str	r0, [r7, #12]

	//Check whether the semaphore was successfully created
	if(status == TX_SUCCESS)
 8018850:	68fb      	ldr	r3, [r7, #12]
 8018852:	2b00      	cmp	r3, #0
 8018854:	d101      	bne.n	801885a <osCreateSemaphore+0x22>
	{
		return TRUE;
 8018856:	2301      	movs	r3, #1
 8018858:	e000      	b.n	801885c <osCreateSemaphore+0x24>
	}
	else
	{
		return FALSE;
 801885a:	2300      	movs	r3, #0
	}
}
 801885c:	4618      	mov	r0, r3
 801885e:	3710      	adds	r7, #16
 8018860:	46bd      	mov	sp, r7
 8018862:	bd80      	pop	{r7, pc}
 8018864:	08018f88 	.word	0x08018f88

08018868 <osWaitForSemaphore>:
 * @return The function returns TRUE if the semaphore is available. FALSE is
 *   returned if the timeout interval elapsed
 **/

bool_t osWaitForSemaphore(OsSemaphore *semaphore, systime_t timeout)
{
 8018868:	b580      	push	{r7, lr}
 801886a:	b084      	sub	sp, #16
 801886c:	af00      	add	r7, sp, #0
 801886e:	6078      	str	r0, [r7, #4]
 8018870:	6039      	str	r1, [r7, #0]
	UINT status;

	//Wait until the semaphore is available or the timeout interval elapses
	if(timeout == INFINITE_DELAY)
 8018872:	683b      	ldr	r3, [r7, #0]
 8018874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018878:	d106      	bne.n	8018888 <osWaitForSemaphore+0x20>
	{
		//Infinite timeout period
		status = tx_semaphore_get(semaphore, TX_WAIT_FOREVER);
 801887a:	f04f 31ff 	mov.w	r1, #4294967295
 801887e:	6878      	ldr	r0, [r7, #4]
 8018880:	f7f6 fca4 	bl	800f1cc <_txe_semaphore_get>
 8018884:	60f8      	str	r0, [r7, #12]
 8018886:	e00c      	b.n	80188a2 <osWaitForSemaphore+0x3a>
	}
	else
	{
		//Wait until the specified semaphore becomes available
		status = tx_semaphore_get(semaphore, OS_MS_TO_SYSTICKS(timeout));
 8018888:	683b      	ldr	r3, [r7, #0]
 801888a:	2264      	movs	r2, #100	@ 0x64
 801888c:	fb02 f303 	mul.w	r3, r2, r3
 8018890:	4a09      	ldr	r2, [pc, #36]	@ (80188b8 <osWaitForSemaphore+0x50>)
 8018892:	fba2 2303 	umull	r2, r3, r2, r3
 8018896:	099b      	lsrs	r3, r3, #6
 8018898:	4619      	mov	r1, r3
 801889a:	6878      	ldr	r0, [r7, #4]
 801889c:	f7f6 fc96 	bl	800f1cc <_txe_semaphore_get>
 80188a0:	60f8      	str	r0, [r7, #12]
	}

	//Check whether the specified semaphore is available
	if(status == TX_SUCCESS)
 80188a2:	68fb      	ldr	r3, [r7, #12]
 80188a4:	2b00      	cmp	r3, #0
 80188a6:	d101      	bne.n	80188ac <osWaitForSemaphore+0x44>
	{
		return TRUE;
 80188a8:	2301      	movs	r3, #1
 80188aa:	e000      	b.n	80188ae <osWaitForSemaphore+0x46>
	}
	else
	{
		return FALSE;
 80188ac:	2300      	movs	r3, #0
	}
}
 80188ae:	4618      	mov	r0, r3
 80188b0:	3710      	adds	r7, #16
 80188b2:	46bd      	mov	sp, r7
 80188b4:	bd80      	pop	{r7, pc}
 80188b6:	bf00      	nop
 80188b8:	10624dd3 	.word	0x10624dd3

080188bc <osReleaseSemaphore>:
 * @brief Release the specified semaphore object
 * @param[in] semaphore Pointer to the semaphore object
 **/

void osReleaseSemaphore(OsSemaphore *semaphore)
{
 80188bc:	b580      	push	{r7, lr}
 80188be:	b082      	sub	sp, #8
 80188c0:	af00      	add	r7, sp, #0
 80188c2:	6078      	str	r0, [r7, #4]
	//Release the semaphore
	tx_semaphore_put(semaphore);
 80188c4:	6878      	ldr	r0, [r7, #4]
 80188c6:	f7f6 fcc3 	bl	800f250 <_txe_semaphore_put>
}
 80188ca:	bf00      	nop
 80188cc:	3708      	adds	r7, #8
 80188ce:	46bd      	mov	sp, r7
 80188d0:	bd80      	pop	{r7, pc}
	...

080188d4 <osCreateMutex>:
 * @return The function returns TRUE if the mutex was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateMutex(OsMutex *mutex)
{
 80188d4:	b580      	push	{r7, lr}
 80188d6:	b084      	sub	sp, #16
 80188d8:	af00      	add	r7, sp, #0
 80188da:	6078      	str	r0, [r7, #4]
	UINT status;

	//Create a mutex object
	status = tx_mutex_create(mutex, "MUTEX", TX_NO_INHERIT);
 80188dc:	2334      	movs	r3, #52	@ 0x34
 80188de:	2200      	movs	r2, #0
 80188e0:	4907      	ldr	r1, [pc, #28]	@ (8018900 <osCreateMutex+0x2c>)
 80188e2:	6878      	ldr	r0, [r7, #4]
 80188e4:	f7f6 f928 	bl	800eb38 <_txe_mutex_create>
 80188e8:	60f8      	str	r0, [r7, #12]

	//Check whether the mutex was successfully created
	if(status == TX_SUCCESS)
 80188ea:	68fb      	ldr	r3, [r7, #12]
 80188ec:	2b00      	cmp	r3, #0
 80188ee:	d101      	bne.n	80188f4 <osCreateMutex+0x20>
	{
		return TRUE;
 80188f0:	2301      	movs	r3, #1
 80188f2:	e000      	b.n	80188f6 <osCreateMutex+0x22>
	}
	else
	{
		return FALSE;
 80188f4:	2300      	movs	r3, #0
	}
}
 80188f6:	4618      	mov	r0, r3
 80188f8:	3710      	adds	r7, #16
 80188fa:	46bd      	mov	sp, r7
 80188fc:	bd80      	pop	{r7, pc}
 80188fe:	bf00      	nop
 8018900:	08018f94 	.word	0x08018f94

08018904 <osAcquireMutex>:
 * @brief Acquire ownership of the specified mutex object
 * @param[in] mutex Pointer to the mutex object
 **/

void osAcquireMutex(OsMutex *mutex)
{
 8018904:	b580      	push	{r7, lr}
 8018906:	b082      	sub	sp, #8
 8018908:	af00      	add	r7, sp, #0
 801890a:	6078      	str	r0, [r7, #4]
	//Obtain ownership of the mutex object
	tx_mutex_get(mutex, TX_WAIT_FOREVER);
 801890c:	f04f 31ff 	mov.w	r1, #4294967295
 8018910:	6878      	ldr	r0, [r7, #4]
 8018912:	f7f6 f9af 	bl	800ec74 <_txe_mutex_get>
}
 8018916:	bf00      	nop
 8018918:	3708      	adds	r7, #8
 801891a:	46bd      	mov	sp, r7
 801891c:	bd80      	pop	{r7, pc}

0801891e <osReleaseMutex>:
 * @brief Release ownership of the specified mutex object
 * @param[in] mutex Pointer to the mutex object
 **/

void osReleaseMutex(OsMutex *mutex)
{
 801891e:	b580      	push	{r7, lr}
 8018920:	b082      	sub	sp, #8
 8018922:	af00      	add	r7, sp, #0
 8018924:	6078      	str	r0, [r7, #4]
	//Release ownership of the mutex object
	tx_mutex_put(mutex);
 8018926:	6878      	ldr	r0, [r7, #4]
 8018928:	f7f6 f9fe 	bl	800ed28 <_txe_mutex_put>
}
 801892c:	bf00      	nop
 801892e:	3708      	adds	r7, #8
 8018930:	46bd      	mov	sp, r7
 8018932:	bd80      	pop	{r7, pc}

08018934 <osCreateQueue>:
 * Queue Management
 ******************************************************************************/

bool_t osCreateQueue(OsQueue *queue, const char *name, size_t msgSize,
                     size_t queueSize)
{
 8018934:	b580      	push	{r7, lr}
 8018936:	b088      	sub	sp, #32
 8018938:	af02      	add	r7, sp, #8
 801893a:	60f8      	str	r0, [r7, #12]
 801893c:	60b9      	str	r1, [r7, #8]
 801893e:	607a      	str	r2, [r7, #4]
 8018940:	603b      	str	r3, [r7, #0]
    // ThreadX message size is in 32-bit words.
    UINT msg_size_words = (msgSize + sizeof(ULONG) - 1) / sizeof(ULONG);
 8018942:	687b      	ldr	r3, [r7, #4]
 8018944:	3303      	adds	r3, #3
 8018946:	089b      	lsrs	r3, r3, #2
 8018948:	617b      	str	r3, [r7, #20]
    CHAR *queueStorage;
    if (msg_size_words == 0)
 801894a:	697b      	ldr	r3, [r7, #20]
 801894c:	2b00      	cmp	r3, #0
 801894e:	d101      	bne.n	8018954 <osCreateQueue+0x20>
    {
        return FALSE;
 8018950:	2300      	movs	r3, #0
 8018952:	e01f      	b.n	8018994 <osCreateQueue+0x60>
    }
    /*reserve memory*/
    queueStorage = osAllocMem(msgSize * queueSize);
 8018954:	687b      	ldr	r3, [r7, #4]
 8018956:	683a      	ldr	r2, [r7, #0]
 8018958:	fb02 f303 	mul.w	r3, r2, r3
 801895c:	4618      	mov	r0, r3
 801895e:	f7fb fec5 	bl	80146ec <osAllocMem>
 8018962:	6138      	str	r0, [r7, #16]

    if(queueStorage == NULL)
 8018964:	693b      	ldr	r3, [r7, #16]
 8018966:	2b00      	cmp	r3, #0
 8018968:	d101      	bne.n	801896e <osCreateQueue+0x3a>
    {
    	return FALSE;
 801896a:	2300      	movs	r3, #0
 801896c:	e012      	b.n	8018994 <osCreateQueue+0x60>
    }
    return (tx_queue_create(queue, (CHAR *)name, msg_size_words,
 801896e:	687b      	ldr	r3, [r7, #4]
 8018970:	683a      	ldr	r2, [r7, #0]
 8018972:	fb02 f303 	mul.w	r3, r2, r3
 8018976:	2238      	movs	r2, #56	@ 0x38
 8018978:	9201      	str	r2, [sp, #4]
 801897a:	9300      	str	r3, [sp, #0]
 801897c:	693b      	ldr	r3, [r7, #16]
 801897e:	697a      	ldr	r2, [r7, #20]
 8018980:	68b9      	ldr	r1, [r7, #8]
 8018982:	68f8      	ldr	r0, [r7, #12]
 8018984:	f7f6 fa0a 	bl	800ed9c <_txe_queue_create>
 8018988:	4603      	mov	r3, r0
                            queueStorage, msgSize * queueSize) == TX_SUCCESS);
 801898a:	2b00      	cmp	r3, #0
 801898c:	bf0c      	ite	eq
 801898e:	2301      	moveq	r3, #1
 8018990:	2300      	movne	r3, #0
 8018992:	b2db      	uxtb	r3, r3
}
 8018994:	4618      	mov	r0, r3
 8018996:	3718      	adds	r7, #24
 8018998:	46bd      	mov	sp, r7
 801899a:	bd80      	pop	{r7, pc}

0801899c <osSendToQueue>:

    return (tx_queue_delete(queue) == TX_SUCCESS);
}

bool_t osSendToQueue(OsQueue *queue, const void *msg, systime_t timeout)
{
 801899c:	b580      	push	{r7, lr}
 801899e:	b086      	sub	sp, #24
 80189a0:	af00      	add	r7, sp, #0
 80189a2:	60f8      	str	r0, [r7, #12]
 80189a4:	60b9      	str	r1, [r7, #8]
 80189a6:	607a      	str	r2, [r7, #4]
    ULONG wait_option = (timeout == INFINITE_DELAY) ? TX_WAIT_FOREVER : OS_MS_TO_SYSTICKS(timeout);
 80189a8:	687b      	ldr	r3, [r7, #4]
 80189aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80189ae:	d008      	beq.n	80189c2 <osSendToQueue+0x26>
 80189b0:	687b      	ldr	r3, [r7, #4]
 80189b2:	2264      	movs	r2, #100	@ 0x64
 80189b4:	fb02 f303 	mul.w	r3, r2, r3
 80189b8:	4a0b      	ldr	r2, [pc, #44]	@ (80189e8 <osSendToQueue+0x4c>)
 80189ba:	fba2 2303 	umull	r2, r3, r2, r3
 80189be:	099b      	lsrs	r3, r3, #6
 80189c0:	e001      	b.n	80189c6 <osSendToQueue+0x2a>
 80189c2:	f04f 33ff 	mov.w	r3, #4294967295
 80189c6:	617b      	str	r3, [r7, #20]
    return (tx_queue_send(queue, (void *)msg, wait_option) == TX_SUCCESS);
 80189c8:	697a      	ldr	r2, [r7, #20]
 80189ca:	68b9      	ldr	r1, [r7, #8]
 80189cc:	68f8      	ldr	r0, [r7, #12]
 80189ce:	f7f6 fadf 	bl	800ef90 <_txe_queue_send>
 80189d2:	4603      	mov	r3, r0
 80189d4:	2b00      	cmp	r3, #0
 80189d6:	bf0c      	ite	eq
 80189d8:	2301      	moveq	r3, #1
 80189da:	2300      	movne	r3, #0
 80189dc:	b2db      	uxtb	r3, r3
}
 80189de:	4618      	mov	r0, r3
 80189e0:	3718      	adds	r7, #24
 80189e2:	46bd      	mov	sp, r7
 80189e4:	bd80      	pop	{r7, pc}
 80189e6:	bf00      	nop
 80189e8:	10624dd3 	.word	0x10624dd3

080189ec <osReceiveFromQueue>:

bool_t osReceiveFromQueue(OsQueue *queue, void *msg, systime_t timeout)
{
 80189ec:	b580      	push	{r7, lr}
 80189ee:	b086      	sub	sp, #24
 80189f0:	af00      	add	r7, sp, #0
 80189f2:	60f8      	str	r0, [r7, #12]
 80189f4:	60b9      	str	r1, [r7, #8]
 80189f6:	607a      	str	r2, [r7, #4]
    ULONG wait_option = (timeout == INFINITE_DELAY) ? TX_WAIT_FOREVER : OS_MS_TO_SYSTICKS(timeout);
 80189f8:	687b      	ldr	r3, [r7, #4]
 80189fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80189fe:	d008      	beq.n	8018a12 <osReceiveFromQueue+0x26>
 8018a00:	687b      	ldr	r3, [r7, #4]
 8018a02:	2264      	movs	r2, #100	@ 0x64
 8018a04:	fb02 f303 	mul.w	r3, r2, r3
 8018a08:	4a0b      	ldr	r2, [pc, #44]	@ (8018a38 <osReceiveFromQueue+0x4c>)
 8018a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8018a0e:	099b      	lsrs	r3, r3, #6
 8018a10:	e001      	b.n	8018a16 <osReceiveFromQueue+0x2a>
 8018a12:	f04f 33ff 	mov.w	r3, #4294967295
 8018a16:	617b      	str	r3, [r7, #20]
    return (tx_queue_receive(queue, msg, wait_option) == TX_SUCCESS);
 8018a18:	697a      	ldr	r2, [r7, #20]
 8018a1a:	68b9      	ldr	r1, [r7, #8]
 8018a1c:	68f8      	ldr	r0, [r7, #12]
 8018a1e:	f7f6 fa6d 	bl	800eefc <_txe_queue_receive>
 8018a22:	4603      	mov	r3, r0
 8018a24:	2b00      	cmp	r3, #0
 8018a26:	bf0c      	ite	eq
 8018a28:	2301      	moveq	r3, #1
 8018a2a:	2300      	movne	r3, #0
 8018a2c:	b2db      	uxtb	r3, r3
}
 8018a2e:	4618      	mov	r0, r3
 8018a30:	3718      	adds	r7, #24
 8018a32:	46bd      	mov	sp, r7
 8018a34:	bd80      	pop	{r7, pc}
 8018a36:	bf00      	nop
 8018a38:	10624dd3 	.word	0x10624dd3

08018a3c <osGetSystemTime>:
 * @brief Retrieve system time
 * @return Number of milliseconds elapsed since the system was last started
 **/

systime_t osGetSystemTime(void)
{
 8018a3c:	b580      	push	{r7, lr}
 8018a3e:	b082      	sub	sp, #8
 8018a40:	af00      	add	r7, sp, #0
	systime_t time;

	//Get current tick count
	time = tx_time_get();
 8018a42:	f7f5 fbbf 	bl	800e1c4 <_tx_time_get>
 8018a46:	6078      	str	r0, [r7, #4]

	//Convert system ticks to milliseconds
	return OS_SYSTICKS_TO_MS(time);
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018a4e:	fb02 f303 	mul.w	r3, r2, r3
 8018a52:	4a04      	ldr	r2, [pc, #16]	@ (8018a64 <osGetSystemTime+0x28>)
 8018a54:	fba2 2303 	umull	r2, r3, r2, r3
 8018a58:	095b      	lsrs	r3, r3, #5
}
 8018a5a:	4618      	mov	r0, r3
 8018a5c:	3708      	adds	r7, #8
 8018a5e:	46bd      	mov	sp, r7
 8018a60:	bd80      	pop	{r7, pc}
 8018a62:	bf00      	nop
 8018a64:	51eb851f 	.word	0x51eb851f

08018a68 <memset>:
 8018a68:	4402      	add	r2, r0
 8018a6a:	4603      	mov	r3, r0
 8018a6c:	4293      	cmp	r3, r2
 8018a6e:	d100      	bne.n	8018a72 <memset+0xa>
 8018a70:	4770      	bx	lr
 8018a72:	f803 1b01 	strb.w	r1, [r3], #1
 8018a76:	e7f9      	b.n	8018a6c <memset+0x4>

08018a78 <__libc_init_array>:
 8018a78:	b570      	push	{r4, r5, r6, lr}
 8018a7a:	4d0d      	ldr	r5, [pc, #52]	@ (8018ab0 <__libc_init_array+0x38>)
 8018a7c:	4c0d      	ldr	r4, [pc, #52]	@ (8018ab4 <__libc_init_array+0x3c>)
 8018a7e:	1b64      	subs	r4, r4, r5
 8018a80:	10a4      	asrs	r4, r4, #2
 8018a82:	2600      	movs	r6, #0
 8018a84:	42a6      	cmp	r6, r4
 8018a86:	d109      	bne.n	8018a9c <__libc_init_array+0x24>
 8018a88:	4d0b      	ldr	r5, [pc, #44]	@ (8018ab8 <__libc_init_array+0x40>)
 8018a8a:	4c0c      	ldr	r4, [pc, #48]	@ (8018abc <__libc_init_array+0x44>)
 8018a8c:	f000 f82e 	bl	8018aec <_init>
 8018a90:	1b64      	subs	r4, r4, r5
 8018a92:	10a4      	asrs	r4, r4, #2
 8018a94:	2600      	movs	r6, #0
 8018a96:	42a6      	cmp	r6, r4
 8018a98:	d105      	bne.n	8018aa6 <__libc_init_array+0x2e>
 8018a9a:	bd70      	pop	{r4, r5, r6, pc}
 8018a9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8018aa0:	4798      	blx	r3
 8018aa2:	3601      	adds	r6, #1
 8018aa4:	e7ee      	b.n	8018a84 <__libc_init_array+0xc>
 8018aa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8018aaa:	4798      	blx	r3
 8018aac:	3601      	adds	r6, #1
 8018aae:	e7f2      	b.n	8018a96 <__libc_init_array+0x1e>
 8018ab0:	08019078 	.word	0x08019078
 8018ab4:	08019078 	.word	0x08019078
 8018ab8:	08019078 	.word	0x08019078
 8018abc:	0801907c 	.word	0x0801907c

08018ac0 <strcpy>:
 8018ac0:	4603      	mov	r3, r0
 8018ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018ac6:	f803 2b01 	strb.w	r2, [r3], #1
 8018aca:	2a00      	cmp	r2, #0
 8018acc:	d1f9      	bne.n	8018ac2 <strcpy+0x2>
 8018ace:	4770      	bx	lr

08018ad0 <memcpy>:
 8018ad0:	440a      	add	r2, r1
 8018ad2:	4291      	cmp	r1, r2
 8018ad4:	f100 33ff 	add.w	r3, r0, #4294967295
 8018ad8:	d100      	bne.n	8018adc <memcpy+0xc>
 8018ada:	4770      	bx	lr
 8018adc:	b510      	push	{r4, lr}
 8018ade:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018ae2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018ae6:	4291      	cmp	r1, r2
 8018ae8:	d1f9      	bne.n	8018ade <memcpy+0xe>
 8018aea:	bd10      	pop	{r4, pc}

08018aec <_init>:
 8018aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018aee:	bf00      	nop
 8018af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018af2:	bc08      	pop	{r3}
 8018af4:	469e      	mov	lr, r3
 8018af6:	4770      	bx	lr

08018af8 <_fini>:
 8018af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018afa:	bf00      	nop
 8018afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018afe:	bc08      	pop	{r3}
 8018b00:	469e      	mov	lr, r3
 8018b02:	4770      	bx	lr
