
costume_2012.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  00000968  000009fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000968  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  0080010a  0080010a  00000a06  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000a08  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000010d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000120  00000000  00000000  00001160  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000bc5  00000000  00000000  00001280  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000003b2  00000000  00000000  00001e45  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000714  00000000  00000000  000021f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000150  00000000  00000000  0000290c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000035f  00000000  00000000  00002a5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000005ea  00000000  00000000  00002dbb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 e6       	ldi	r30, 0x68	; 104
  7c:	f9 e0       	ldi	r31, 0x09	; 9
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 30       	cpi	r26, 0x0A	; 10
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	11 e0       	ldi	r17, 0x01	; 1
  8c:	aa e0       	ldi	r26, 0x0A	; 10
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a6 31       	cpi	r26, 0x16	; 22
  96:	b1 07       	cpc	r27, r17
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 a3 01 	call	0x346	; 0x346 <main>
  9e:	0c 94 b2 04 	jmp	0x964	; 0x964 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <adc_lp_filter>:
#define LPF_A1 0x0000ECA7

#define NOMINAL_Y_ACCEL 0x00580000	//Split the difference between 0x59 and 0x58

int32_t adc_lp_filter(uint8_t adc_sample)
{
  a6:	8f 92       	push	r8
  a8:	9f 92       	push	r9
  aa:	af 92       	push	r10
  ac:	bf 92       	push	r11
  ae:	cf 92       	push	r12
  b0:	df 92       	push	r13
  b2:	ef 92       	push	r14
  b4:	ff 92       	push	r15
  b6:	0f 93       	push	r16
  b8:	1f 93       	push	r17
  ba:	cf 93       	push	r28
  bc:	c8 2f       	mov	r28, r24
	  16 extra decimal bits that you have to ignore*/

	temp = (int32_t)adc_sample*LPF_B0;		/*This one doesn't need extra overhead because 8bit * 32bit 
											  fixed-point gives you 32bit fixed-point*/
	temp2 = (int32_t)last_sample*LPF_B1;	/*Same thing here*/
	temp3 = ((int64_t)last_result*LPF_A1)>>16;	/*This calculation need the extra overhead because it's 2 32-bit fixed
  be:	80 91 01 01 	lds	r24, 0x0101
  c2:	90 91 02 01 	lds	r25, 0x0102
  c6:	a0 91 03 01 	lds	r26, 0x0103
  ca:	b0 91 04 01 	lds	r27, 0x0104
  ce:	6c 01       	movw	r12, r24
  d0:	7d 01       	movw	r14, r26
  d2:	ff 0c       	add	r15, r15
  d4:	cc 08       	sbc	r12, r12
  d6:	dc 2c       	mov	r13, r12
  d8:	76 01       	movw	r14, r12
  da:	28 2f       	mov	r18, r24
  dc:	39 2f       	mov	r19, r25
  de:	4a 2f       	mov	r20, r26
  e0:	5b 2f       	mov	r21, r27
  e2:	6c 2d       	mov	r22, r12
  e4:	7c 2d       	mov	r23, r12
  e6:	8c 2d       	mov	r24, r12
  e8:	9c 2d       	mov	r25, r12
  ea:	0f 2e       	mov	r0, r31
  ec:	f7 ea       	ldi	r31, 0xA7	; 167
  ee:	af 2e       	mov	r10, r31
  f0:	f0 2d       	mov	r31, r0
  f2:	0f 2e       	mov	r0, r31
  f4:	fc ee       	ldi	r31, 0xEC	; 236
  f6:	bf 2e       	mov	r11, r31
  f8:	f0 2d       	mov	r31, r0
  fa:	cc 24       	eor	r12, r12
  fc:	dd 24       	eor	r13, r13
  fe:	ee 24       	eor	r14, r14
 100:	ff 24       	eor	r15, r15
 102:	00 e0       	ldi	r16, 0x00	; 0
 104:	10 e0       	ldi	r17, 0x00	; 0
 106:	0e 94 1b 03 	call	0x636	; 0x636 <__muldi3>
 10a:	00 e1       	ldi	r16, 0x10	; 16
 10c:	0e 94 ee 03 	call	0x7dc	; 0x7dc <__ashrdi3>
 110:	82 2e       	mov	r8, r18
 112:	93 2e       	mov	r9, r19
 114:	a4 2e       	mov	r10, r20
 116:	b5 2e       	mov	r11, r21
	  When you multiply two 32-bit fixed-point integers together you get 
	  16 extra decimal bits that you have to ignore*/

	temp = (int32_t)adc_sample*LPF_B0;		/*This one doesn't need extra overhead because 8bit * 32bit 
											  fixed-point gives you 32bit fixed-point*/
	temp2 = (int32_t)last_sample*LPF_B1;	/*Same thing here*/
 118:	60 91 00 01 	lds	r22, 0x0100
 11c:	70 e0       	ldi	r23, 0x00	; 0
 11e:	80 e0       	ldi	r24, 0x00	; 0
 120:	90 e0       	ldi	r25, 0x00	; 0
 122:	2c ea       	ldi	r18, 0xAC	; 172
 124:	39 e0       	ldi	r19, 0x09	; 9
 126:	40 e0       	ldi	r20, 0x00	; 0
 128:	50 e0       	ldi	r21, 0x00	; 0
 12a:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <__mulsi3>
 12e:	dc 01       	movw	r26, r24
 130:	cb 01       	movw	r24, r22
	temp3 = ((int64_t)last_result*LPF_A1)>>16;	/*This calculation need the extra overhead because it's 2 32-bit fixed
											      point values multiplied together*/
	
	result = temp + temp2 + (int32_t)temp3;
 132:	6c 01       	movw	r12, r24
 134:	7d 01       	movw	r14, r26
 136:	c8 0c       	add	r12, r8
 138:	d9 1c       	adc	r13, r9
 13a:	ea 1c       	adc	r14, r10
 13c:	fb 1c       	adc	r15, r11
	
	/*Make sure you have enough 'room' to do these calculations by casting:
	  When you multiply two 32-bit fixed-point integers together you get 
	  16 extra decimal bits that you have to ignore*/

	temp = (int32_t)adc_sample*LPF_B0;		/*This one doesn't need extra overhead because 8bit * 32bit 
 13e:	6c 2f       	mov	r22, r28
 140:	70 e0       	ldi	r23, 0x00	; 0
 142:	80 e0       	ldi	r24, 0x00	; 0
 144:	90 e0       	ldi	r25, 0x00	; 0
 146:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <__mulsi3>
 14a:	dc 01       	movw	r26, r24
 14c:	cb 01       	movw	r24, r22
											  fixed-point gives you 32bit fixed-point*/
	temp2 = (int32_t)last_sample*LPF_B1;	/*Same thing here*/
	temp3 = ((int64_t)last_result*LPF_A1)>>16;	/*This calculation need the extra overhead because it's 2 32-bit fixed
											      point values multiplied together*/
	
	result = temp + temp2 + (int32_t)temp3;
 14e:	c8 0e       	add	r12, r24
 150:	d9 1e       	adc	r13, r25
 152:	ea 1e       	adc	r14, r26
 154:	fb 1e       	adc	r15, r27
	
	last_result = result;
 156:	c0 92 01 01 	sts	0x0101, r12
 15a:	d0 92 02 01 	sts	0x0102, r13
 15e:	e0 92 03 01 	sts	0x0103, r14
 162:	f0 92 04 01 	sts	0x0104, r15
	last_sample = adc_sample;
 166:	c0 93 00 01 	sts	0x0100, r28
	
	return result; 
}
 16a:	6c 2d       	mov	r22, r12
 16c:	7d 2d       	mov	r23, r13
 16e:	8e 2d       	mov	r24, r14
 170:	9f 2d       	mov	r25, r15
 172:	cf 91       	pop	r28
 174:	1f 91       	pop	r17
 176:	0f 91       	pop	r16
 178:	ff 90       	pop	r15
 17a:	ef 90       	pop	r14
 17c:	df 90       	pop	r13
 17e:	cf 90       	pop	r12
 180:	bf 90       	pop	r11
 182:	af 90       	pop	r10
 184:	9f 90       	pop	r9
 186:	8f 90       	pop	r8
 188:	08 95       	ret

0000018a <adc_hp_filter>:
#define HPF_B0 0x000322A9	//3.1354
#define HPF_B1 0x000322A9	//3.1354
#define HPF_A1 0x0000FEFF	//.99608

int32_t adc_hp_filter(int32_t adc_sample)
{
 18a:	4f 92       	push	r4
 18c:	5f 92       	push	r5
 18e:	6f 92       	push	r6
 190:	7f 92       	push	r7
 192:	8f 92       	push	r8
 194:	9f 92       	push	r9
 196:	af 92       	push	r10
 198:	bf 92       	push	r11
 19a:	cf 92       	push	r12
 19c:	df 92       	push	r13
 19e:	ef 92       	push	r14
 1a0:	ff 92       	push	r15
 1a2:	0f 93       	push	r16
 1a4:	1f 93       	push	r17
 1a6:	cf 93       	push	r28
 1a8:	df 93       	push	r29
 1aa:	cd b7       	in	r28, 0x3d	; 61
 1ac:	de b7       	in	r29, 0x3e	; 62
 1ae:	28 97       	sbiw	r28, 0x08	; 8
 1b0:	0f b6       	in	r0, 0x3f	; 63
 1b2:	f8 94       	cli
 1b4:	de bf       	out	0x3e, r29	; 62
 1b6:	0f be       	out	0x3f, r0	; 63
 1b8:	cd bf       	out	0x3d, r28	; 61
 1ba:	2b 01       	movw	r4, r22
 1bc:	3c 01       	movw	r6, r24
	static int32_t last_sample=NOMINAL_Y_ACCEL;
	static int32_t last_result = 0x00000000;
	int32_t result;
	int32_t temp, temp2, temp3;

	temp = (int32_t)((((int64_t)last_result*HPF_A1))>>16);
 1be:	80 91 12 01 	lds	r24, 0x0112
 1c2:	90 91 13 01 	lds	r25, 0x0113
 1c6:	a0 91 14 01 	lds	r26, 0x0114
 1ca:	b0 91 15 01 	lds	r27, 0x0115
 1ce:	6c 01       	movw	r12, r24
 1d0:	7d 01       	movw	r14, r26
 1d2:	ff 0c       	add	r15, r15
 1d4:	cc 08       	sbc	r12, r12
 1d6:	dc 2c       	mov	r13, r12
 1d8:	76 01       	movw	r14, r12
 1da:	28 2f       	mov	r18, r24
 1dc:	39 2f       	mov	r19, r25
 1de:	4a 2f       	mov	r20, r26
 1e0:	5b 2f       	mov	r21, r27
 1e2:	6c 2d       	mov	r22, r12
 1e4:	7c 2d       	mov	r23, r12
 1e6:	8c 2d       	mov	r24, r12
 1e8:	9c 2d       	mov	r25, r12
 1ea:	aa 24       	eor	r10, r10
 1ec:	aa 94       	dec	r10
 1ee:	0f 2e       	mov	r0, r31
 1f0:	fe ef       	ldi	r31, 0xFE	; 254
 1f2:	bf 2e       	mov	r11, r31
 1f4:	f0 2d       	mov	r31, r0
 1f6:	cc 24       	eor	r12, r12
 1f8:	dd 24       	eor	r13, r13
 1fa:	ee 24       	eor	r14, r14
 1fc:	ff 24       	eor	r15, r15
 1fe:	00 e0       	ldi	r16, 0x00	; 0
 200:	10 e0       	ldi	r17, 0x00	; 0
 202:	0e 94 1b 03 	call	0x636	; 0x636 <__muldi3>
 206:	00 e1       	ldi	r16, 0x10	; 16
 208:	0e 94 ee 03 	call	0x7dc	; 0x7dc <__ashrdi3>
 20c:	29 83       	std	Y+1, r18	; 0x01
 20e:	3a 83       	std	Y+2, r19	; 0x02
 210:	4b 83       	std	Y+3, r20	; 0x03
 212:	5c 83       	std	Y+4, r21	; 0x04
 214:	6d 83       	std	Y+5, r22	; 0x05
 216:	7e 83       	std	Y+6, r23	; 0x06
 218:	8f 83       	std	Y+7, r24	; 0x07
 21a:	98 87       	std	Y+8, r25	; 0x08
	temp2 = (int32_t)((((int64_t)last_sample*HPF_B1))>>16);
 21c:	80 91 05 01 	lds	r24, 0x0105
 220:	90 91 06 01 	lds	r25, 0x0106
 224:	a0 91 07 01 	lds	r26, 0x0107
 228:	b0 91 08 01 	lds	r27, 0x0108
 22c:	6c 01       	movw	r12, r24
 22e:	7d 01       	movw	r14, r26
 230:	ff 0c       	add	r15, r15
 232:	cc 08       	sbc	r12, r12
 234:	dc 2c       	mov	r13, r12
 236:	76 01       	movw	r14, r12
 238:	28 2f       	mov	r18, r24
 23a:	39 2f       	mov	r19, r25
 23c:	4a 2f       	mov	r20, r26
 23e:	5b 2f       	mov	r21, r27
 240:	6c 2d       	mov	r22, r12
 242:	7c 2d       	mov	r23, r12
 244:	8c 2d       	mov	r24, r12
 246:	9c 2d       	mov	r25, r12
 248:	0f 2e       	mov	r0, r31
 24a:	f9 ea       	ldi	r31, 0xA9	; 169
 24c:	af 2e       	mov	r10, r31
 24e:	f0 2d       	mov	r31, r0
 250:	0f 2e       	mov	r0, r31
 252:	f2 e2       	ldi	r31, 0x22	; 34
 254:	bf 2e       	mov	r11, r31
 256:	f0 2d       	mov	r31, r0
 258:	0f 2e       	mov	r0, r31
 25a:	f3 e0       	ldi	r31, 0x03	; 3
 25c:	cf 2e       	mov	r12, r31
 25e:	f0 2d       	mov	r31, r0
 260:	dd 24       	eor	r13, r13
 262:	ee 24       	eor	r14, r14
 264:	ff 24       	eor	r15, r15
 266:	00 e0       	ldi	r16, 0x00	; 0
 268:	0e 94 1b 03 	call	0x636	; 0x636 <__muldi3>
 26c:	00 e1       	ldi	r16, 0x10	; 16
 26e:	0e 94 ee 03 	call	0x7dc	; 0x7dc <__ashrdi3>
 272:	82 2e       	mov	r8, r18
 274:	93 2e       	mov	r9, r19
 276:	a4 2e       	mov	r10, r20
 278:	b5 2e       	mov	r11, r21
	temp3 = (int32_t)((((int64_t)adc_sample*HPF_B0))>>16);
	
	result = temp-temp2+temp3;
 27a:	89 81       	ldd	r24, Y+1	; 0x01
 27c:	9a 81       	ldd	r25, Y+2	; 0x02
 27e:	ab 81       	ldd	r26, Y+3	; 0x03
 280:	bc 81       	ldd	r27, Y+4	; 0x04
 282:	88 19       	sub	r24, r8
 284:	99 09       	sbc	r25, r9
 286:	aa 09       	sbc	r26, r10
 288:	bb 09       	sbc	r27, r11
 28a:	89 83       	std	Y+1, r24	; 0x01
 28c:	9a 83       	std	Y+2, r25	; 0x02
 28e:	ab 83       	std	Y+3, r26	; 0x03
 290:	bc 83       	std	Y+4, r27	; 0x04
	int32_t result;
	int32_t temp, temp2, temp3;

	temp = (int32_t)((((int64_t)last_result*HPF_A1))>>16);
	temp2 = (int32_t)((((int64_t)last_sample*HPF_B1))>>16);
	temp3 = (int32_t)((((int64_t)adc_sample*HPF_B0))>>16);
 292:	73 01       	movw	r14, r6
 294:	62 01       	movw	r12, r4
 296:	ff 0c       	add	r15, r15
 298:	cc 08       	sbc	r12, r12
 29a:	dc 2c       	mov	r13, r12
 29c:	76 01       	movw	r14, r12
 29e:	24 2d       	mov	r18, r4
 2a0:	35 2d       	mov	r19, r5
 2a2:	46 2d       	mov	r20, r6
 2a4:	57 2d       	mov	r21, r7
 2a6:	6c 2d       	mov	r22, r12
 2a8:	7c 2d       	mov	r23, r12
 2aa:	8c 2d       	mov	r24, r12
 2ac:	9c 2d       	mov	r25, r12
 2ae:	0f 2e       	mov	r0, r31
 2b0:	f9 ea       	ldi	r31, 0xA9	; 169
 2b2:	af 2e       	mov	r10, r31
 2b4:	f0 2d       	mov	r31, r0
 2b6:	0f 2e       	mov	r0, r31
 2b8:	f2 e2       	ldi	r31, 0x22	; 34
 2ba:	bf 2e       	mov	r11, r31
 2bc:	f0 2d       	mov	r31, r0
 2be:	0f 2e       	mov	r0, r31
 2c0:	f3 e0       	ldi	r31, 0x03	; 3
 2c2:	cf 2e       	mov	r12, r31
 2c4:	f0 2d       	mov	r31, r0
 2c6:	dd 24       	eor	r13, r13
 2c8:	ee 24       	eor	r14, r14
 2ca:	ff 24       	eor	r15, r15
 2cc:	00 e0       	ldi	r16, 0x00	; 0
 2ce:	0e 94 1b 03 	call	0x636	; 0x636 <__muldi3>
 2d2:	00 e1       	ldi	r16, 0x10	; 16
 2d4:	0e 94 ee 03 	call	0x7dc	; 0x7dc <__ashrdi3>
 2d8:	82 2e       	mov	r8, r18
 2da:	93 2e       	mov	r9, r19
 2dc:	a4 2e       	mov	r10, r20
 2de:	b5 2e       	mov	r11, r21
	
	result = temp-temp2+temp3;
 2e0:	89 81       	ldd	r24, Y+1	; 0x01
 2e2:	9a 81       	ldd	r25, Y+2	; 0x02
 2e4:	ab 81       	ldd	r26, Y+3	; 0x03
 2e6:	bc 81       	ldd	r27, Y+4	; 0x04
 2e8:	88 0e       	add	r8, r24
 2ea:	99 1e       	adc	r9, r25
 2ec:	aa 1e       	adc	r10, r26
 2ee:	bb 1e       	adc	r11, r27
	last_result = result;
 2f0:	80 92 12 01 	sts	0x0112, r8
 2f4:	90 92 13 01 	sts	0x0113, r9
 2f8:	a0 92 14 01 	sts	0x0114, r10
 2fc:	b0 92 15 01 	sts	0x0115, r11
	last_sample = adc_sample;
 300:	40 92 05 01 	sts	0x0105, r4
 304:	50 92 06 01 	sts	0x0106, r5
 308:	60 92 07 01 	sts	0x0107, r6
 30c:	70 92 08 01 	sts	0x0108, r7
	return result;
}
 310:	68 2d       	mov	r22, r8
 312:	79 2d       	mov	r23, r9
 314:	8a 2d       	mov	r24, r10
 316:	9b 2d       	mov	r25, r11
 318:	28 96       	adiw	r28, 0x08	; 8
 31a:	0f b6       	in	r0, 0x3f	; 63
 31c:	f8 94       	cli
 31e:	de bf       	out	0x3e, r29	; 62
 320:	0f be       	out	0x3f, r0	; 63
 322:	cd bf       	out	0x3d, r28	; 61
 324:	df 91       	pop	r29
 326:	cf 91       	pop	r28
 328:	1f 91       	pop	r17
 32a:	0f 91       	pop	r16
 32c:	ff 90       	pop	r15
 32e:	ef 90       	pop	r14
 330:	df 90       	pop	r13
 332:	cf 90       	pop	r12
 334:	bf 90       	pop	r11
 336:	af 90       	pop	r10
 338:	9f 90       	pop	r9
 33a:	8f 90       	pop	r8
 33c:	7f 90       	pop	r7
 33e:	6f 90       	pop	r6
 340:	5f 90       	pop	r5
 342:	4f 90       	pop	r4
 344:	08 95       	ret

00000346 <main>:
	
	//PC4 - Generic Switch Input
	
	//ATMega328 Datasheet Table 14-1 Pg 78
	//Configuring pin PC4 for input, pullup
	CLEAR(DDRC,4);	//Direction: Input
 346:	3c 98       	cbi	0x07, 4	; 7
	SET(PORTC,4);	//Pullup: Enabled
 348:	44 9a       	sbi	0x08, 4	; 8
	
	//ATMega328 Datasheet Table 14-1 Pg 78
	//Heartbeat LED - PD7
	//Set as Output High (initially)
	SET(DDRD,7);	//Direction: output
 34a:	57 9a       	sbi	0x0a, 7	; 10
	CLEAR(PORTD,7);	//State: Lo
 34c:	5f 98       	cbi	0x0b, 7	; 11

	PRR = 0x00;	//DIsable all power reduction
 34e:	10 92 64 00 	sts	0x0064, r1
	
	//ATMega328 Datasheet Section 16.11.1 pg 132 - TCCR1A
	//No waveform generation is required on this timer, so set all 
	//ports to normal operation
	
	TCCR1A = 0x00;
 352:	10 92 80 00 	sts	0x0080, r1
    
	//ATMega328 Datasheet Section 16.11.3 pg 135 - TCCR1C
	//This register is used for output compare.  Again, we're not doing that
	//So this can be all 0's
	
	TCCR1C = 0x00;
 356:	10 92 82 00 	sts	0x0082, r1
	#define PERIOD_DECIMATE 40
	
	#define TIMER1_PERIOD PERIOD_800HZ
	
	//See?  It's obvious what's going on here
	TCNT1 = TIMER1_PERIOD;
 35a:	89 ed       	ldi	r24, 0xD9	; 217
 35c:	9f ef       	ldi	r25, 0xFF	; 255
 35e:	90 93 85 00 	sts	0x0085, r25
 362:	80 93 84 00 	sts	0x0084, r24
	//Now to set the interrupt masks
	//I want no interrupts - we'll poll the overflow flag to determine when an overflow has occurred
	//ATMega328 Datasheet Section 16.11.8 Pg 136 - TIMSK1
	//No interrupts, all 0's
	
	TIMSK1 = 0x00;
 366:	10 92 6f 00 	sts	0x006F, r1
	//Setting up Timer 0 for PWM mode
	//As per ATMega Datasheet Section 15.9.1 Page 105 Paragraph 1: the DDRn bits for the output compare lines
	//must be set to output for any of this to work
	//Output compare A - Port D pin 6
	//This is 
	SET(DDRD,6);	//Direction: output
 36a:	56 9a       	sbi	0x0a, 6	; 10
	//Fast PWM mode for Timer 0 
	//Count increases from 0x00 to 0xFF
	//It is SET at 0x00 and is CLEARED when it matches the output compare 
	//Period is set only according to the source

	TCNT0 = 0x00;
 36c:	16 bc       	out	0x26, r1	; 38
	//ATMega328 Datasheet Section 15.9.1 Pg 105 - TCCR0A 
	TCCR0A =	(0x02<<6) |	//Noninverting PWM output A: Set output A at BOTTOM, CLEAR at compare match
 36e:	83 ea       	ldi	r24, 0xA3	; 163
 370:	84 bd       	out	0x24, r24	; 36
				(0x02<<4) |	//Noninverting PWM output B
				(0x03);	//Fast PWM mode 3: RUn from 0x00 to 0xFF
				
	//ATMega328 Datasheet Section 15.9.2 Pg 108 - TCCR0B
	TIMSK0 =	0X00;		//No interupts needed
 372:	10 92 6e 00 	sts	0x006E, r1
	
	#define GREEN_PWM 0x80
	#define YELLOW_PWM 0x80
	#define RED_PWM 0x80
	
	OCR0A = YELLOW_PWM;
 376:	80 e8       	ldi	r24, 0x80	; 128
 378:	87 bd       	out	0x27, r24	; 39
	OCR0B = 0x01;		//NOTE!: even at OCR0B at 0x00 it still turns on!  Turn the output off if you don't want 
 37a:	81 e0       	ldi	r24, 0x01	; 1
 37c:	88 bd       	out	0x28, r24	; 40
						//lights to turn on.
	
	TCCR0B =	(0x00<<7) |	//Force output compare A - not needed because of PWM
 37e:	85 bd       	out	0x25, r24	; 37
	significant 8 bits are stored in one register.  Thus, if you left-adjust the result you only
	need to read one register to get the result*/
	
	/*ADC Channel - I only care about one - the Y axis on the accelerometer which is channel 1.*/
	
	ADMUX =		(0x01 << 6) /*Reference - AVCC - 5V. */ 
 380:	81 e6       	ldi	r24, 0x61	; 97
 382:	80 93 7c 00 	sts	0x007C, r24
	
	The ClkIO is 1MHz and the prescaler options are 2,4,8,16,32,64 and 128. 1MHz/8 = ~125KHz, so that seems good.
	That value is 3
	*/
	
	ADCSRA =	(0x01 << 7)	//Enable ADC
 386:	83 e8       	ldi	r24, 0x83	; 131
 388:	80 93 7a 00 	sts	0x007A, r24
			  
	//ATMega328 Datasheet Section 24.9.5 Pg 257 - DIDR0
	//This register allows digital input buffers on ADC pins to be disabled.  This saves power, so I'll do it
	//I have four channels: 0-3 which equates to 0x0F
	
	DIDR0 = 0x0F;	//Turn off digital filtering on ADC channels 0-3
 38c:	8f e0       	ldi	r24, 0x0F	; 15
 38e:	80 93 7e 00 	sts	0x007E, r24
	//Baud rate settings for fosc of 8MHZ
	//Choosing baud rate of 38.4K for minimum error
	//U2Xn = 0
	//UBRRn = 12
	
	UBRR0 = 12;
 392:	8c e0       	ldi	r24, 0x0C	; 12
 394:	90 e0       	ldi	r25, 0x00	; 0
 396:	90 93 c5 00 	sts	0x00C5, r25
 39a:	80 93 c4 00 	sts	0x00C4, r24
	//ATMega328 Datasheet Section 20.11.2 pg 194
	//Bits 7:2 - Status bits
	//Bit 1 - Double UART transmission speed - Yes : 1
	//Bit 0 - Multi-Processor Communication Mode - No:0
	
	UCSR0A = 0x00;
 39e:	10 92 c0 00 	sts	0x00C0, r1
	//Bit 3 - Transmitter Enable - Set to 1
	//Bit 2 - Character Size Bit 2 - Set to 0 for 8 bits
	//Bit 1 - 9th receive bit - Ignore
	//Bit 0 - 9th transmit bit - Ignore
	
	UCSR0B = 0x00	| (1 << 3)
 3a2:	88 e1       	ldi	r24, 0x18	; 24
 3a4:	80 93 c1 00 	sts	0x00C1, r24
	//Bits 5:4 - Parity setting - None : 00
	//Bit 3 - Stop select - 1 : 0
	//Bit 2:1 - Character size - 8 : 11
	//Bit 0 - Clock polarity: Don't care : 0
	
	UCSR0C = 0x03 << 1;
 3a8:	86 e0       	ldi	r24, 0x06	; 6
 3aa:	80 93 c2 00 	sts	0x00C2, r24
	
	//Send a known pattern to verify the UART works
	UDR0 = 0xA5;
 3ae:	85 ea       	ldi	r24, 0xA5	; 165
 3b0:	80 93 c6 00 	sts	0x00C6, r24
	
	//Wait until transmit is complete
	while(FALSE == READ(UCSR0A,6));
 3b4:	e0 ec       	ldi	r30, 0xC0	; 192
 3b6:	f0 e0       	ldi	r31, 0x00	; 0
 3b8:	80 81       	ld	r24, Z
 3ba:	86 ff       	sbrs	r24, 6
 3bc:	fd cf       	rjmp	.-6      	; 0x3b8 <main+0x72>
	
	UDR0 = 0x5A;
 3be:	8a e5       	ldi	r24, 0x5A	; 90
 3c0:	80 93 c6 00 	sts	0x00C6, r24
	
	while(FALSE == READ(UCSR0A,6));
 3c4:	e0 ec       	ldi	r30, 0xC0	; 192
 3c6:	f0 e0       	ldi	r31, 0x00	; 0
 3c8:	80 81       	ld	r24, Z
 3ca:	86 ff       	sbrs	r24, 6
 3cc:	fd cf       	rjmp	.-6      	; 0x3c8 <main+0x82>
	
	UDR0 = 0xA5;
 3ce:	85 ea       	ldi	r24, 0xA5	; 165
 3d0:	80 93 c6 00 	sts	0x00C6, r24
	
	//Wait until transmit is complete
	while(FALSE == READ(UCSR0A,6));
 3d4:	e0 ec       	ldi	r30, 0xC0	; 192
 3d6:	f0 e0       	ldi	r31, 0x00	; 0
 3d8:	80 81       	ld	r24, Z
 3da:	86 ff       	sbrs	r24, 6
 3dc:	fd cf       	rjmp	.-6      	; 0x3d8 <main+0x92>
	
	
	//Flash the LED for a second to show that initialization has successfully occurred
	//For some reason this does not last 1s at all
	SET(PORTD,7);
 3de:	5f 9a       	sbi	0x0b, 7	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3e0:	8f ef       	ldi	r24, 0xFF	; 255
 3e2:	99 e6       	ldi	r25, 0x69	; 105
 3e4:	a8 e1       	ldi	r26, 0x18	; 24
 3e6:	81 50       	subi	r24, 0x01	; 1
 3e8:	90 40       	sbci	r25, 0x00	; 0
 3ea:	a0 40       	sbci	r26, 0x00	; 0
 3ec:	e1 f7       	brne	.-8      	; 0x3e6 <main+0xa0>
 3ee:	00 c0       	rjmp	.+0      	; 0x3f0 <main+0xaa>
 3f0:	00 00       	nop
	_delay_ms(1000);
	CLEAR(PORTD,7);
 3f2:	5f 98       	cbi	0x0b, 7	; 11
	//ATMega328 Datasheet Section 16.11.2 Pg 135 - TCCR1B
	//No Waveform generation: bits 4:3 = 0
	//No input capture: bits 7:6 = 0
	//Clock select: ClkIO/256 - bits 2:0 = 100b = 0x04
	
	TCCR1B = 0x04;	//This starts the counter/timer
 3f4:	84 e0       	ldi	r24, 0x04	; 4
 3f6:	80 93 81 00 	sts	0x0081, r24
}

int main(void)
{
	boolean timer_overflow = FALSE;
	boolean transmit_adc_enabled = FALSE;
 3fa:	20 e0       	ldi	r18, 0x00	; 0
			
		if(TRUE == timer_overflow)
		{
			SET(TIFR1,0);		//ATMega328 datasheet Section 16.11.9 pg137 - This clears the overflow flag

			TCNT1 = TIMER1_PERIOD;	//Reset the counter period
 3fc:	0f 2e       	mov	r0, r31
 3fe:	f4 e8       	ldi	r31, 0x84	; 132
 400:	ef 2e       	mov	r14, r31
 402:	ff 24       	eor	r15, r15
 404:	f0 2d       	mov	r31, r0
 406:	0f 2e       	mov	r0, r31
 408:	f9 ed       	ldi	r31, 0xD9	; 217
 40a:	cf 2e       	mov	r12, r31
 40c:	ff ef       	ldi	r31, 0xFF	; 255
 40e:	df 2e       	mov	r13, r31
 410:	f0 2d       	mov	r31, r0

		//Handle reading ADC - Y axis
		if(TRUE == READ(events,EVENT_READ_ADC_Y))
		{

			SET(ADCSRA,6);	//Start conversion
 412:	ea e7       	ldi	r30, 0x7A	; 122
 414:	f0 e0       	ldi	r31, 0x00	; 0
			//Typical measured is ~14.5us
			while(FALSE == READ(ADCSRA,4));	
	
			SET(ADCSRA,4);	//Clear the interrupt flag by setting it to 1

			adc_y_axis = ADCH;	//Transfer ADC result to y-axis variable
 416:	0f 2e       	mov	r0, r31
 418:	f9 e7       	ldi	r31, 0x79	; 121
 41a:	af 2e       	mov	r10, r31
 41c:	bb 24       	eor	r11, r11
 41e:	f0 2d       	mov	r31, r0
			SET(events,EVENT_TX_ADC_DATA);
		}	

		if(READ(events,EVENT_TX_ADC_DATA) && (TRUE == transmit_adc_enabled))
		{
			while(FALSE == READ(UCSR0A,6));	
 420:	c0 ec       	ldi	r28, 0xC0	; 192
 422:	d0 e0       	ldi	r29, 0x00	; 0
			UDR0 = (uint8_t)(adc_y_axis);
 424:	06 ec       	ldi	r16, 0xC6	; 198
 426:	10 e0       	ldi	r17, 0x00	; 0
		/*	ADC data transmission is toggled by sending a '0' character - 0x30 hex*/
		if(TRUE == (READ(UCSR0A,7)))
		{
			if(0x30 == UDR0)
			{
				transmit_adc_enabled = ((TRUE == transmit_adc_enabled)?FALSE:TRUE);
 428:	99 24       	eor	r9, r9
 42a:	9a 94       	dec	r9
 42c:	88 24       	eor	r8, r8
    {

		//Determine what events need to be handled this frame
		
		//Handle system timer
		timer_overflow = READ(TIFR1,0);
 42e:	b0 9b       	sbis	0x16, 0	; 22
 430:	2b c0       	rjmp	.+86     	; 0x488 <main+0x142>
 432:	71 c0       	rjmp	.+226    	; 0x516 <main+0x1d0>
				case 240:
				case 280:
				case 320:
				case 360:
				case 400:
					SET(events,EVENT_DECIMATE);
 434:	82 60       	ori	r24, 0x02	; 2
 436:	80 93 0a 01 	sts	0x010A, r24
 43a:	90 93 0b 01 	sts	0x010B, r25
 43e:	a0 93 0c 01 	sts	0x010C, r26
 442:	b0 93 0d 01 	sts	0x010D, r27
					break;
				default:
					break;
			}
			
			if(PERIOD_HB_LED == ticks)
 446:	40 39       	cpi	r20, 0x90	; 144
 448:	91 e0       	ldi	r25, 0x01	; 1
 44a:	59 07       	cpc	r21, r25
 44c:	90 e0       	ldi	r25, 0x00	; 0
 44e:	69 07       	cpc	r22, r25
 450:	90 e0       	ldi	r25, 0x00	; 0
 452:	79 07       	cpc	r23, r25
 454:	c9 f4       	brne	.+50     	; 0x488 <main+0x142>
			{
				ticks = 0;
 456:	10 92 0e 01 	sts	0x010E, r1
 45a:	10 92 0f 01 	sts	0x010F, r1
 45e:	10 92 10 01 	sts	0x0110, r1
 462:	10 92 11 01 	sts	0x0111, r1
				//Signal that this event occurred in this frame
				SET(events,EVENT_500MS);
 466:	80 91 0a 01 	lds	r24, 0x010A
 46a:	90 91 0b 01 	lds	r25, 0x010B
 46e:	a0 91 0c 01 	lds	r26, 0x010C
 472:	b0 91 0d 01 	lds	r27, 0x010D
 476:	81 60       	ori	r24, 0x01	; 1
 478:	80 93 0a 01 	sts	0x010A, r24
 47c:	90 93 0b 01 	sts	0x010B, r25
 480:	a0 93 0c 01 	sts	0x010C, r26
 484:	b0 93 0d 01 	sts	0x010D, r27
		}			
		
		//This 500ms tick is for the heartbeat LED, but I'm currently using the LED for debug, so no heartbeat

		//Handle 500ms tick
		if(TRUE == READ(events,EVENT_500MS))
 488:	80 91 0a 01 	lds	r24, 0x010A
 48c:	80 ff       	sbrs	r24, 0
 48e:	03 c0       	rjmp	.+6      	; 0x496 <main+0x150>
		{
			TOGGLE(PORTD,7);
 490:	8b b1       	in	r24, 0x0b	; 11
 492:	80 58       	subi	r24, 0x80	; 128
 494:	8b b9       	out	0x0b, r24	; 11
		}

		//Handle reading ADC - Y axis
		if(TRUE == READ(events,EVENT_READ_ADC_Y))
 496:	80 91 0a 01 	lds	r24, 0x010A
 49a:	83 ff       	sbrs	r24, 3
 49c:	1c c0       	rjmp	.+56     	; 0x4d6 <main+0x190>
		{

			SET(ADCSRA,6);	//Start conversion
 49e:	80 81       	ld	r24, Z
 4a0:	80 64       	ori	r24, 0x40	; 64
 4a2:	80 83       	st	Z, r24
			
			//Wait until conversion finishes - this should never be more than
			//25* (8000000/8)^-1 seconds, which is about 25us
			//Typical measured is ~14.5us
			while(FALSE == READ(ADCSRA,4));	
 4a4:	80 81       	ld	r24, Z
 4a6:	84 ff       	sbrs	r24, 4
 4a8:	fd cf       	rjmp	.-6      	; 0x4a4 <main+0x15e>
	
			SET(ADCSRA,4);	//Clear the interrupt flag by setting it to 1
 4aa:	80 81       	ld	r24, Z
 4ac:	80 61       	ori	r24, 0x10	; 16
 4ae:	80 83       	st	Z, r24

			adc_y_axis = ADCH;	//Transfer ADC result to y-axis variable
 4b0:	d5 01       	movw	r26, r10
 4b2:	7c 90       	ld	r7, X
				In this case I'm only sending one byte so I don't need to 
				wait for the USART to finish to send another.  I can do useful
				work while the USART is transmitting instead of just blocking 
				until it's done for no good reason
			*/
			SET(events,EVENT_TX_ADC_DATA);
 4b4:	80 91 0a 01 	lds	r24, 0x010A
 4b8:	90 91 0b 01 	lds	r25, 0x010B
 4bc:	a0 91 0c 01 	lds	r26, 0x010C
 4c0:	b0 91 0d 01 	lds	r27, 0x010D
 4c4:	80 61       	ori	r24, 0x10	; 16
 4c6:	80 93 0a 01 	sts	0x010A, r24
 4ca:	90 93 0b 01 	sts	0x010B, r25
 4ce:	a0 93 0c 01 	sts	0x010C, r26
 4d2:	b0 93 0d 01 	sts	0x010D, r27
		}	

		if(READ(events,EVENT_TX_ADC_DATA) && (TRUE == transmit_adc_enabled))
 4d6:	80 91 0a 01 	lds	r24, 0x010A
 4da:	84 ff       	sbrs	r24, 4
 4dc:	07 c0       	rjmp	.+14     	; 0x4ec <main+0x1a6>
 4de:	2f 3f       	cpi	r18, 0xFF	; 255
 4e0:	29 f4       	brne	.+10     	; 0x4ec <main+0x1a6>
		{
			while(FALSE == READ(UCSR0A,6));	
 4e2:	88 81       	ld	r24, Y
 4e4:	86 ff       	sbrs	r24, 6
 4e6:	fd cf       	rjmp	.-6      	; 0x4e2 <main+0x19c>
			UDR0 = (uint8_t)(adc_y_axis);
 4e8:	d8 01       	movw	r26, r16
 4ea:	7c 92       	st	X, r7
		}
		
		/*	ADC data transmission is toggled by sending a '0' character - 0x30 hex*/
		if(TRUE == (READ(UCSR0A,7)))
 4ec:	88 81       	ld	r24, Y
 4ee:	88 23       	and	r24, r24
 4f0:	4c f4       	brge	.+18     	; 0x504 <main+0x1be>
		{
			if(0x30 == UDR0)
 4f2:	d8 01       	movw	r26, r16
 4f4:	8c 91       	ld	r24, X
 4f6:	80 33       	cpi	r24, 0x30	; 48
 4f8:	29 f4       	brne	.+10     	; 0x504 <main+0x1be>
			{
				transmit_adc_enabled = ((TRUE == transmit_adc_enabled)?FALSE:TRUE);
 4fa:	2f 3f       	cpi	r18, 0xFF	; 255
 4fc:	11 f4       	brne	.+4      	; 0x502 <main+0x1bc>
 4fe:	28 2d       	mov	r18, r8
 500:	01 c0       	rjmp	.+2      	; 0x504 <main+0x1be>
 502:	29 2d       	mov	r18, r9
			}
		}
		
		//Clear all events in this frame
		events = 0x0000;
 504:	10 92 0a 01 	sts	0x010A, r1
 508:	10 92 0b 01 	sts	0x010B, r1
 50c:	10 92 0c 01 	sts	0x010C, r1
 510:	10 92 0d 01 	sts	0x010D, r1
    }
 514:	8c cf       	rjmp	.-232    	; 0x42e <main+0xe8>
		//Handle system timer
		timer_overflow = READ(TIFR1,0);
			
		if(TRUE == timer_overflow)
		{
			SET(TIFR1,0);		//ATMega328 datasheet Section 16.11.9 pg137 - This clears the overflow flag
 516:	b0 9a       	sbi	0x16, 0	; 22

			TCNT1 = TIMER1_PERIOD;	//Reset the counter period
 518:	d7 01       	movw	r26, r14
 51a:	11 96       	adiw	r26, 0x01	; 1
 51c:	dc 92       	st	X, r13
 51e:	ce 92       	st	-X, r12
			ticks++;
 520:	80 91 0e 01 	lds	r24, 0x010E
 524:	90 91 0f 01 	lds	r25, 0x010F
 528:	a0 91 10 01 	lds	r26, 0x0110
 52c:	b0 91 11 01 	lds	r27, 0x0111
 530:	ac 01       	movw	r20, r24
 532:	bd 01       	movw	r22, r26
 534:	4f 5f       	subi	r20, 0xFF	; 255
 536:	5f 4f       	sbci	r21, 0xFF	; 255
 538:	6f 4f       	sbci	r22, 0xFF	; 255
 53a:	7f 4f       	sbci	r23, 0xFF	; 255
 53c:	40 93 0e 01 	sts	0x010E, r20
 540:	50 93 0f 01 	sts	0x010F, r21
 544:	60 93 10 01 	sts	0x0110, r22
 548:	70 93 11 01 	sts	0x0111, r23
			
			//Signal ADC Read - this is done every 1.25ms
			SET(events,EVENT_READ_ADC_Y);
 54c:	80 91 0a 01 	lds	r24, 0x010A
 550:	90 91 0b 01 	lds	r25, 0x010B
 554:	a0 91 0c 01 	lds	r26, 0x010C
 558:	b0 91 0d 01 	lds	r27, 0x010D
 55c:	88 60       	ori	r24, 0x08	; 8
 55e:	80 93 0a 01 	sts	0x010A, r24
 562:	90 93 0b 01 	sts	0x010B, r25
 566:	a0 93 0c 01 	sts	0x010C, r26
 56a:	b0 93 0d 01 	sts	0x010D, r27

			//The plan was to decimate the data prior to integrating, so this event would
			//be signaled every 20Hz to perform the decimation and velocity calculation. 
			//It's still here but it probably won't work that way in the end.
			switch(ticks)
 56e:	48 3c       	cpi	r20, 0xC8	; 200
 570:	51 05       	cpc	r21, r1
 572:	61 05       	cpc	r22, r1
 574:	71 05       	cpc	r23, r1
 576:	09 f4       	brne	.+2      	; 0x57a <main+0x234>
 578:	5d cf       	rjmp	.-326    	; 0x434 <main+0xee>
 57a:	49 3c       	cpi	r20, 0xC9	; 201
 57c:	51 05       	cpc	r21, r1
 57e:	61 05       	cpc	r22, r1
 580:	71 05       	cpc	r23, r1
 582:	28 f5       	brcc	.+74     	; 0x5ce <main+0x288>
 584:	40 35       	cpi	r20, 0x50	; 80
 586:	51 05       	cpc	r21, r1
 588:	61 05       	cpc	r22, r1
 58a:	71 05       	cpc	r23, r1
 58c:	09 f4       	brne	.+2      	; 0x590 <main+0x24a>
 58e:	52 cf       	rjmp	.-348    	; 0x434 <main+0xee>
 590:	41 35       	cpi	r20, 0x51	; 81
 592:	51 05       	cpc	r21, r1
 594:	61 05       	cpc	r22, r1
 596:	71 05       	cpc	r23, r1
 598:	68 f4       	brcc	.+26     	; 0x5b4 <main+0x26e>
 59a:	41 15       	cp	r20, r1
 59c:	51 05       	cpc	r21, r1
 59e:	61 05       	cpc	r22, r1
 5a0:	71 05       	cpc	r23, r1
 5a2:	09 f4       	brne	.+2      	; 0x5a6 <main+0x260>
 5a4:	47 cf       	rjmp	.-370    	; 0x434 <main+0xee>
 5a6:	48 32       	cpi	r20, 0x28	; 40
 5a8:	51 05       	cpc	r21, r1
 5aa:	61 05       	cpc	r22, r1
 5ac:	71 05       	cpc	r23, r1
 5ae:	09 f0       	breq	.+2      	; 0x5b2 <main+0x26c>
 5b0:	4a cf       	rjmp	.-364    	; 0x446 <main+0x100>
 5b2:	40 cf       	rjmp	.-384    	; 0x434 <main+0xee>
 5b4:	48 37       	cpi	r20, 0x78	; 120
 5b6:	51 05       	cpc	r21, r1
 5b8:	61 05       	cpc	r22, r1
 5ba:	71 05       	cpc	r23, r1
 5bc:	09 f4       	brne	.+2      	; 0x5c0 <main+0x27a>
 5be:	3a cf       	rjmp	.-396    	; 0x434 <main+0xee>
 5c0:	40 3a       	cpi	r20, 0xA0	; 160
 5c2:	51 05       	cpc	r21, r1
 5c4:	61 05       	cpc	r22, r1
 5c6:	71 05       	cpc	r23, r1
 5c8:	09 f0       	breq	.+2      	; 0x5cc <main+0x286>
 5ca:	3d cf       	rjmp	.-390    	; 0x446 <main+0x100>
 5cc:	33 cf       	rjmp	.-410    	; 0x434 <main+0xee>
 5ce:	40 34       	cpi	r20, 0x40	; 64
 5d0:	31 e0       	ldi	r19, 0x01	; 1
 5d2:	53 07       	cpc	r21, r19
 5d4:	30 e0       	ldi	r19, 0x00	; 0
 5d6:	63 07       	cpc	r22, r19
 5d8:	30 e0       	ldi	r19, 0x00	; 0
 5da:	73 07       	cpc	r23, r19
 5dc:	09 f4       	brne	.+2      	; 0x5e0 <main+0x29a>
 5de:	2a cf       	rjmp	.-428    	; 0x434 <main+0xee>
 5e0:	41 34       	cpi	r20, 0x41	; 65
 5e2:	31 e0       	ldi	r19, 0x01	; 1
 5e4:	53 07       	cpc	r21, r19
 5e6:	30 e0       	ldi	r19, 0x00	; 0
 5e8:	63 07       	cpc	r22, r19
 5ea:	30 e0       	ldi	r19, 0x00	; 0
 5ec:	73 07       	cpc	r23, r19
 5ee:	80 f4       	brcc	.+32     	; 0x610 <main+0x2ca>
 5f0:	40 3f       	cpi	r20, 0xF0	; 240
 5f2:	51 05       	cpc	r21, r1
 5f4:	61 05       	cpc	r22, r1
 5f6:	71 05       	cpc	r23, r1
 5f8:	09 f4       	brne	.+2      	; 0x5fc <main+0x2b6>
 5fa:	1c cf       	rjmp	.-456    	; 0x434 <main+0xee>
 5fc:	48 31       	cpi	r20, 0x18	; 24
 5fe:	31 e0       	ldi	r19, 0x01	; 1
 600:	53 07       	cpc	r21, r19
 602:	30 e0       	ldi	r19, 0x00	; 0
 604:	63 07       	cpc	r22, r19
 606:	30 e0       	ldi	r19, 0x00	; 0
 608:	73 07       	cpc	r23, r19
 60a:	09 f0       	breq	.+2      	; 0x60e <main+0x2c8>
 60c:	1c cf       	rjmp	.-456    	; 0x446 <main+0x100>
 60e:	12 cf       	rjmp	.-476    	; 0x434 <main+0xee>
 610:	48 36       	cpi	r20, 0x68	; 104
 612:	31 e0       	ldi	r19, 0x01	; 1
 614:	53 07       	cpc	r21, r19
 616:	30 e0       	ldi	r19, 0x00	; 0
 618:	63 07       	cpc	r22, r19
 61a:	30 e0       	ldi	r19, 0x00	; 0
 61c:	73 07       	cpc	r23, r19
 61e:	09 f4       	brne	.+2      	; 0x622 <main+0x2dc>
 620:	09 cf       	rjmp	.-494    	; 0x434 <main+0xee>
 622:	40 39       	cpi	r20, 0x90	; 144
 624:	31 e0       	ldi	r19, 0x01	; 1
 626:	53 07       	cpc	r21, r19
 628:	30 e0       	ldi	r19, 0x00	; 0
 62a:	63 07       	cpc	r22, r19
 62c:	30 e0       	ldi	r19, 0x00	; 0
 62e:	73 07       	cpc	r23, r19
 630:	09 f0       	breq	.+2      	; 0x634 <main+0x2ee>
 632:	09 cf       	rjmp	.-494    	; 0x446 <main+0x100>
 634:	ff ce       	rjmp	.-514    	; 0x434 <main+0xee>

00000636 <__muldi3>:
 636:	a0 e3       	ldi	r26, 0x30	; 48
 638:	b0 e0       	ldi	r27, 0x00	; 0
 63a:	e1 e2       	ldi	r30, 0x21	; 33
 63c:	f3 e0       	ldi	r31, 0x03	; 3
 63e:	0c 94 7d 04 	jmp	0x8fa	; 0x8fa <__prologue_saves__+0x4>
 642:	29 8f       	std	Y+25, r18	; 0x19
 644:	3a 8f       	std	Y+26, r19	; 0x1a
 646:	4b 8f       	std	Y+27, r20	; 0x1b
 648:	5c 8f       	std	Y+28, r21	; 0x1c
 64a:	6d 8f       	std	Y+29, r22	; 0x1d
 64c:	7e 8f       	std	Y+30, r23	; 0x1e
 64e:	8f 8f       	std	Y+31, r24	; 0x1f
 650:	98 a3       	lds	r25, 0x58
 652:	a9 8a       	std	Y+17, r10	; 0x11
 654:	ba 8a       	std	Y+18, r11	; 0x12
 656:	cb 8a       	std	Y+19, r12	; 0x13
 658:	dc 8a       	std	Y+20, r13	; 0x14
 65a:	ed 8a       	std	Y+21, r14	; 0x15
 65c:	fe 8a       	std	Y+22, r15	; 0x16
 65e:	0f 8b       	std	Y+23, r16	; 0x17
 660:	18 8f       	std	Y+24, r17	; 0x18
 662:	09 8d       	ldd	r16, Y+25	; 0x19
 664:	1a 8d       	ldd	r17, Y+26	; 0x1a
 666:	2b 8d       	ldd	r18, Y+27	; 0x1b
 668:	3c 8d       	ldd	r19, Y+28	; 0x1c
 66a:	09 a3       	lds	r16, 0x59
 66c:	1a a3       	lds	r17, 0x5a
 66e:	2b a3       	lds	r18, 0x5b
 670:	3c a3       	lds	r19, 0x5c
 672:	68 01       	movw	r12, r16
 674:	79 01       	movw	r14, r18
 676:	8f ef       	ldi	r24, 0xFF	; 255
 678:	9f ef       	ldi	r25, 0xFF	; 255
 67a:	a0 e0       	ldi	r26, 0x00	; 0
 67c:	b0 e0       	ldi	r27, 0x00	; 0
 67e:	c8 22       	and	r12, r24
 680:	d9 22       	and	r13, r25
 682:	ea 22       	and	r14, r26
 684:	fb 22       	and	r15, r27
 686:	89 01       	movw	r16, r18
 688:	22 27       	eor	r18, r18
 68a:	33 27       	eor	r19, r19
 68c:	09 a7       	lds	r16, 0x79
 68e:	1a a7       	lds	r17, 0x7a
 690:	2b a7       	lds	r18, 0x7b
 692:	3c a7       	lds	r19, 0x7c
 694:	09 89       	ldd	r16, Y+17	; 0x11
 696:	1a 89       	ldd	r17, Y+18	; 0x12
 698:	2b 89       	ldd	r18, Y+19	; 0x13
 69a:	3c 89       	ldd	r19, Y+20	; 0x14
 69c:	0d a3       	lds	r16, 0x5d
 69e:	1e a3       	lds	r17, 0x5e
 6a0:	2f a3       	lds	r18, 0x5f
 6a2:	38 a7       	lds	r19, 0x78
 6a4:	48 01       	movw	r8, r16
 6a6:	59 01       	movw	r10, r18
 6a8:	88 22       	and	r8, r24
 6aa:	99 22       	and	r9, r25
 6ac:	aa 22       	and	r10, r26
 6ae:	bb 22       	and	r11, r27
 6b0:	29 01       	movw	r4, r18
 6b2:	66 24       	eor	r6, r6
 6b4:	77 24       	eor	r7, r7
 6b6:	c5 01       	movw	r24, r10
 6b8:	b4 01       	movw	r22, r8
 6ba:	a7 01       	movw	r20, r14
 6bc:	96 01       	movw	r18, r12
 6be:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <__mulsi3>
 6c2:	6d a7       	lds	r22, 0x7d
 6c4:	7e a7       	lds	r23, 0x7e
 6c6:	8f a7       	lds	r24, 0x7f
 6c8:	98 ab       	sts	0x58, r25
 6ca:	c3 01       	movw	r24, r6
 6cc:	b2 01       	movw	r22, r4
 6ce:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <__mulsi3>
 6d2:	6b 01       	movw	r12, r22
 6d4:	7c 01       	movw	r14, r24
 6d6:	c5 01       	movw	r24, r10
 6d8:	b4 01       	movw	r22, r8
 6da:	29 a5       	lds	r18, 0x69
 6dc:	3a a5       	lds	r19, 0x6a
 6de:	4b a5       	lds	r20, 0x6b
 6e0:	5c a5       	lds	r21, 0x6c
 6e2:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <__mulsi3>
 6e6:	4b 01       	movw	r8, r22
 6e8:	5c 01       	movw	r10, r24
 6ea:	c3 01       	movw	r24, r6
 6ec:	b2 01       	movw	r22, r4
 6ee:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <__mulsi3>
 6f2:	ab 01       	movw	r20, r22
 6f4:	bc 01       	movw	r22, r24
 6f6:	c8 0c       	add	r12, r8
 6f8:	d9 1c       	adc	r13, r9
 6fa:	ea 1c       	adc	r14, r10
 6fc:	fb 1c       	adc	r15, r11
 6fe:	0d a5       	lds	r16, 0x6d
 700:	1e a5       	lds	r17, 0x6e
 702:	2f a5       	lds	r18, 0x6f
 704:	38 a9       	sts	0x48, r19
 706:	c9 01       	movw	r24, r18
 708:	aa 27       	eor	r26, r26
 70a:	bb 27       	eor	r27, r27
 70c:	c8 0e       	add	r12, r24
 70e:	d9 1e       	adc	r13, r25
 710:	ea 1e       	adc	r14, r26
 712:	fb 1e       	adc	r15, r27
 714:	c8 14       	cp	r12, r8
 716:	d9 04       	cpc	r13, r9
 718:	ea 04       	cpc	r14, r10
 71a:	fb 04       	cpc	r15, r11
 71c:	20 f4       	brcc	.+8      	; 0x726 <__muldi3+0xf0>
 71e:	40 50       	subi	r20, 0x00	; 0
 720:	50 40       	sbci	r21, 0x00	; 0
 722:	6f 4f       	sbci	r22, 0xFF	; 255
 724:	7f 4f       	sbci	r23, 0xFF	; 255
 726:	c7 01       	movw	r24, r14
 728:	aa 27       	eor	r26, r26
 72a:	bb 27       	eor	r27, r27
 72c:	84 0f       	add	r24, r20
 72e:	95 1f       	adc	r25, r21
 730:	a6 1f       	adc	r26, r22
 732:	b7 1f       	adc	r27, r23
 734:	8d 83       	std	Y+5, r24	; 0x05
 736:	9e 83       	std	Y+6, r25	; 0x06
 738:	af 83       	std	Y+7, r26	; 0x07
 73a:	b8 87       	std	Y+8, r27	; 0x08
 73c:	76 01       	movw	r14, r12
 73e:	dd 24       	eor	r13, r13
 740:	cc 24       	eor	r12, r12
 742:	4d a5       	lds	r20, 0x6d
 744:	5e a5       	lds	r21, 0x6e
 746:	6f a5       	lds	r22, 0x6f
 748:	78 a9       	sts	0x48, r23
 74a:	60 70       	andi	r22, 0x00	; 0
 74c:	70 70       	andi	r23, 0x00	; 0
 74e:	c4 0e       	add	r12, r20
 750:	d5 1e       	adc	r13, r21
 752:	e6 1e       	adc	r14, r22
 754:	f7 1e       	adc	r15, r23
 756:	c9 82       	std	Y+1, r12	; 0x01
 758:	da 82       	std	Y+2, r13	; 0x02
 75a:	eb 82       	std	Y+3, r14	; 0x03
 75c:	fc 82       	std	Y+4, r15	; 0x04
 75e:	1c 2d       	mov	r17, r12
 760:	0a 81       	ldd	r16, Y+2	; 0x02
 762:	8b 80       	ldd	r8, Y+3	; 0x03
 764:	4c 80       	ldd	r4, Y+4	; 0x04
 766:	8d 87       	std	Y+13, r24	; 0x0d
 768:	8e 81       	ldd	r24, Y+6	; 0x06
 76a:	8e 87       	std	Y+14, r24	; 0x0e
 76c:	8f 81       	ldd	r24, Y+7	; 0x07
 76e:	8f 87       	std	Y+15, r24	; 0x0f
 770:	88 85       	ldd	r24, Y+8	; 0x08
 772:	88 8b       	std	Y+16, r24	; 0x10
 774:	2d 89       	ldd	r18, Y+21	; 0x15
 776:	3e 89       	ldd	r19, Y+22	; 0x16
 778:	4f 89       	ldd	r20, Y+23	; 0x17
 77a:	58 8d       	ldd	r21, Y+24	; 0x18
 77c:	69 a1       	lds	r22, 0x49
 77e:	7a a1       	lds	r23, 0x4a
 780:	8b a1       	lds	r24, 0x4b
 782:	9c a1       	lds	r25, 0x4c
 784:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <__mulsi3>
 788:	6b 01       	movw	r12, r22
 78a:	7c 01       	movw	r14, r24
 78c:	2d 8d       	ldd	r18, Y+29	; 0x1d
 78e:	3e 8d       	ldd	r19, Y+30	; 0x1e
 790:	4f 8d       	ldd	r20, Y+31	; 0x1f
 792:	58 a1       	lds	r21, 0x48
 794:	6d a1       	lds	r22, 0x4d
 796:	7e a1       	lds	r23, 0x4e
 798:	8f a1       	lds	r24, 0x4f
 79a:	98 a5       	lds	r25, 0x68
 79c:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <__mulsi3>
 7a0:	dc 01       	movw	r26, r24
 7a2:	cb 01       	movw	r24, r22
 7a4:	c8 0e       	add	r12, r24
 7a6:	d9 1e       	adc	r13, r25
 7a8:	ea 1e       	adc	r14, r26
 7aa:	fb 1e       	adc	r15, r27
 7ac:	8d 85       	ldd	r24, Y+13	; 0x0d
 7ae:	9e 85       	ldd	r25, Y+14	; 0x0e
 7b0:	af 85       	ldd	r26, Y+15	; 0x0f
 7b2:	b8 89       	ldd	r27, Y+16	; 0x10
 7b4:	8c 0d       	add	r24, r12
 7b6:	9d 1d       	adc	r25, r13
 7b8:	ae 1d       	adc	r26, r14
 7ba:	bf 1d       	adc	r27, r15
 7bc:	8d 87       	std	Y+13, r24	; 0x0d
 7be:	9e 87       	std	Y+14, r25	; 0x0e
 7c0:	af 87       	std	Y+15, r26	; 0x0f
 7c2:	b8 8b       	std	Y+16, r27	; 0x10
 7c4:	68 2f       	mov	r22, r24
 7c6:	7e 85       	ldd	r23, Y+14	; 0x0e
 7c8:	21 2f       	mov	r18, r17
 7ca:	30 2f       	mov	r19, r16
 7cc:	48 2d       	mov	r20, r8
 7ce:	54 2d       	mov	r21, r4
 7d0:	8f 85       	ldd	r24, Y+15	; 0x0f
 7d2:	98 89       	ldd	r25, Y+16	; 0x10
 7d4:	e0 96       	adiw	r28, 0x30	; 48
 7d6:	e0 e1       	ldi	r30, 0x10	; 16
 7d8:	0c 94 99 04 	jmp	0x932	; 0x932 <__epilogue_restores__+0x4>

000007dc <__ashrdi3>:
 7dc:	0f 93       	push	r16
 7de:	cf 93       	push	r28
 7e0:	df 93       	push	r29
 7e2:	cd b7       	in	r28, 0x3d	; 61
 7e4:	de b7       	in	r29, 0x3e	; 62
 7e6:	60 97       	sbiw	r28, 0x10	; 16
 7e8:	0f b6       	in	r0, 0x3f	; 63
 7ea:	f8 94       	cli
 7ec:	de bf       	out	0x3e, r29	; 62
 7ee:	0f be       	out	0x3f, r0	; 63
 7f0:	cd bf       	out	0x3d, r28	; 61
 7f2:	00 23       	and	r16, r16
 7f4:	09 f4       	brne	.+2      	; 0x7f8 <__ashrdi3+0x1c>
 7f6:	56 c0       	rjmp	.+172    	; 0x8a4 <__ashrdi3+0xc8>
 7f8:	29 87       	std	Y+9, r18	; 0x09
 7fa:	3a 87       	std	Y+10, r19	; 0x0a
 7fc:	4b 87       	std	Y+11, r20	; 0x0b
 7fe:	5c 87       	std	Y+12, r21	; 0x0c
 800:	6d 87       	std	Y+13, r22	; 0x0d
 802:	7e 87       	std	Y+14, r23	; 0x0e
 804:	8f 87       	std	Y+15, r24	; 0x0f
 806:	98 8b       	std	Y+16, r25	; 0x10
 808:	20 e2       	ldi	r18, 0x20	; 32
 80a:	20 1b       	sub	r18, r16
 80c:	8d 85       	ldd	r24, Y+13	; 0x0d
 80e:	9e 85       	ldd	r25, Y+14	; 0x0e
 810:	af 85       	ldd	r26, Y+15	; 0x0f
 812:	b8 89       	ldd	r27, Y+16	; 0x10
 814:	ac 01       	movw	r20, r24
 816:	bd 01       	movw	r22, r26
 818:	12 16       	cp	r1, r18
 81a:	b4 f0       	brlt	.+44     	; 0x848 <__ashrdi3+0x6c>
 81c:	77 0f       	add	r23, r23
 81e:	44 0b       	sbc	r20, r20
 820:	54 2f       	mov	r21, r20
 822:	ba 01       	movw	r22, r20
 824:	4d 83       	std	Y+5, r20	; 0x05
 826:	5e 83       	std	Y+6, r21	; 0x06
 828:	6f 83       	std	Y+7, r22	; 0x07
 82a:	78 87       	std	Y+8, r23	; 0x08
 82c:	33 27       	eor	r19, r19
 82e:	27 fd       	sbrc	r18, 7
 830:	30 95       	com	r19
 832:	30 95       	com	r19
 834:	21 95       	neg	r18
 836:	3f 4f       	sbci	r19, 0xFF	; 255
 838:	04 c0       	rjmp	.+8      	; 0x842 <__ashrdi3+0x66>
 83a:	b5 95       	asr	r27
 83c:	a7 95       	ror	r26
 83e:	97 95       	ror	r25
 840:	87 95       	ror	r24
 842:	2a 95       	dec	r18
 844:	d2 f7       	brpl	.-12     	; 0x83a <__ashrdi3+0x5e>
 846:	22 c0       	rjmp	.+68     	; 0x88c <__ashrdi3+0xb0>
 848:	00 2e       	mov	r0, r16
 84a:	04 c0       	rjmp	.+8      	; 0x854 <__ashrdi3+0x78>
 84c:	75 95       	asr	r23
 84e:	67 95       	ror	r22
 850:	57 95       	ror	r21
 852:	47 95       	ror	r20
 854:	0a 94       	dec	r0
 856:	d2 f7       	brpl	.-12     	; 0x84c <__ashrdi3+0x70>
 858:	4d 83       	std	Y+5, r20	; 0x05
 85a:	5e 83       	std	Y+6, r21	; 0x06
 85c:	6f 83       	std	Y+7, r22	; 0x07
 85e:	78 87       	std	Y+8, r23	; 0x08
 860:	04 c0       	rjmp	.+8      	; 0x86a <__ashrdi3+0x8e>
 862:	88 0f       	add	r24, r24
 864:	99 1f       	adc	r25, r25
 866:	aa 1f       	adc	r26, r26
 868:	bb 1f       	adc	r27, r27
 86a:	2a 95       	dec	r18
 86c:	d2 f7       	brpl	.-12     	; 0x862 <__ashrdi3+0x86>
 86e:	49 85       	ldd	r20, Y+9	; 0x09
 870:	5a 85       	ldd	r21, Y+10	; 0x0a
 872:	6b 85       	ldd	r22, Y+11	; 0x0b
 874:	7c 85       	ldd	r23, Y+12	; 0x0c
 876:	04 c0       	rjmp	.+8      	; 0x880 <__ashrdi3+0xa4>
 878:	76 95       	lsr	r23
 87a:	67 95       	ror	r22
 87c:	57 95       	ror	r21
 87e:	47 95       	ror	r20
 880:	0a 95       	dec	r16
 882:	d2 f7       	brpl	.-12     	; 0x878 <__ashrdi3+0x9c>
 884:	84 2b       	or	r24, r20
 886:	95 2b       	or	r25, r21
 888:	a6 2b       	or	r26, r22
 88a:	b7 2b       	or	r27, r23
 88c:	89 83       	std	Y+1, r24	; 0x01
 88e:	9a 83       	std	Y+2, r25	; 0x02
 890:	ab 83       	std	Y+3, r26	; 0x03
 892:	bc 83       	std	Y+4, r27	; 0x04
 894:	29 81       	ldd	r18, Y+1	; 0x01
 896:	3a 81       	ldd	r19, Y+2	; 0x02
 898:	4b 81       	ldd	r20, Y+3	; 0x03
 89a:	5c 81       	ldd	r21, Y+4	; 0x04
 89c:	6d 81       	ldd	r22, Y+5	; 0x05
 89e:	7e 81       	ldd	r23, Y+6	; 0x06
 8a0:	8f 81       	ldd	r24, Y+7	; 0x07
 8a2:	98 85       	ldd	r25, Y+8	; 0x08
 8a4:	60 96       	adiw	r28, 0x10	; 16
 8a6:	0f b6       	in	r0, 0x3f	; 63
 8a8:	f8 94       	cli
 8aa:	de bf       	out	0x3e, r29	; 62
 8ac:	0f be       	out	0x3f, r0	; 63
 8ae:	cd bf       	out	0x3d, r28	; 61
 8b0:	df 91       	pop	r29
 8b2:	cf 91       	pop	r28
 8b4:	0f 91       	pop	r16
 8b6:	08 95       	ret

000008b8 <__mulsi3>:
 8b8:	62 9f       	mul	r22, r18
 8ba:	d0 01       	movw	r26, r0
 8bc:	73 9f       	mul	r23, r19
 8be:	f0 01       	movw	r30, r0
 8c0:	82 9f       	mul	r24, r18
 8c2:	e0 0d       	add	r30, r0
 8c4:	f1 1d       	adc	r31, r1
 8c6:	64 9f       	mul	r22, r20
 8c8:	e0 0d       	add	r30, r0
 8ca:	f1 1d       	adc	r31, r1
 8cc:	92 9f       	mul	r25, r18
 8ce:	f0 0d       	add	r31, r0
 8d0:	83 9f       	mul	r24, r19
 8d2:	f0 0d       	add	r31, r0
 8d4:	74 9f       	mul	r23, r20
 8d6:	f0 0d       	add	r31, r0
 8d8:	65 9f       	mul	r22, r21
 8da:	f0 0d       	add	r31, r0
 8dc:	99 27       	eor	r25, r25
 8de:	72 9f       	mul	r23, r18
 8e0:	b0 0d       	add	r27, r0
 8e2:	e1 1d       	adc	r30, r1
 8e4:	f9 1f       	adc	r31, r25
 8e6:	63 9f       	mul	r22, r19
 8e8:	b0 0d       	add	r27, r0
 8ea:	e1 1d       	adc	r30, r1
 8ec:	f9 1f       	adc	r31, r25
 8ee:	bd 01       	movw	r22, r26
 8f0:	cf 01       	movw	r24, r30
 8f2:	11 24       	eor	r1, r1
 8f4:	08 95       	ret

000008f6 <__prologue_saves__>:
 8f6:	2f 92       	push	r2
 8f8:	3f 92       	push	r3
 8fa:	4f 92       	push	r4
 8fc:	5f 92       	push	r5
 8fe:	6f 92       	push	r6
 900:	7f 92       	push	r7
 902:	8f 92       	push	r8
 904:	9f 92       	push	r9
 906:	af 92       	push	r10
 908:	bf 92       	push	r11
 90a:	cf 92       	push	r12
 90c:	df 92       	push	r13
 90e:	ef 92       	push	r14
 910:	ff 92       	push	r15
 912:	0f 93       	push	r16
 914:	1f 93       	push	r17
 916:	cf 93       	push	r28
 918:	df 93       	push	r29
 91a:	cd b7       	in	r28, 0x3d	; 61
 91c:	de b7       	in	r29, 0x3e	; 62
 91e:	ca 1b       	sub	r28, r26
 920:	db 0b       	sbc	r29, r27
 922:	0f b6       	in	r0, 0x3f	; 63
 924:	f8 94       	cli
 926:	de bf       	out	0x3e, r29	; 62
 928:	0f be       	out	0x3f, r0	; 63
 92a:	cd bf       	out	0x3d, r28	; 61
 92c:	09 94       	ijmp

0000092e <__epilogue_restores__>:
 92e:	2a 88       	ldd	r2, Y+18	; 0x12
 930:	39 88       	ldd	r3, Y+17	; 0x11
 932:	48 88       	ldd	r4, Y+16	; 0x10
 934:	5f 84       	ldd	r5, Y+15	; 0x0f
 936:	6e 84       	ldd	r6, Y+14	; 0x0e
 938:	7d 84       	ldd	r7, Y+13	; 0x0d
 93a:	8c 84       	ldd	r8, Y+12	; 0x0c
 93c:	9b 84       	ldd	r9, Y+11	; 0x0b
 93e:	aa 84       	ldd	r10, Y+10	; 0x0a
 940:	b9 84       	ldd	r11, Y+9	; 0x09
 942:	c8 84       	ldd	r12, Y+8	; 0x08
 944:	df 80       	ldd	r13, Y+7	; 0x07
 946:	ee 80       	ldd	r14, Y+6	; 0x06
 948:	fd 80       	ldd	r15, Y+5	; 0x05
 94a:	0c 81       	ldd	r16, Y+4	; 0x04
 94c:	1b 81       	ldd	r17, Y+3	; 0x03
 94e:	aa 81       	ldd	r26, Y+2	; 0x02
 950:	b9 81       	ldd	r27, Y+1	; 0x01
 952:	ce 0f       	add	r28, r30
 954:	d1 1d       	adc	r29, r1
 956:	0f b6       	in	r0, 0x3f	; 63
 958:	f8 94       	cli
 95a:	de bf       	out	0x3e, r29	; 62
 95c:	0f be       	out	0x3f, r0	; 63
 95e:	cd bf       	out	0x3d, r28	; 61
 960:	ed 01       	movw	r28, r26
 962:	08 95       	ret

00000964 <_exit>:
 964:	f8 94       	cli

00000966 <__stop_program>:
 966:	ff cf       	rjmp	.-2      	; 0x966 <__stop_program>
