
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.254 ; gain = 2.023 ; free physical = 7057 ; free virtual = 14071
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/home/cadmgr/xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1714.004 ; gain = 0.000 ; free physical = 6744 ; free virtual = 13695
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.srcs/constrs_1/new/io.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.562 ; gain = 0.000 ; free physical = 6455 ; free virtual = 13496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2009.562 ; gain = 670.746 ; free physical = 6455 ; free virtual = 13496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2009.562 ; gain = 0.000 ; free physical = 6443 ; free virtual = 13485

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2180fad54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2432.125 ; gain = 422.562 ; free physical = 6332 ; free virtual = 13235

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 21 inverters resulting in an inversion of 183 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fd1a8863

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2717.984 ; gain = 0.000 ; free physical = 6054 ; free virtual = 12957
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 203d0115f

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2717.984 ; gain = 0.000 ; free physical = 6054 ; free virtual = 12957
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 103 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21625daf3

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2717.984 ; gain = 0.000 ; free physical = 6054 ; free virtual = 12957
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 231 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21625daf3

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2750.000 ; gain = 32.016 ; free physical = 6054 ; free virtual = 12957
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13859468b

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2750.000 ; gain = 32.016 ; free physical = 6053 ; free virtual = 12957
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16463da72

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2750.000 ; gain = 32.016 ; free physical = 6053 ; free virtual = 12957
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              54  |                                              8  |
|  Constant propagation         |              35  |             103  |                                              0  |
|  Sweep                        |               8  |             231  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.000 ; gain = 0.000 ; free physical = 6053 ; free virtual = 12957
Ending Logic Optimization Task | Checksum: 15071d9ef

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2750.000 ; gain = 32.016 ; free physical = 6053 ; free virtual = 12957

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 15071d9ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5991 ; free virtual = 12899
Ending Power Optimization Task | Checksum: 15071d9ef

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2932.859 ; gain = 182.859 ; free physical = 5991 ; free virtual = 12899

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15071d9ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5991 ; free virtual = 12899

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5991 ; free virtual = 12899
Ending Netlist Obfuscation Task | Checksum: 15071d9ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5991 ; free virtual = 12899
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.859 ; gain = 923.297 ; free physical = 5991 ; free virtual = 12899
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5966 ; free virtual = 12877
INFO: [Common 17-1381] The checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5953 ; free virtual = 12864
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10d516e83

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5953 ; free virtual = 12864
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5953 ; free virtual = 12864

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13cdd36ba

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5946 ; free virtual = 12861

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e0a15f21

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5944 ; free virtual = 12860

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e0a15f21

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5944 ; free virtual = 12860
Phase 1 Placer Initialization | Checksum: 1e0a15f21

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5944 ; free virtual = 12860

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17c4368a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5944 ; free virtual = 12861

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f08f5b2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5944 ; free virtual = 12861

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f08f5b2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5944 ; free virtual = 12861

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2909bc463

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5935 ; free virtual = 12853

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 50 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 0 LUT, combined 21 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5934 ; free virtual = 12853

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             21  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             21  |                    21  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2ae95180f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5934 ; free virtual = 12853
Phase 2.4 Global Placement Core | Checksum: 26a814132

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5934 ; free virtual = 12853
Phase 2 Global Placement | Checksum: 26a814132

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5934 ; free virtual = 12853

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29178f898

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5933 ; free virtual = 12852

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e82b247f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5933 ; free virtual = 12852

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1257c32f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5933 ; free virtual = 12852

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1892bcee9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5933 ; free virtual = 12852

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19ad7ad01

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1aeea4668

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24a79ea50

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849
Phase 3 Detail Placement | Checksum: 24a79ea50

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15f9624de

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.161 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: f2540a12

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: f2540a12

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849
Phase 4.1.1.1 BUFG Insertion | Checksum: 15f9624de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.161. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13f8f4e97

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849
Phase 4.1 Post Commit Optimization | Checksum: 13f8f4e97

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13f8f4e97

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13f8f4e97

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849
Phase 4.3 Placer Reporting | Checksum: 13f8f4e97

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d87952f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849
Ending Placer Task | Checksum: 1481da300

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5930 ; free virtual = 12849
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5908 ; free virtual = 12828
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5903 ; free virtual = 12823
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5897 ; free virtual = 12823
INFO: [Common 17-1381] The checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5886 ; free virtual = 12808
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2932.859 ; gain = 0.000 ; free physical = 5874 ; free virtual = 12801
INFO: [Common 17-1381] The checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 93df0642 ConstDB: 0 ShapeSum: b43e9cbe RouteDB: 0
Post Restoration Checksum: NetGraph: e235239d | NumContArr: f2b4cfea | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1edf44934

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2944.828 ; gain = 11.969 ; free physical = 5769 ; free virtual = 12695

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1edf44934

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2944.828 ; gain = 11.969 ; free physical = 5769 ; free virtual = 12695

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1edf44934

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2944.828 ; gain = 11.969 ; free physical = 5769 ; free virtual = 12695
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ad4b6f6a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5743 ; free virtual = 12669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.261  | TNS=0.000  | WHS=-0.354 | THS=-35.824|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2691
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2691
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 208488d51

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5743 ; free virtual = 12669

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 208488d51

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5743 ; free virtual = 12669
Phase 3 Initial Routing | Checksum: 140780205

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5743 ; free virtual = 12669

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 395
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.009  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ddc1f7fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.009  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eba79aa6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669
Phase 4 Rip-up And Reroute | Checksum: 1eba79aa6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1eba79aa6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eba79aa6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669
Phase 5 Delay and Skew Optimization | Checksum: 1eba79aa6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13119d263

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.124  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12fe7f46a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669
Phase 6 Post Hold Fix | Checksum: 12fe7f46a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.469349 %
  Global Horizontal Routing Utilization  = 0.643932 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 177044c81

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 177044c81

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1739a532b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.124  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1739a532b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1787cd234

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2969.711 ; gain = 36.852 ; free physical = 5742 ; free virtual = 12669
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3070.496 ; gain = 0.000 ; free physical = 5682 ; free virtual = 12618
INFO: [Common 17-1381] The checkpoint '/home/stud2022/2milewski/JOS/lab4/vivado_gameplay/block_design_1/block_design_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3414.086 ; gain = 343.590 ; free physical = 5284 ; free virtual = 12223
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 17:31:43 2025...
