{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695793518747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695793518748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 12:45:18 2023 " "Processing started: Wed Sep 27 12:45:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695793518748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793518748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinaryAdderSubtractorVHDL -c BinaryAdderSubtractorVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinaryAdderSubtractorVHDL -c BinaryAdderSubtractorVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793518748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695793519970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695793519970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7_segment-data_process " "Found design unit 1: BCD_to_7_segment-data_process" {  } { { "BCD_to_7_segment.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BCD_to_7_segment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530818 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7_segment " "Found entity 1: BCD_to_7_segment" {  } { { "BCD_to_7_segment.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BCD_to_7_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793530818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-Structural " "Found design unit 1: converter-Structural" {  } { { "converter.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/converter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530825 ""} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793530825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Structural " "Found design unit 1: fulladder-Structural" {  } { { "fulladder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530832 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793530832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryaddersubtractorvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryaddersubtractorvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryAdderSubtractorVHDL-Structural " "Found design unit 1: BinaryAdderSubtractorVHDL-Structural" {  } { { "BinaryAdderSubtractorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BinaryAdderSubtractorVHDL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530838 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryAdderSubtractorVHDL " "Found entity 1: BinaryAdderSubtractorVHDL" {  } { { "BinaryAdderSubtractorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BinaryAdderSubtractorVHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793530838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitbinaryadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitbinaryadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fivebitbinaryadder-Structural " "Found design unit 1: fivebitbinaryadder-Structural" {  } { { "fivebitbinaryadder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/fivebitbinaryadder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530844 ""} { "Info" "ISGN_ENTITY_NAME" "1 fivebitbinaryadder " "Found entity 1: fivebitbinaryadder" {  } { { "fivebitbinaryadder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/fivebitbinaryadder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793530844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signdetector-Structural " "Found design unit 1: signdetector-Structural" {  } { { "signdetector.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/signdetector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530851 ""} { "Info" "ISGN_ENTITY_NAME" "1 signdetector " "Found entity 1: signdetector" {  } { { "signdetector.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/signdetector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793530851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793530851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BinaryAdderSubtractorVHDL " "Elaborating entity \"BinaryAdderSubtractorVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695793531018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fivebitbinaryadder fivebitbinaryadder:Fivebitbinaryadder A:structural " "Elaborating entity \"fivebitbinaryadder\" using architecture \"A:structural\" for hierarchy \"fivebitbinaryadder:Fivebitbinaryadder\"" {  } { { "BinaryAdderSubtractorVHDL.vhd" "Fivebitbinaryadder" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BinaryAdderSubtractorVHDL.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695793531022 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c fivebitbinaryadder.vhd(11) " "VHDL Signal Declaration warning at fivebitbinaryadder.vhd(11): used implicit default value for signal \"c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fivebitbinaryadder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/fivebitbinaryadder.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695793531023 "|BinaryAdderSubtractorVHDL|fivebitbinaryadder:Fivebitbinaryadder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fivebitbinaryadder:Fivebitbinaryadder\|fulladder:FA1 " "Elaborating entity \"fulladder\" for hierarchy \"fivebitbinaryadder:Fivebitbinaryadder\|fulladder:FA1\"" {  } { { "fivebitbinaryadder.vhd" "FA1" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/fivebitbinaryadder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695793531025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "signdetector signdetector:signdetector A:structural " "Elaborating entity \"signdetector\" using architecture \"A:structural\" for hierarchy \"signdetector:signdetector\"" {  } { { "BinaryAdderSubtractorVHDL.vhd" "signdetector" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BinaryAdderSubtractorVHDL.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695793531028 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "plusone signdetector.vhd(15) " "VHDL Signal Declaration warning at signdetector.vhd(15): used explicit default value for signal \"plusone\" because signal was never assigned a value" {  } { { "signdetector.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/signdetector.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1695793531030 "|BinaryAdderSubtractorVHDL|signdetector:signdetector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "converter converter:converter A:structural " "Elaborating entity \"converter\" using architecture \"A:structural\" for hierarchy \"converter:converter\"" {  } { { "BinaryAdderSubtractorVHDL.vhd" "converter" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BinaryAdderSubtractorVHDL.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695793531033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_to_7_segment BCD_to_7_segment:sevenseg1 A:data_process " "Elaborating entity \"BCD_to_7_segment\" using architecture \"A:data_process\" for hierarchy \"BCD_to_7_segment:sevenseg1\"" {  } { { "BinaryAdderSubtractorVHDL.vhd" "sevenseg1" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BinaryAdderSubtractorVHDL.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695793531066 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "converter:converter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"converter:converter\|Mod0\"" {  } { { "converter.vhd" "Mod0" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/converter.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695793531357 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "converter:converter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"converter:converter\|Div0\"" {  } { { "converter.vhd" "Div0" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/converter.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695793531357 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "converter:converter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"converter:converter\|Mod1\"" {  } { { "converter.vhd" "Mod1" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/converter.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695793531357 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1695793531357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "converter:converter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"converter:converter\|lpm_divide:Mod0\"" {  } { { "converter.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/converter.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695793531464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "converter:converter\|lpm_divide:Mod0 " "Instantiated megafunction \"converter:converter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695793531464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695793531464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695793531464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695793531464 ""}  } { { "converter.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/converter.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695793531464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793531548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793531548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793531584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793531584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793531621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793531621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793531687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793531687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793531767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793531767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "converter:converter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"converter:converter\|lpm_divide:Div0\"" {  } { { "converter.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/converter.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695793531783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "converter:converter\|lpm_divide:Div0 " "Instantiated megafunction \"converter:converter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695793531783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695793531783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695793531783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695793531783 ""}  } { { "converter.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/converter.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695793531783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793531859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793531859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793531901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793531901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695793531944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793531944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEG_3\[1\] VCC " "Pin \"SEVEN_SEG_3\[1\]\" is stuck at VCC" {  } { { "BinaryAdderSubtractorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BinaryAdderSubtractorVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695793532305 "|BinaryAdderSubtractorVHDL|SEVEN_SEG_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEG_3\[2\] VCC " "Pin \"SEVEN_SEG_3\[2\]\" is stuck at VCC" {  } { { "BinaryAdderSubtractorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BinaryAdderSubtractorVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695793532305 "|BinaryAdderSubtractorVHDL|SEVEN_SEG_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEG_3\[3\] VCC " "Pin \"SEVEN_SEG_3\[3\]\" is stuck at VCC" {  } { { "BinaryAdderSubtractorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Desktop/MyQuartusStuff/BinaryAdderSubtractorVHDL/BinaryAdderSubtractorVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695793532305 "|BinaryAdderSubtractorVHDL|SEVEN_SEG_3[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695793532305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695793532382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695793533004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695793533004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695793533113 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695793533113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695793533113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695793533113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695793533150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 12:45:33 2023 " "Processing ended: Wed Sep 27 12:45:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695793533150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695793533150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695793533150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695793533150 ""}
