<stg><name>matrixmul</name>


<trans_list>

<trans id="702" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="8" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="17" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="22" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:8 %tempA = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempA"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9 %tempB = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempB"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:10 %tempAB = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempAB"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i11 0, void, i11 %add_ln12_1, void %.split16

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1 %ia = phi i6 0, void, i6 %select_ln12_1, void %.split16

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %ja = phi i6 0, void, i6 %add_ln13, void %.split16

]]></Node>
<StgValue><ssdm name="ja"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln12_1 = add i11 %indvar_flatten, i11 1

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5 %icmp_ln12 = icmp_eq  i11 %indvar_flatten, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln12 = br i1 %icmp_ln12, void %.split16, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split16:0 %add_ln12 = add i6 %ia, i6 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split16:3 %icmp_ln13 = icmp_eq  i6 %ja, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split16:4 %select_ln12 = select i1 %icmp_ln13, i6 0, i6 %ja

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split16:5 %select_ln12_1 = select i1 %icmp_ln13, i6 %add_ln12, i6 %ia

]]></Node>
<StgValue><ssdm name="select_ln12_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="6">
<![CDATA[
.split16:6 %trunc_ln14 = trunc i6 %select_ln12_1

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split16:7 %tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln14, i5 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="6">
<![CDATA[
.split16:9 %zext_ln14 = zext i6 %select_ln12

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split16:10 %add_ln14 = add i10 %tmp_cast, i10 %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:14 %a_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split16:16 %add_ln13 = add i6 %select_ln12, i6 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split16:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split16:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="10">
<![CDATA[
.split16:11 %zext_ln14_1 = zext i10 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:12 %tempA_addr = getelementptr i32 %tempA, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="tempA_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:13 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split16:15 %store_ln14 = store i32 %a_read, i10 %tempA_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.split16:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.preheader:0 %br_ln17 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader2.preheader:0 %indvar_flatten7 = phi i11 %add_ln17_1, void %.preheader2, i11 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader2.preheader:1 %ib = phi i6 %select_ln17_1, void %.preheader2, i6 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader2.preheader:2 %jb = phi i6 %add_ln18, void %.preheader2, i6 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="jb"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader:3 %add_ln17_1 = add i11 %indvar_flatten7, i11 1

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader:5 %icmp_ln17 = icmp_eq  i11 %indvar_flatten7, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.preheader:6 %br_ln17 = br i1 %icmp_ln17, void %.preheader2, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:0 %add_ln17 = add i6 %ib, i6 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:3 %icmp_ln18 = icmp_eq  i6 %jb, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader2:4 %select_ln17 = select i1 %icmp_ln18, i6 0, i6 %jb

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader2:5 %select_ln17_1 = select i1 %icmp_ln18, i6 %add_ln17, i6 %ib

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="6">
<![CDATA[
.preheader2:6 %trunc_ln19 = trunc i6 %select_ln17_1

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:7 %tmp_1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln19, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="6">
<![CDATA[
.preheader2:9 %zext_ln19 = zext i6 %select_ln17

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2:10 %add_ln19 = add i10 %tmp_1_cast, i10 %zext_ln19

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2:14 %b_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:16 %add_ln18 = add i6 %select_ln17, i6 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_3_VITIS_LOOP_18_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
.preheader2:11 %zext_ln19_1 = zext i10 %add_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:12 %tempB_addr = getelementptr i32 %tempB, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="tempB_addr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:13 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader2:15 %store_ln19 = store i32 %b_read, i10 %tempB_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:17 %br_ln0 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln33 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten47 = phi i11 %add_ln24_1, void %.preheader1, i11 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %i = phi i6 %select_ln24_1, void %.preheader1, i6 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %j = phi i6 %add_ln26, void %.preheader1, i6 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader1.preheader:3 %add_ln24_1 = add i11 %indvar_flatten47, i11 1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="6">
<![CDATA[
.preheader1.preheader:4 %trunc_ln33 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1.preheader:5 %tmp_2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln33, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader1.preheader:6 %icmp_ln24 = icmp_eq  i11 %indvar_flatten47, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:7 %br_ln24 = br i1 %icmp_ln24, void %.preheader1, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:0 %add_ln24 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3 %icmp_ln26 = icmp_eq  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:4 %select_ln24 = select i1 %icmp_ln26, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:5 %trunc_ln33_1 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:6 %tmp_34_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln33_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:10 %select_ln24_2 = select i1 %icmp_ln26, i10 %tmp_34_cast, i10 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln24_2"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:14 %trunc_ln24 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:23 %trunc_ln24_2 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:32 %trunc_ln24_4 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_4"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:41 %trunc_ln24_6 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_6"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:42 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_6, i5 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:43 %trunc_ln24_7 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_7"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:44 %tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_7, i5 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:45 %select_ln24_37 = select i1 %icmp_ln26, i10 %tmp_6, i10 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln24_37"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:46 %or_ln24_3 = or i10 %select_ln24_37, i10 4

]]></Node>
<StgValue><ssdm name="or_ln24_3"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:47 %zext_ln33_3 = zext i10 %or_ln24_3

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:48 %tempA_addr_5 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="tempA_addr_5"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:49 %tempA_load_4 = load i10 %tempA_addr_5

]]></Node>
<StgValue><ssdm name="tempA_load_4"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:50 %trunc_ln24_8 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_8"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:51 %tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_8, i5 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:52 %trunc_ln24_9 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_9"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:53 %tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_9, i5 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:54 %select_ln24_38 = select i1 %icmp_ln26, i10 %tmp_8, i10 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln24_38"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:55 %or_ln24_4 = or i10 %select_ln24_38, i10 5

]]></Node>
<StgValue><ssdm name="or_ln24_4"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:56 %zext_ln33_4 = zext i10 %or_ln24_4

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:57 %tempA_addr_6 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="tempA_addr_6"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:58 %tempA_load_5 = load i10 %tempA_addr_6

]]></Node>
<StgValue><ssdm name="tempA_load_5"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:59 %trunc_ln24_10 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_10"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:60 %tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_10, i5 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:61 %trunc_ln24_11 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_11"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:62 %tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_11, i5 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:63 %select_ln24_39 = select i1 %icmp_ln26, i10 %tmp_10, i10 %tmp_11

]]></Node>
<StgValue><ssdm name="select_ln24_39"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:64 %or_ln24_5 = or i10 %select_ln24_39, i10 6

]]></Node>
<StgValue><ssdm name="or_ln24_5"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:65 %zext_ln33_5 = zext i10 %or_ln24_5

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:66 %tempA_addr_7 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_5

]]></Node>
<StgValue><ssdm name="tempA_addr_7"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:67 %tempA_load_6 = load i10 %tempA_addr_7

]]></Node>
<StgValue><ssdm name="tempA_load_6"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:68 %trunc_ln24_12 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_12"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:69 %tmp_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_12, i5 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:70 %trunc_ln24_13 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_13"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:71 %tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_13, i5 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:72 %select_ln24_40 = select i1 %icmp_ln26, i10 %tmp_12, i10 %tmp_13

]]></Node>
<StgValue><ssdm name="select_ln24_40"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:73 %or_ln24_6 = or i10 %select_ln24_40, i10 7

]]></Node>
<StgValue><ssdm name="or_ln24_6"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:74 %zext_ln33_6 = zext i10 %or_ln24_6

]]></Node>
<StgValue><ssdm name="zext_ln33_6"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:75 %tempA_addr_8 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_6

]]></Node>
<StgValue><ssdm name="tempA_addr_8"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:76 %tempA_load_7 = load i10 %tempA_addr_8

]]></Node>
<StgValue><ssdm name="tempA_load_7"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:77 %trunc_ln24_14 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_14"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:86 %trunc_ln24_16 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_16"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:95 %trunc_ln24_18 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_18"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:104 %trunc_ln24_20 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_20"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:113 %trunc_ln24_22 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_22"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:114 %tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_22, i5 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:115 %trunc_ln24_23 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_23"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:116 %tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_23, i5 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:117 %select_ln24_45 = select i1 %icmp_ln26, i10 %tmp_22, i10 %tmp_23

]]></Node>
<StgValue><ssdm name="select_ln24_45"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:118 %or_ln24_11 = or i10 %select_ln24_45, i10 12

]]></Node>
<StgValue><ssdm name="or_ln24_11"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:119 %zext_ln33_11 = zext i10 %or_ln24_11

]]></Node>
<StgValue><ssdm name="zext_ln33_11"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:120 %tempA_addr_13 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_11

]]></Node>
<StgValue><ssdm name="tempA_addr_13"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:121 %tempA_load_12 = load i10 %tempA_addr_13

]]></Node>
<StgValue><ssdm name="tempA_load_12"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:122 %trunc_ln24_24 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_24"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:123 %tmp_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_24, i5 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:124 %trunc_ln24_25 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_25"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:125 %tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_25, i5 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:126 %select_ln24_46 = select i1 %icmp_ln26, i10 %tmp_24, i10 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln24_46"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:127 %or_ln24_12 = or i10 %select_ln24_46, i10 13

]]></Node>
<StgValue><ssdm name="or_ln24_12"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:128 %zext_ln33_12 = zext i10 %or_ln24_12

]]></Node>
<StgValue><ssdm name="zext_ln33_12"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:129 %tempA_addr_14 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_12

]]></Node>
<StgValue><ssdm name="tempA_addr_14"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:130 %tempA_load_13 = load i10 %tempA_addr_14

]]></Node>
<StgValue><ssdm name="tempA_load_13"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:131 %trunc_ln24_26 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_26"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:132 %tmp_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_26, i5 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:133 %trunc_ln24_27 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_27"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:134 %tmp_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_27, i5 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:135 %select_ln24_47 = select i1 %icmp_ln26, i10 %tmp_26, i10 %tmp_27

]]></Node>
<StgValue><ssdm name="select_ln24_47"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:136 %or_ln24_13 = or i10 %select_ln24_47, i10 14

]]></Node>
<StgValue><ssdm name="or_ln24_13"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:137 %zext_ln33_13 = zext i10 %or_ln24_13

]]></Node>
<StgValue><ssdm name="zext_ln33_13"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:138 %tempA_addr_15 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_13

]]></Node>
<StgValue><ssdm name="tempA_addr_15"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:139 %tempA_load_14 = load i10 %tempA_addr_15

]]></Node>
<StgValue><ssdm name="tempA_load_14"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:140 %trunc_ln24_28 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_28"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:141 %tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_28, i5 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:142 %trunc_ln24_29 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_29"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:143 %tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_29, i5 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:144 %select_ln24_48 = select i1 %icmp_ln26, i10 %tmp_28, i10 %tmp_29

]]></Node>
<StgValue><ssdm name="select_ln24_48"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:145 %or_ln24_14 = or i10 %select_ln24_48, i10 15

]]></Node>
<StgValue><ssdm name="or_ln24_14"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:146 %zext_ln33_14 = zext i10 %or_ln24_14

]]></Node>
<StgValue><ssdm name="zext_ln33_14"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:147 %tempA_addr_16 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_14

]]></Node>
<StgValue><ssdm name="tempA_addr_16"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:148 %tempA_load_15 = load i10 %tempA_addr_16

]]></Node>
<StgValue><ssdm name="tempA_load_15"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:149 %trunc_ln24_30 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_30"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:150 %tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_30, i5 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:151 %trunc_ln24_31 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_31"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:152 %tmp_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_31, i5 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:153 %select_ln24_49 = select i1 %icmp_ln26, i10 %tmp_30, i10 %tmp_31

]]></Node>
<StgValue><ssdm name="select_ln24_49"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:154 %or_ln24_15 = or i10 %select_ln24_49, i10 16

]]></Node>
<StgValue><ssdm name="or_ln24_15"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:155 %zext_ln33_15 = zext i10 %or_ln24_15

]]></Node>
<StgValue><ssdm name="zext_ln33_15"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:156 %tempA_addr_17 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_15

]]></Node>
<StgValue><ssdm name="tempA_addr_17"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:157 %tempA_load_16 = load i10 %tempA_addr_17

]]></Node>
<StgValue><ssdm name="tempA_load_16"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:158 %trunc_ln24_32 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_32"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:159 %tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_32, i5 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:160 %trunc_ln24_33 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_33"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:161 %tmp_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_33, i5 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:162 %select_ln24_50 = select i1 %icmp_ln26, i10 %tmp_32, i10 %tmp_33

]]></Node>
<StgValue><ssdm name="select_ln24_50"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:163 %or_ln24_16 = or i10 %select_ln24_50, i10 17

]]></Node>
<StgValue><ssdm name="or_ln24_16"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:164 %zext_ln33_16 = zext i10 %or_ln24_16

]]></Node>
<StgValue><ssdm name="zext_ln33_16"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:165 %tempA_addr_18 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_16

]]></Node>
<StgValue><ssdm name="tempA_addr_18"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:166 %tempA_load_17 = load i10 %tempA_addr_18

]]></Node>
<StgValue><ssdm name="tempA_load_17"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:167 %trunc_ln24_34 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_34"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:168 %tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_34, i5 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:169 %trunc_ln24_35 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_35"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:170 %tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_35, i5 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:171 %select_ln24_51 = select i1 %icmp_ln26, i10 %tmp_34, i10 %tmp_35

]]></Node>
<StgValue><ssdm name="select_ln24_51"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:172 %or_ln24_17 = or i10 %select_ln24_51, i10 18

]]></Node>
<StgValue><ssdm name="or_ln24_17"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:173 %zext_ln33_17 = zext i10 %or_ln24_17

]]></Node>
<StgValue><ssdm name="zext_ln33_17"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:174 %tempA_addr_19 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_17

]]></Node>
<StgValue><ssdm name="tempA_addr_19"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:175 %tempA_load_18 = load i10 %tempA_addr_19

]]></Node>
<StgValue><ssdm name="tempA_load_18"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:176 %trunc_ln24_36 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_36"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:177 %tmp_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_36, i5 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:178 %trunc_ln24_37 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_37"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:179 %tmp_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_37, i5 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:180 %select_ln24_52 = select i1 %icmp_ln26, i10 %tmp_36, i10 %tmp_37

]]></Node>
<StgValue><ssdm name="select_ln24_52"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:181 %or_ln24_18 = or i10 %select_ln24_52, i10 19

]]></Node>
<StgValue><ssdm name="or_ln24_18"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:182 %zext_ln33_18 = zext i10 %or_ln24_18

]]></Node>
<StgValue><ssdm name="zext_ln33_18"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:183 %tempA_addr_20 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_18

]]></Node>
<StgValue><ssdm name="tempA_addr_20"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:184 %tempA_load_19 = load i10 %tempA_addr_20

]]></Node>
<StgValue><ssdm name="tempA_load_19"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:185 %trunc_ln24_38 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_38"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:194 %trunc_ln24_40 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_40"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:203 %trunc_ln24_42 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_42"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:212 %trunc_ln24_44 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_44"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:221 %trunc_ln24_46 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_46"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:230 %trunc_ln24_48 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_48"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:239 %trunc_ln24_50 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_50"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:248 %trunc_ln24_52 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_52"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:257 %trunc_ln24_54 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_54"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:258 %tmp_54 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_54, i5 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:259 %trunc_ln24_55 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_55"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:260 %tmp_55 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_55, i5 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:261 %select_ln24_61 = select i1 %icmp_ln26, i10 %tmp_54, i10 %tmp_55

]]></Node>
<StgValue><ssdm name="select_ln24_61"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:262 %or_ln24_27 = or i10 %select_ln24_61, i10 28

]]></Node>
<StgValue><ssdm name="or_ln24_27"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:263 %zext_ln33_27 = zext i10 %or_ln24_27

]]></Node>
<StgValue><ssdm name="zext_ln33_27"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:264 %tempA_addr_29 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_27

]]></Node>
<StgValue><ssdm name="tempA_addr_29"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:265 %tempA_load_28 = load i10 %tempA_addr_29

]]></Node>
<StgValue><ssdm name="tempA_load_28"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:266 %trunc_ln24_56 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_56"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:267 %tmp_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_56, i5 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:268 %trunc_ln24_57 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_57"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:269 %tmp_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_57, i5 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:270 %select_ln24_62 = select i1 %icmp_ln26, i10 %tmp_56, i10 %tmp_57

]]></Node>
<StgValue><ssdm name="select_ln24_62"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:271 %or_ln24_28 = or i10 %select_ln24_62, i10 29

]]></Node>
<StgValue><ssdm name="or_ln24_28"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:272 %zext_ln33_28 = zext i10 %or_ln24_28

]]></Node>
<StgValue><ssdm name="zext_ln33_28"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:273 %tempA_addr_30 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_28

]]></Node>
<StgValue><ssdm name="tempA_addr_30"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:274 %tempA_load_29 = load i10 %tempA_addr_30

]]></Node>
<StgValue><ssdm name="tempA_load_29"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:275 %trunc_ln24_58 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_58"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:276 %tmp_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_58, i5 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:277 %trunc_ln24_59 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_59"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:278 %tmp_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_59, i5 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:279 %select_ln24_63 = select i1 %icmp_ln26, i10 %tmp_58, i10 %tmp_59

]]></Node>
<StgValue><ssdm name="select_ln24_63"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:280 %or_ln24_29 = or i10 %select_ln24_63, i10 30

]]></Node>
<StgValue><ssdm name="or_ln24_29"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:281 %zext_ln33_29 = zext i10 %or_ln24_29

]]></Node>
<StgValue><ssdm name="zext_ln33_29"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:282 %tempA_addr_31 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_29

]]></Node>
<StgValue><ssdm name="tempA_addr_31"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:283 %tempA_load_30 = load i10 %tempA_addr_31

]]></Node>
<StgValue><ssdm name="tempA_load_30"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:284 %trunc_ln24_60 = trunc i6 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_60"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:285 %tmp_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_60, i5 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:286 %trunc_ln24_61 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_61"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:287 %tmp_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_61, i5 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:288 %select_ln24_64 = select i1 %icmp_ln26, i10 %tmp_60, i10 %tmp_61

]]></Node>
<StgValue><ssdm name="select_ln24_64"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:289 %or_ln24_30 = or i10 %select_ln24_64, i10 31

]]></Node>
<StgValue><ssdm name="or_ln24_30"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:290 %zext_ln33_30 = zext i10 %or_ln24_30

]]></Node>
<StgValue><ssdm name="zext_ln33_30"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:291 %tempA_addr_32 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_30

]]></Node>
<StgValue><ssdm name="tempA_addr_32"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:292 %tempA_load_31 = load i10 %tempA_addr_32

]]></Node>
<StgValue><ssdm name="tempA_load_31"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="6">
<![CDATA[
.preheader1:293 %zext_ln26 = zext i6 %select_ln24

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:298 %tempB_addr_1 = getelementptr i32 %tempB, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="tempB_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:302 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 1, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:303 %tempB_addr_3 = getelementptr i32 %tempB, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tempB_addr_3"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:307 %tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 2, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:308 %tempB_addr_5 = getelementptr i32 %tempB, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="tempB_addr_5"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:312 %tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 3, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:313 %tempB_addr_7 = getelementptr i32 %tempB, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="tempB_addr_7"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:317 %tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 4, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:318 %tempB_addr_9 = getelementptr i32 %tempB, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="tempB_addr_9"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:327 %tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 6, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:328 %tempB_addr_13 = getelementptr i32 %tempB, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="tempB_addr_13"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:332 %tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 7, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:333 %tempB_addr_15 = getelementptr i32 %tempB, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="tempB_addr_15"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:337 %tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 8, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:338 %tempB_addr_17 = getelementptr i32 %tempB, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="tempB_addr_17"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:342 %tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 9, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:343 %tempB_addr_19 = getelementptr i32 %tempB, i64 0, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="tempB_addr_19"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:347 %tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 10, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:348 %tempB_addr_21 = getelementptr i32 %tempB, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="tempB_addr_21"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:352 %tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 11, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:353 %tempB_addr_23 = getelementptr i32 %tempB, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="tempB_addr_23"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:357 %tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 12, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:358 %tempB_addr_25 = getelementptr i32 %tempB, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="tempB_addr_25"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:362 %tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 13, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:363 %tempB_addr_27 = getelementptr i32 %tempB, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="tempB_addr_27"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:367 %tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 14, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:368 %tempB_addr_29 = getelementptr i32 %tempB, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="tempB_addr_29"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:372 %tmp_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 15, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:373 %tempB_addr_31 = getelementptr i32 %tempB, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="tempB_addr_31"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:374 %xor_ln33 = xor i6 %select_ln24, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln33"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="6">
<![CDATA[
.preheader1:375 %sext_ln33_4 = sext i6 %xor_ln33

]]></Node>
<StgValue><ssdm name="sext_ln33_4"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:376 %zext_ln33_50 = zext i10 %sext_ln33_4

]]></Node>
<StgValue><ssdm name="zext_ln33_50"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:377 %tempB_addr_32 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_50

]]></Node>
<StgValue><ssdm name="tempB_addr_32"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:383 %tempB_load = load i10 %tempB_addr_1

]]></Node>
<StgValue><ssdm name="tempB_load"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:387 %tempB_load_2 = load i10 %tempB_addr_3

]]></Node>
<StgValue><ssdm name="tempB_load_2"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:391 %tempB_load_4 = load i10 %tempB_addr_5

]]></Node>
<StgValue><ssdm name="tempB_load_4"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:395 %tempB_load_6 = load i10 %tempB_addr_7

]]></Node>
<StgValue><ssdm name="tempB_load_6"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:399 %tempB_load_8 = load i10 %tempB_addr_9

]]></Node>
<StgValue><ssdm name="tempB_load_8"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:407 %tempB_load_12 = load i10 %tempB_addr_13

]]></Node>
<StgValue><ssdm name="tempB_load_12"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:411 %tempB_load_14 = load i10 %tempB_addr_15

]]></Node>
<StgValue><ssdm name="tempB_load_14"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:415 %tempB_load_16 = load i10 %tempB_addr_17

]]></Node>
<StgValue><ssdm name="tempB_load_16"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:419 %tempB_load_18 = load i10 %tempB_addr_19

]]></Node>
<StgValue><ssdm name="tempB_load_18"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:423 %tempB_load_20 = load i10 %tempB_addr_21

]]></Node>
<StgValue><ssdm name="tempB_load_20"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:427 %tempB_load_22 = load i10 %tempB_addr_23

]]></Node>
<StgValue><ssdm name="tempB_load_22"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:431 %tempB_load_24 = load i10 %tempB_addr_25

]]></Node>
<StgValue><ssdm name="tempB_load_24"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:435 %tempB_load_26 = load i10 %tempB_addr_27

]]></Node>
<StgValue><ssdm name="tempB_load_26"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:439 %tempB_load_28 = load i10 %tempB_addr_29

]]></Node>
<StgValue><ssdm name="tempB_load_28"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:443 %tempB_load_30 = load i10 %tempB_addr_31

]]></Node>
<StgValue><ssdm name="tempB_load_30"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:445 %tempB_load_31 = load i10 %tempB_addr_32

]]></Node>
<StgValue><ssdm name="tempB_load_31"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="311" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:7 %select_ln24_1 = select i1 %icmp_ln26, i6 %add_ln24, i6 %i

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:8 %trunc_ln36 = trunc i6 %select_ln24_1

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:9 %tmp_66_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln36, i5 0

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:11 %zext_ln24 = zext i10 %select_ln24_2

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:12 %tempA_addr_1 = getelementptr i32 %tempA, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="tempA_addr_1"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:13 %tempA_load = load i10 %tempA_addr_1

]]></Node>
<StgValue><ssdm name="tempA_load"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:15 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:16 %trunc_ln24_1 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_1"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:17 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:18 %select_ln24_34 = select i1 %icmp_ln26, i10 %tmp, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln24_34"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:19 %or_ln24 = or i10 %select_ln24_34, i10 1

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:20 %zext_ln33 = zext i10 %or_ln24

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:21 %tempA_addr_2 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="tempA_addr_2"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:22 %tempA_load_1 = load i10 %tempA_addr_2

]]></Node>
<StgValue><ssdm name="tempA_load_1"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:24 %tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:25 %trunc_ln24_3 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_3"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:26 %tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_3, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:27 %select_ln24_35 = select i1 %icmp_ln26, i10 %tmp_2, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln24_35"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:28 %or_ln24_1 = or i10 %select_ln24_35, i10 2

]]></Node>
<StgValue><ssdm name="or_ln24_1"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:29 %zext_ln33_1 = zext i10 %or_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:30 %tempA_addr_3 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="tempA_addr_3"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:31 %tempA_load_2 = load i10 %tempA_addr_3

]]></Node>
<StgValue><ssdm name="tempA_load_2"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:33 %tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_4, i5 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:34 %trunc_ln24_5 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_5"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:35 %tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_5, i5 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:36 %select_ln24_36 = select i1 %icmp_ln26, i10 %tmp_4, i10 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln24_36"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:37 %or_ln24_2 = or i10 %select_ln24_36, i10 3

]]></Node>
<StgValue><ssdm name="or_ln24_2"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:38 %zext_ln33_2 = zext i10 %or_ln24_2

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:39 %tempA_addr_4 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="tempA_addr_4"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:40 %tempA_load_3 = load i10 %tempA_addr_4

]]></Node>
<StgValue><ssdm name="tempA_load_3"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:49 %tempA_load_4 = load i10 %tempA_addr_5

]]></Node>
<StgValue><ssdm name="tempA_load_4"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:58 %tempA_load_5 = load i10 %tempA_addr_6

]]></Node>
<StgValue><ssdm name="tempA_load_5"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:67 %tempA_load_6 = load i10 %tempA_addr_7

]]></Node>
<StgValue><ssdm name="tempA_load_6"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:76 %tempA_load_7 = load i10 %tempA_addr_8

]]></Node>
<StgValue><ssdm name="tempA_load_7"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:78 %tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_14, i5 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:79 %trunc_ln24_15 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_15"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:80 %tmp_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_15, i5 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:81 %select_ln24_41 = select i1 %icmp_ln26, i10 %tmp_14, i10 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln24_41"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:82 %or_ln24_7 = or i10 %select_ln24_41, i10 8

]]></Node>
<StgValue><ssdm name="or_ln24_7"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:83 %zext_ln33_7 = zext i10 %or_ln24_7

]]></Node>
<StgValue><ssdm name="zext_ln33_7"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:84 %tempA_addr_9 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_7

]]></Node>
<StgValue><ssdm name="tempA_addr_9"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:85 %tempA_load_8 = load i10 %tempA_addr_9

]]></Node>
<StgValue><ssdm name="tempA_load_8"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:87 %tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_16, i5 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:88 %trunc_ln24_17 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_17"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:89 %tmp_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_17, i5 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:90 %select_ln24_42 = select i1 %icmp_ln26, i10 %tmp_16, i10 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln24_42"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:91 %or_ln24_8 = or i10 %select_ln24_42, i10 9

]]></Node>
<StgValue><ssdm name="or_ln24_8"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:92 %zext_ln33_8 = zext i10 %or_ln24_8

]]></Node>
<StgValue><ssdm name="zext_ln33_8"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:93 %tempA_addr_10 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_8

]]></Node>
<StgValue><ssdm name="tempA_addr_10"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:94 %tempA_load_9 = load i10 %tempA_addr_10

]]></Node>
<StgValue><ssdm name="tempA_load_9"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:96 %tmp_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_18, i5 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:97 %trunc_ln24_19 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_19"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:98 %tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_19, i5 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:99 %select_ln24_43 = select i1 %icmp_ln26, i10 %tmp_18, i10 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln24_43"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:100 %or_ln24_9 = or i10 %select_ln24_43, i10 10

]]></Node>
<StgValue><ssdm name="or_ln24_9"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:101 %zext_ln33_9 = zext i10 %or_ln24_9

]]></Node>
<StgValue><ssdm name="zext_ln33_9"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:102 %tempA_addr_11 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_9

]]></Node>
<StgValue><ssdm name="tempA_addr_11"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:103 %tempA_load_10 = load i10 %tempA_addr_11

]]></Node>
<StgValue><ssdm name="tempA_load_10"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:105 %tmp_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_20, i5 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:106 %trunc_ln24_21 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_21"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:107 %tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_21, i5 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:108 %select_ln24_44 = select i1 %icmp_ln26, i10 %tmp_20, i10 %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln24_44"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:109 %or_ln24_10 = or i10 %select_ln24_44, i10 11

]]></Node>
<StgValue><ssdm name="or_ln24_10"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:110 %zext_ln33_10 = zext i10 %or_ln24_10

]]></Node>
<StgValue><ssdm name="zext_ln33_10"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:111 %tempA_addr_12 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_10

]]></Node>
<StgValue><ssdm name="tempA_addr_12"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:112 %tempA_load_11 = load i10 %tempA_addr_12

]]></Node>
<StgValue><ssdm name="tempA_load_11"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:121 %tempA_load_12 = load i10 %tempA_addr_13

]]></Node>
<StgValue><ssdm name="tempA_load_12"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:130 %tempA_load_13 = load i10 %tempA_addr_14

]]></Node>
<StgValue><ssdm name="tempA_load_13"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:139 %tempA_load_14 = load i10 %tempA_addr_15

]]></Node>
<StgValue><ssdm name="tempA_load_14"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:148 %tempA_load_15 = load i10 %tempA_addr_16

]]></Node>
<StgValue><ssdm name="tempA_load_15"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:157 %tempA_load_16 = load i10 %tempA_addr_17

]]></Node>
<StgValue><ssdm name="tempA_load_16"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:166 %tempA_load_17 = load i10 %tempA_addr_18

]]></Node>
<StgValue><ssdm name="tempA_load_17"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:175 %tempA_load_18 = load i10 %tempA_addr_19

]]></Node>
<StgValue><ssdm name="tempA_load_18"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:184 %tempA_load_19 = load i10 %tempA_addr_20

]]></Node>
<StgValue><ssdm name="tempA_load_19"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:186 %tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_38, i5 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:187 %trunc_ln24_39 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_39"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:188 %tmp_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_39, i5 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:189 %select_ln24_53 = select i1 %icmp_ln26, i10 %tmp_38, i10 %tmp_39

]]></Node>
<StgValue><ssdm name="select_ln24_53"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:190 %or_ln24_19 = or i10 %select_ln24_53, i10 20

]]></Node>
<StgValue><ssdm name="or_ln24_19"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:191 %zext_ln33_19 = zext i10 %or_ln24_19

]]></Node>
<StgValue><ssdm name="zext_ln33_19"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:192 %tempA_addr_21 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_19

]]></Node>
<StgValue><ssdm name="tempA_addr_21"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:193 %tempA_load_20 = load i10 %tempA_addr_21

]]></Node>
<StgValue><ssdm name="tempA_load_20"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:195 %tmp_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_40, i5 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:196 %trunc_ln24_41 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_41"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:197 %tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_41, i5 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:198 %select_ln24_54 = select i1 %icmp_ln26, i10 %tmp_40, i10 %tmp_41

]]></Node>
<StgValue><ssdm name="select_ln24_54"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:199 %or_ln24_20 = or i10 %select_ln24_54, i10 21

]]></Node>
<StgValue><ssdm name="or_ln24_20"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:200 %zext_ln33_20 = zext i10 %or_ln24_20

]]></Node>
<StgValue><ssdm name="zext_ln33_20"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:201 %tempA_addr_22 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_20

]]></Node>
<StgValue><ssdm name="tempA_addr_22"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:202 %tempA_load_21 = load i10 %tempA_addr_22

]]></Node>
<StgValue><ssdm name="tempA_load_21"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:204 %tmp_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_42, i5 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:205 %trunc_ln24_43 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_43"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:206 %tmp_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_43, i5 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:207 %select_ln24_55 = select i1 %icmp_ln26, i10 %tmp_42, i10 %tmp_43

]]></Node>
<StgValue><ssdm name="select_ln24_55"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:208 %or_ln24_21 = or i10 %select_ln24_55, i10 22

]]></Node>
<StgValue><ssdm name="or_ln24_21"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:209 %zext_ln33_21 = zext i10 %or_ln24_21

]]></Node>
<StgValue><ssdm name="zext_ln33_21"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:210 %tempA_addr_23 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_21

]]></Node>
<StgValue><ssdm name="tempA_addr_23"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:211 %tempA_load_22 = load i10 %tempA_addr_23

]]></Node>
<StgValue><ssdm name="tempA_load_22"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:213 %tmp_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_44, i5 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:214 %trunc_ln24_45 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_45"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:215 %tmp_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_45, i5 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:216 %select_ln24_56 = select i1 %icmp_ln26, i10 %tmp_44, i10 %tmp_45

]]></Node>
<StgValue><ssdm name="select_ln24_56"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:217 %or_ln24_22 = or i10 %select_ln24_56, i10 23

]]></Node>
<StgValue><ssdm name="or_ln24_22"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:218 %zext_ln33_22 = zext i10 %or_ln24_22

]]></Node>
<StgValue><ssdm name="zext_ln33_22"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:219 %tempA_addr_24 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_22

]]></Node>
<StgValue><ssdm name="tempA_addr_24"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:220 %tempA_load_23 = load i10 %tempA_addr_24

]]></Node>
<StgValue><ssdm name="tempA_load_23"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:222 %tmp_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_46, i5 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:223 %trunc_ln24_47 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_47"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:224 %tmp_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_47, i5 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:225 %select_ln24_57 = select i1 %icmp_ln26, i10 %tmp_46, i10 %tmp_47

]]></Node>
<StgValue><ssdm name="select_ln24_57"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:226 %or_ln24_23 = or i10 %select_ln24_57, i10 24

]]></Node>
<StgValue><ssdm name="or_ln24_23"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:227 %zext_ln33_23 = zext i10 %or_ln24_23

]]></Node>
<StgValue><ssdm name="zext_ln33_23"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:228 %tempA_addr_25 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_23

]]></Node>
<StgValue><ssdm name="tempA_addr_25"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:229 %tempA_load_24 = load i10 %tempA_addr_25

]]></Node>
<StgValue><ssdm name="tempA_load_24"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:231 %tmp_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_48, i5 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:232 %trunc_ln24_49 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_49"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:233 %tmp_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_49, i5 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:234 %select_ln24_58 = select i1 %icmp_ln26, i10 %tmp_48, i10 %tmp_49

]]></Node>
<StgValue><ssdm name="select_ln24_58"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:235 %or_ln24_24 = or i10 %select_ln24_58, i10 25

]]></Node>
<StgValue><ssdm name="or_ln24_24"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:236 %zext_ln33_24 = zext i10 %or_ln24_24

]]></Node>
<StgValue><ssdm name="zext_ln33_24"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:237 %tempA_addr_26 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_24

]]></Node>
<StgValue><ssdm name="tempA_addr_26"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:238 %tempA_load_25 = load i10 %tempA_addr_26

]]></Node>
<StgValue><ssdm name="tempA_load_25"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:240 %tmp_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_50, i5 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:241 %trunc_ln24_51 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_51"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:242 %tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_51, i5 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:243 %select_ln24_59 = select i1 %icmp_ln26, i10 %tmp_50, i10 %tmp_51

]]></Node>
<StgValue><ssdm name="select_ln24_59"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:244 %or_ln24_25 = or i10 %select_ln24_59, i10 26

]]></Node>
<StgValue><ssdm name="or_ln24_25"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:245 %zext_ln33_25 = zext i10 %or_ln24_25

]]></Node>
<StgValue><ssdm name="zext_ln33_25"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:246 %tempA_addr_27 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_25

]]></Node>
<StgValue><ssdm name="tempA_addr_27"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:247 %tempA_load_26 = load i10 %tempA_addr_27

]]></Node>
<StgValue><ssdm name="tempA_load_26"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:249 %tmp_52 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_52, i5 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:250 %trunc_ln24_53 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24_53"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:251 %tmp_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_53, i5 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1:252 %select_ln24_60 = select i1 %icmp_ln26, i10 %tmp_52, i10 %tmp_53

]]></Node>
<StgValue><ssdm name="select_ln24_60"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:253 %or_ln24_26 = or i10 %select_ln24_60, i10 27

]]></Node>
<StgValue><ssdm name="or_ln24_26"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:254 %zext_ln33_26 = zext i10 %or_ln24_26

]]></Node>
<StgValue><ssdm name="zext_ln33_26"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:255 %tempA_addr_28 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_26

]]></Node>
<StgValue><ssdm name="tempA_addr_28"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:256 %tempA_load_27 = load i10 %tempA_addr_28

]]></Node>
<StgValue><ssdm name="tempA_load_27"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:265 %tempA_load_28 = load i10 %tempA_addr_29

]]></Node>
<StgValue><ssdm name="tempA_load_28"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:274 %tempA_load_29 = load i10 %tempA_addr_30

]]></Node>
<StgValue><ssdm name="tempA_load_29"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:283 %tempA_load_30 = load i10 %tempA_addr_31

]]></Node>
<StgValue><ssdm name="tempA_load_30"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:292 %tempA_load_31 = load i10 %tempA_addr_32

]]></Node>
<StgValue><ssdm name="tempA_load_31"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="6">
<![CDATA[
.preheader1:294 %zext_ln33_31 = zext i6 %select_ln24

]]></Node>
<StgValue><ssdm name="zext_ln33_31"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="6">
<![CDATA[
.preheader1:295 %zext_ln33_32 = zext i6 %select_ln24

]]></Node>
<StgValue><ssdm name="zext_ln33_32"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="6">
<![CDATA[
.preheader1:296 %zext_ln33_33 = zext i6 %select_ln24

]]></Node>
<StgValue><ssdm name="zext_ln33_33"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="6">
<![CDATA[
.preheader1:297 %zext_ln33_34 = zext i6 %select_ln24

]]></Node>
<StgValue><ssdm name="zext_ln33_34"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:299 %add_ln33_31 = add i7 %zext_ln33_34, i7 32

]]></Node>
<StgValue><ssdm name="add_ln33_31"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="7">
<![CDATA[
.preheader1:300 %zext_ln33_35 = zext i7 %add_ln33_31

]]></Node>
<StgValue><ssdm name="zext_ln33_35"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:301 %tempB_addr_2 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_35

]]></Node>
<StgValue><ssdm name="tempB_addr_2"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:304 %add_ln33_32 = add i8 %zext_ln33_32, i8 96

]]></Node>
<StgValue><ssdm name="add_ln33_32"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:305 %zext_ln33_36 = zext i8 %add_ln33_32

]]></Node>
<StgValue><ssdm name="zext_ln33_36"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:306 %tempB_addr_4 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_36

]]></Node>
<StgValue><ssdm name="tempB_addr_4"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:309 %add_ln33_33 = add i8 %zext_ln33_32, i8 160

]]></Node>
<StgValue><ssdm name="add_ln33_33"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:310 %zext_ln33_37 = zext i8 %add_ln33_33

]]></Node>
<StgValue><ssdm name="zext_ln33_37"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:311 %tempB_addr_6 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_37

]]></Node>
<StgValue><ssdm name="tempB_addr_6"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:314 %add_ln33_34 = add i9 %zext_ln33_33, i9 224

]]></Node>
<StgValue><ssdm name="add_ln33_34"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="9">
<![CDATA[
.preheader1:315 %zext_ln33_38 = zext i9 %add_ln33_34

]]></Node>
<StgValue><ssdm name="zext_ln33_38"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:316 %tempB_addr_8 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_38

]]></Node>
<StgValue><ssdm name="tempB_addr_8"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:319 %add_ln33_35 = add i9 %zext_ln33_33, i9 288

]]></Node>
<StgValue><ssdm name="add_ln33_35"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="9">
<![CDATA[
.preheader1:320 %zext_ln33_39 = zext i9 %add_ln33_35

]]></Node>
<StgValue><ssdm name="zext_ln33_39"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:321 %tempB_addr_10 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_39

]]></Node>
<StgValue><ssdm name="tempB_addr_10"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader1:322 %tmp_65 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 5, i6 %select_ln24

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:323 %tempB_addr_11 = getelementptr i32 %tempB, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="tempB_addr_11"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:324 %add_ln33_36 = add i9 %zext_ln33_33, i9 352

]]></Node>
<StgValue><ssdm name="add_ln33_36"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="9">
<![CDATA[
.preheader1:325 %zext_ln33_40 = zext i9 %add_ln33_36

]]></Node>
<StgValue><ssdm name="zext_ln33_40"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:326 %tempB_addr_12 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_40

]]></Node>
<StgValue><ssdm name="tempB_addr_12"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="8">
<![CDATA[
.preheader1:329 %sext_ln33 = sext i8 %add_ln33_33

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="9">
<![CDATA[
.preheader1:330 %zext_ln33_41 = zext i9 %sext_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33_41"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:331 %tempB_addr_14 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_41

]]></Node>
<StgValue><ssdm name="tempB_addr_14"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:334 %add_ln33_37 = add i10 %zext_ln33_31, i10 480

]]></Node>
<StgValue><ssdm name="add_ln33_37"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:335 %zext_ln33_42 = zext i10 %add_ln33_37

]]></Node>
<StgValue><ssdm name="zext_ln33_42"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:336 %tempB_addr_16 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_42

]]></Node>
<StgValue><ssdm name="tempB_addr_16"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:339 %add_ln33_38 = add i10 %zext_ln33_31, i10 544

]]></Node>
<StgValue><ssdm name="add_ln33_38"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:340 %zext_ln33_43 = zext i10 %add_ln33_38

]]></Node>
<StgValue><ssdm name="zext_ln33_43"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:341 %tempB_addr_18 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_43

]]></Node>
<StgValue><ssdm name="tempB_addr_18"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:344 %add_ln33_39 = add i10 %zext_ln33_31, i10 608

]]></Node>
<StgValue><ssdm name="add_ln33_39"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:345 %zext_ln33_44 = zext i10 %add_ln33_39

]]></Node>
<StgValue><ssdm name="zext_ln33_44"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:346 %tempB_addr_20 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_44

]]></Node>
<StgValue><ssdm name="tempB_addr_20"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:349 %add_ln33_40 = add i10 %zext_ln33_31, i10 672

]]></Node>
<StgValue><ssdm name="add_ln33_40"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:350 %zext_ln33_45 = zext i10 %add_ln33_40

]]></Node>
<StgValue><ssdm name="zext_ln33_45"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:351 %tempB_addr_22 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_45

]]></Node>
<StgValue><ssdm name="tempB_addr_22"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:354 %add_ln33_41 = add i10 %zext_ln33_31, i10 736

]]></Node>
<StgValue><ssdm name="add_ln33_41"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:355 %zext_ln33_46 = zext i10 %add_ln33_41

]]></Node>
<StgValue><ssdm name="zext_ln33_46"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:356 %tempB_addr_24 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_46

]]></Node>
<StgValue><ssdm name="tempB_addr_24"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="9">
<![CDATA[
.preheader1:359 %sext_ln33_1 = sext i9 %add_ln33_35

]]></Node>
<StgValue><ssdm name="sext_ln33_1"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:360 %zext_ln33_47 = zext i10 %sext_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_47"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:361 %tempB_addr_26 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_47

]]></Node>
<StgValue><ssdm name="tempB_addr_26"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="9">
<![CDATA[
.preheader1:364 %sext_ln33_2 = sext i9 %add_ln33_36

]]></Node>
<StgValue><ssdm name="sext_ln33_2"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:365 %zext_ln33_48 = zext i10 %sext_ln33_2

]]></Node>
<StgValue><ssdm name="zext_ln33_48"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:366 %tempB_addr_28 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_48

]]></Node>
<StgValue><ssdm name="tempB_addr_28"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="8">
<![CDATA[
.preheader1:369 %sext_ln33_3 = sext i8 %add_ln33_33

]]></Node>
<StgValue><ssdm name="sext_ln33_3"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:370 %zext_ln33_49 = zext i10 %sext_ln33_3

]]></Node>
<StgValue><ssdm name="zext_ln33_49"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:371 %tempB_addr_30 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_49

]]></Node>
<StgValue><ssdm name="tempB_addr_30"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:378 %add_ln36 = add i10 %tmp_66_cast, i10 %zext_ln33_31

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:383 %tempB_load = load i10 %tempB_addr_1

]]></Node>
<StgValue><ssdm name="tempB_load"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:385 %tempB_load_1 = load i10 %tempB_addr_2

]]></Node>
<StgValue><ssdm name="tempB_load_1"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:387 %tempB_load_2 = load i10 %tempB_addr_3

]]></Node>
<StgValue><ssdm name="tempB_load_2"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:389 %tempB_load_3 = load i10 %tempB_addr_4

]]></Node>
<StgValue><ssdm name="tempB_load_3"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:391 %tempB_load_4 = load i10 %tempB_addr_5

]]></Node>
<StgValue><ssdm name="tempB_load_4"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:393 %tempB_load_5 = load i10 %tempB_addr_6

]]></Node>
<StgValue><ssdm name="tempB_load_5"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:395 %tempB_load_6 = load i10 %tempB_addr_7

]]></Node>
<StgValue><ssdm name="tempB_load_6"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:397 %tempB_load_7 = load i10 %tempB_addr_8

]]></Node>
<StgValue><ssdm name="tempB_load_7"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:399 %tempB_load_8 = load i10 %tempB_addr_9

]]></Node>
<StgValue><ssdm name="tempB_load_8"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:401 %tempB_load_9 = load i10 %tempB_addr_10

]]></Node>
<StgValue><ssdm name="tempB_load_9"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:403 %tempB_load_10 = load i10 %tempB_addr_11

]]></Node>
<StgValue><ssdm name="tempB_load_10"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:405 %tempB_load_11 = load i10 %tempB_addr_12

]]></Node>
<StgValue><ssdm name="tempB_load_11"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:407 %tempB_load_12 = load i10 %tempB_addr_13

]]></Node>
<StgValue><ssdm name="tempB_load_12"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:409 %tempB_load_13 = load i10 %tempB_addr_14

]]></Node>
<StgValue><ssdm name="tempB_load_13"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:411 %tempB_load_14 = load i10 %tempB_addr_15

]]></Node>
<StgValue><ssdm name="tempB_load_14"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:413 %tempB_load_15 = load i10 %tempB_addr_16

]]></Node>
<StgValue><ssdm name="tempB_load_15"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:415 %tempB_load_16 = load i10 %tempB_addr_17

]]></Node>
<StgValue><ssdm name="tempB_load_16"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:417 %tempB_load_17 = load i10 %tempB_addr_18

]]></Node>
<StgValue><ssdm name="tempB_load_17"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:419 %tempB_load_18 = load i10 %tempB_addr_19

]]></Node>
<StgValue><ssdm name="tempB_load_18"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:421 %tempB_load_19 = load i10 %tempB_addr_20

]]></Node>
<StgValue><ssdm name="tempB_load_19"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:423 %tempB_load_20 = load i10 %tempB_addr_21

]]></Node>
<StgValue><ssdm name="tempB_load_20"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:425 %tempB_load_21 = load i10 %tempB_addr_22

]]></Node>
<StgValue><ssdm name="tempB_load_21"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:427 %tempB_load_22 = load i10 %tempB_addr_23

]]></Node>
<StgValue><ssdm name="tempB_load_22"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:429 %tempB_load_23 = load i10 %tempB_addr_24

]]></Node>
<StgValue><ssdm name="tempB_load_23"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:431 %tempB_load_24 = load i10 %tempB_addr_25

]]></Node>
<StgValue><ssdm name="tempB_load_24"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:433 %tempB_load_25 = load i10 %tempB_addr_26

]]></Node>
<StgValue><ssdm name="tempB_load_25"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:435 %tempB_load_26 = load i10 %tempB_addr_27

]]></Node>
<StgValue><ssdm name="tempB_load_26"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:437 %tempB_load_27 = load i10 %tempB_addr_28

]]></Node>
<StgValue><ssdm name="tempB_load_27"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:439 %tempB_load_28 = load i10 %tempB_addr_29

]]></Node>
<StgValue><ssdm name="tempB_load_28"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:441 %tempB_load_29 = load i10 %tempB_addr_30

]]></Node>
<StgValue><ssdm name="tempB_load_29"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:443 %tempB_load_30 = load i10 %tempB_addr_31

]]></Node>
<StgValue><ssdm name="tempB_load_30"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:445 %tempB_load_31 = load i10 %tempB_addr_32

]]></Node>
<StgValue><ssdm name="tempB_load_31"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:479 %add_ln26 = add i6 %select_ln24, i6 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="538" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:13 %tempA_load = load i10 %tempA_addr_1

]]></Node>
<StgValue><ssdm name="tempA_load"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:22 %tempA_load_1 = load i10 %tempA_addr_2

]]></Node>
<StgValue><ssdm name="tempA_load_1"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:31 %tempA_load_2 = load i10 %tempA_addr_3

]]></Node>
<StgValue><ssdm name="tempA_load_2"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:40 %tempA_load_3 = load i10 %tempA_addr_4

]]></Node>
<StgValue><ssdm name="tempA_load_3"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:85 %tempA_load_8 = load i10 %tempA_addr_9

]]></Node>
<StgValue><ssdm name="tempA_load_8"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:94 %tempA_load_9 = load i10 %tempA_addr_10

]]></Node>
<StgValue><ssdm name="tempA_load_9"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:103 %tempA_load_10 = load i10 %tempA_addr_11

]]></Node>
<StgValue><ssdm name="tempA_load_10"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:112 %tempA_load_11 = load i10 %tempA_addr_12

]]></Node>
<StgValue><ssdm name="tempA_load_11"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:193 %tempA_load_20 = load i10 %tempA_addr_21

]]></Node>
<StgValue><ssdm name="tempA_load_20"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:202 %tempA_load_21 = load i10 %tempA_addr_22

]]></Node>
<StgValue><ssdm name="tempA_load_21"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:211 %tempA_load_22 = load i10 %tempA_addr_23

]]></Node>
<StgValue><ssdm name="tempA_load_22"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:220 %tempA_load_23 = load i10 %tempA_addr_24

]]></Node>
<StgValue><ssdm name="tempA_load_23"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:229 %tempA_load_24 = load i10 %tempA_addr_25

]]></Node>
<StgValue><ssdm name="tempA_load_24"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:238 %tempA_load_25 = load i10 %tempA_addr_26

]]></Node>
<StgValue><ssdm name="tempA_load_25"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:247 %tempA_load_26 = load i10 %tempA_addr_27

]]></Node>
<StgValue><ssdm name="tempA_load_26"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:256 %tempA_load_27 = load i10 %tempA_addr_28

]]></Node>
<StgValue><ssdm name="tempA_load_27"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:385 %tempB_load_1 = load i10 %tempB_addr_2

]]></Node>
<StgValue><ssdm name="tempB_load_1"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:389 %tempB_load_3 = load i10 %tempB_addr_4

]]></Node>
<StgValue><ssdm name="tempB_load_3"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:392 %mul_ln33_4 = mul i32 %tempB_load_4, i32 %tempA_load_4

]]></Node>
<StgValue><ssdm name="mul_ln33_4"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:393 %tempB_load_5 = load i10 %tempB_addr_6

]]></Node>
<StgValue><ssdm name="tempB_load_5"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:396 %mul_ln33_6 = mul i32 %tempB_load_6, i32 %tempA_load_6

]]></Node>
<StgValue><ssdm name="mul_ln33_6"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:397 %tempB_load_7 = load i10 %tempB_addr_8

]]></Node>
<StgValue><ssdm name="tempB_load_7"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:401 %tempB_load_9 = load i10 %tempB_addr_10

]]></Node>
<StgValue><ssdm name="tempB_load_9"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:403 %tempB_load_10 = load i10 %tempB_addr_11

]]></Node>
<StgValue><ssdm name="tempB_load_10"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:405 %tempB_load_11 = load i10 %tempB_addr_12

]]></Node>
<StgValue><ssdm name="tempB_load_11"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:408 %mul_ln33_12 = mul i32 %tempB_load_12, i32 %tempA_load_12

]]></Node>
<StgValue><ssdm name="mul_ln33_12"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:409 %tempB_load_13 = load i10 %tempB_addr_14

]]></Node>
<StgValue><ssdm name="tempB_load_13"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:412 %mul_ln33_14 = mul i32 %tempB_load_14, i32 %tempA_load_14

]]></Node>
<StgValue><ssdm name="mul_ln33_14"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:413 %tempB_load_15 = load i10 %tempB_addr_16

]]></Node>
<StgValue><ssdm name="tempB_load_15"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:416 %mul_ln33_16 = mul i32 %tempB_load_16, i32 %tempA_load_16

]]></Node>
<StgValue><ssdm name="mul_ln33_16"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:417 %tempB_load_17 = load i10 %tempB_addr_18

]]></Node>
<StgValue><ssdm name="tempB_load_17"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:420 %mul_ln33_18 = mul i32 %tempB_load_18, i32 %tempA_load_18

]]></Node>
<StgValue><ssdm name="mul_ln33_18"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:421 %tempB_load_19 = load i10 %tempB_addr_20

]]></Node>
<StgValue><ssdm name="tempB_load_19"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:425 %tempB_load_21 = load i10 %tempB_addr_22

]]></Node>
<StgValue><ssdm name="tempB_load_21"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:429 %tempB_load_23 = load i10 %tempB_addr_24

]]></Node>
<StgValue><ssdm name="tempB_load_23"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:433 %tempB_load_25 = load i10 %tempB_addr_26

]]></Node>
<StgValue><ssdm name="tempB_load_25"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:437 %tempB_load_27 = load i10 %tempB_addr_28

]]></Node>
<StgValue><ssdm name="tempB_load_27"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:440 %mul_ln33_28 = mul i32 %tempB_load_28, i32 %tempA_load_28

]]></Node>
<StgValue><ssdm name="mul_ln33_28"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="10">
<![CDATA[
.preheader1:441 %tempB_load_29 = load i10 %tempB_addr_30

]]></Node>
<StgValue><ssdm name="tempB_load_29"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:444 %mul_ln33_30 = mul i32 %tempB_load_30, i32 %tempA_load_30

]]></Node>
<StgValue><ssdm name="mul_ln33_30"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:446 %mul_ln33_31 = mul i32 %tempB_load_31, i32 %tempA_load_31

]]></Node>
<StgValue><ssdm name="mul_ln33_31"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="579" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:384 %mul_ln33 = mul i32 %tempB_load, i32 %tempA_load

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:392 %mul_ln33_4 = mul i32 %tempB_load_4, i32 %tempA_load_4

]]></Node>
<StgValue><ssdm name="mul_ln33_4"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:394 %mul_ln33_5 = mul i32 %tempB_load_5, i32 %tempA_load_5

]]></Node>
<StgValue><ssdm name="mul_ln33_5"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:396 %mul_ln33_6 = mul i32 %tempB_load_6, i32 %tempA_load_6

]]></Node>
<StgValue><ssdm name="mul_ln33_6"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:398 %mul_ln33_7 = mul i32 %tempB_load_7, i32 %tempA_load_7

]]></Node>
<StgValue><ssdm name="mul_ln33_7"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:408 %mul_ln33_12 = mul i32 %tempB_load_12, i32 %tempA_load_12

]]></Node>
<StgValue><ssdm name="mul_ln33_12"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:410 %mul_ln33_13 = mul i32 %tempB_load_13, i32 %tempA_load_13

]]></Node>
<StgValue><ssdm name="mul_ln33_13"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:412 %mul_ln33_14 = mul i32 %tempB_load_14, i32 %tempA_load_14

]]></Node>
<StgValue><ssdm name="mul_ln33_14"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:414 %mul_ln33_15 = mul i32 %tempB_load_15, i32 %tempA_load_15

]]></Node>
<StgValue><ssdm name="mul_ln33_15"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:416 %mul_ln33_16 = mul i32 %tempB_load_16, i32 %tempA_load_16

]]></Node>
<StgValue><ssdm name="mul_ln33_16"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:418 %mul_ln33_17 = mul i32 %tempB_load_17, i32 %tempA_load_17

]]></Node>
<StgValue><ssdm name="mul_ln33_17"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:420 %mul_ln33_18 = mul i32 %tempB_load_18, i32 %tempA_load_18

]]></Node>
<StgValue><ssdm name="mul_ln33_18"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:422 %mul_ln33_19 = mul i32 %tempB_load_19, i32 %tempA_load_19

]]></Node>
<StgValue><ssdm name="mul_ln33_19"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:424 %mul_ln33_20 = mul i32 %tempB_load_20, i32 %tempA_load_20

]]></Node>
<StgValue><ssdm name="mul_ln33_20"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:426 %mul_ln33_21 = mul i32 %tempB_load_21, i32 %tempA_load_21

]]></Node>
<StgValue><ssdm name="mul_ln33_21"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:428 %mul_ln33_22 = mul i32 %tempB_load_22, i32 %tempA_load_22

]]></Node>
<StgValue><ssdm name="mul_ln33_22"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:430 %mul_ln33_23 = mul i32 %tempB_load_23, i32 %tempA_load_23

]]></Node>
<StgValue><ssdm name="mul_ln33_23"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:432 %mul_ln33_24 = mul i32 %tempB_load_24, i32 %tempA_load_24

]]></Node>
<StgValue><ssdm name="mul_ln33_24"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:434 %mul_ln33_25 = mul i32 %tempB_load_25, i32 %tempA_load_25

]]></Node>
<StgValue><ssdm name="mul_ln33_25"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:436 %mul_ln33_26 = mul i32 %tempB_load_26, i32 %tempA_load_26

]]></Node>
<StgValue><ssdm name="mul_ln33_26"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:438 %mul_ln33_27 = mul i32 %tempB_load_27, i32 %tempA_load_27

]]></Node>
<StgValue><ssdm name="mul_ln33_27"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:440 %mul_ln33_28 = mul i32 %tempB_load_28, i32 %tempA_load_28

]]></Node>
<StgValue><ssdm name="mul_ln33_28"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:442 %mul_ln33_29 = mul i32 %tempB_load_29, i32 %tempA_load_29

]]></Node>
<StgValue><ssdm name="mul_ln33_29"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:444 %mul_ln33_30 = mul i32 %tempB_load_30, i32 %tempA_load_30

]]></Node>
<StgValue><ssdm name="mul_ln33_30"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:446 %mul_ln33_31 = mul i32 %tempB_load_31, i32 %tempA_load_31

]]></Node>
<StgValue><ssdm name="mul_ln33_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="604" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:384 %mul_ln33 = mul i32 %tempB_load, i32 %tempA_load

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:386 %mul_ln33_1 = mul i32 %tempB_load_1, i32 %tempA_load_1

]]></Node>
<StgValue><ssdm name="mul_ln33_1"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:388 %mul_ln33_2 = mul i32 %tempB_load_2, i32 %tempA_load_2

]]></Node>
<StgValue><ssdm name="mul_ln33_2"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:390 %mul_ln33_3 = mul i32 %tempB_load_3, i32 %tempA_load_3

]]></Node>
<StgValue><ssdm name="mul_ln33_3"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:394 %mul_ln33_5 = mul i32 %tempB_load_5, i32 %tempA_load_5

]]></Node>
<StgValue><ssdm name="mul_ln33_5"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:398 %mul_ln33_7 = mul i32 %tempB_load_7, i32 %tempA_load_7

]]></Node>
<StgValue><ssdm name="mul_ln33_7"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:400 %mul_ln33_8 = mul i32 %tempB_load_8, i32 %tempA_load_8

]]></Node>
<StgValue><ssdm name="mul_ln33_8"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:402 %mul_ln33_9 = mul i32 %tempB_load_9, i32 %tempA_load_9

]]></Node>
<StgValue><ssdm name="mul_ln33_9"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:404 %mul_ln33_10 = mul i32 %tempB_load_10, i32 %tempA_load_10

]]></Node>
<StgValue><ssdm name="mul_ln33_10"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:406 %mul_ln33_11 = mul i32 %tempB_load_11, i32 %tempA_load_11

]]></Node>
<StgValue><ssdm name="mul_ln33_11"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:410 %mul_ln33_13 = mul i32 %tempB_load_13, i32 %tempA_load_13

]]></Node>
<StgValue><ssdm name="mul_ln33_13"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:414 %mul_ln33_15 = mul i32 %tempB_load_15, i32 %tempA_load_15

]]></Node>
<StgValue><ssdm name="mul_ln33_15"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:418 %mul_ln33_17 = mul i32 %tempB_load_17, i32 %tempA_load_17

]]></Node>
<StgValue><ssdm name="mul_ln33_17"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:422 %mul_ln33_19 = mul i32 %tempB_load_19, i32 %tempA_load_19

]]></Node>
<StgValue><ssdm name="mul_ln33_19"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:424 %mul_ln33_20 = mul i32 %tempB_load_20, i32 %tempA_load_20

]]></Node>
<StgValue><ssdm name="mul_ln33_20"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:426 %mul_ln33_21 = mul i32 %tempB_load_21, i32 %tempA_load_21

]]></Node>
<StgValue><ssdm name="mul_ln33_21"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:428 %mul_ln33_22 = mul i32 %tempB_load_22, i32 %tempA_load_22

]]></Node>
<StgValue><ssdm name="mul_ln33_22"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:430 %mul_ln33_23 = mul i32 %tempB_load_23, i32 %tempA_load_23

]]></Node>
<StgValue><ssdm name="mul_ln33_23"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:432 %mul_ln33_24 = mul i32 %tempB_load_24, i32 %tempA_load_24

]]></Node>
<StgValue><ssdm name="mul_ln33_24"/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:434 %mul_ln33_25 = mul i32 %tempB_load_25, i32 %tempA_load_25

]]></Node>
<StgValue><ssdm name="mul_ln33_25"/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:436 %mul_ln33_26 = mul i32 %tempB_load_26, i32 %tempA_load_26

]]></Node>
<StgValue><ssdm name="mul_ln33_26"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:438 %mul_ln33_27 = mul i32 %tempB_load_27, i32 %tempA_load_27

]]></Node>
<StgValue><ssdm name="mul_ln33_27"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:442 %mul_ln33_29 = mul i32 %tempB_load_29, i32 %tempA_load_29

]]></Node>
<StgValue><ssdm name="mul_ln33_29"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:473 %add_ln33_26 = add i32 %mul_ln33_30, i32 %mul_ln33_31

]]></Node>
<StgValue><ssdm name="add_ln33_26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="628" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:386 %mul_ln33_1 = mul i32 %tempB_load_1, i32 %tempA_load_1

]]></Node>
<StgValue><ssdm name="mul_ln33_1"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:388 %mul_ln33_2 = mul i32 %tempB_load_2, i32 %tempA_load_2

]]></Node>
<StgValue><ssdm name="mul_ln33_2"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:390 %mul_ln33_3 = mul i32 %tempB_load_3, i32 %tempA_load_3

]]></Node>
<StgValue><ssdm name="mul_ln33_3"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:400 %mul_ln33_8 = mul i32 %tempB_load_8, i32 %tempA_load_8

]]></Node>
<StgValue><ssdm name="mul_ln33_8"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:402 %mul_ln33_9 = mul i32 %tempB_load_9, i32 %tempA_load_9

]]></Node>
<StgValue><ssdm name="mul_ln33_9"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:404 %mul_ln33_10 = mul i32 %tempB_load_10, i32 %tempA_load_10

]]></Node>
<StgValue><ssdm name="mul_ln33_10"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:406 %mul_ln33_11 = mul i32 %tempB_load_11, i32 %tempA_load_11

]]></Node>
<StgValue><ssdm name="mul_ln33_11"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:450 %add_ln33_3 = add i32 %mul_ln33_4, i32 %mul_ln33_5

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:451 %add_ln33_4 = add i32 %mul_ln33_6, i32 %mul_ln33_7

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:452 %add_ln33_5 = add i32 %add_ln33_4, i32 %add_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:457 %add_ln33_10 = add i32 %mul_ln33_12, i32 %mul_ln33_13

]]></Node>
<StgValue><ssdm name="add_ln33_10"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:458 %add_ln33_11 = add i32 %mul_ln33_14, i32 %mul_ln33_15

]]></Node>
<StgValue><ssdm name="add_ln33_11"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:459 %add_ln33_12 = add i32 %add_ln33_11, i32 %add_ln33_10

]]></Node>
<StgValue><ssdm name="add_ln33_12"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:462 %add_ln33_15 = add i32 %mul_ln33_16, i32 %mul_ln33_17

]]></Node>
<StgValue><ssdm name="add_ln33_15"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:463 %add_ln33_16 = add i32 %mul_ln33_18, i32 %mul_ln33_19

]]></Node>
<StgValue><ssdm name="add_ln33_16"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:464 %add_ln33_17 = add i32 %add_ln33_16, i32 %add_ln33_15

]]></Node>
<StgValue><ssdm name="add_ln33_17"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:465 %add_ln33_18 = add i32 %mul_ln33_20, i32 %mul_ln33_21

]]></Node>
<StgValue><ssdm name="add_ln33_18"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:466 %add_ln33_19 = add i32 %mul_ln33_22, i32 %mul_ln33_23

]]></Node>
<StgValue><ssdm name="add_ln33_19"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:467 %add_ln33_20 = add i32 %add_ln33_19, i32 %add_ln33_18

]]></Node>
<StgValue><ssdm name="add_ln33_20"/></StgValue>
</operation>

<operation id="647" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:469 %add_ln33_22 = add i32 %mul_ln33_24, i32 %mul_ln33_25

]]></Node>
<StgValue><ssdm name="add_ln33_22"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:470 %add_ln33_23 = add i32 %mul_ln33_26, i32 %mul_ln33_27

]]></Node>
<StgValue><ssdm name="add_ln33_23"/></StgValue>
</operation>

<operation id="649" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:472 %add_ln33_25 = add i32 %mul_ln33_28, i32 %mul_ln33_29

]]></Node>
<StgValue><ssdm name="add_ln33_25"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:474 %add_ln33_27 = add i32 %add_ln33_26, i32 %add_ln33_25

]]></Node>
<StgValue><ssdm name="add_ln33_27"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="651" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:447 %add_ln33 = add i32 %mul_ln33_1, i32 %mul_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:448 %add_ln33_1 = add i32 %mul_ln33_2, i32 %mul_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:449 %add_ln33_2 = add i32 %add_ln33_1, i32 %add_ln33

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:453 %add_ln33_6 = add i32 %add_ln33_5, i32 %add_ln33_2

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:454 %add_ln33_7 = add i32 %mul_ln33_8, i32 %mul_ln33_9

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:455 %add_ln33_8 = add i32 %mul_ln33_10, i32 %mul_ln33_11

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:456 %add_ln33_9 = add i32 %add_ln33_8, i32 %add_ln33_7

]]></Node>
<StgValue><ssdm name="add_ln33_9"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:460 %add_ln33_13 = add i32 %add_ln33_12, i32 %add_ln33_9

]]></Node>
<StgValue><ssdm name="add_ln33_13"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:471 %add_ln33_24 = add i32 %add_ln33_23, i32 %add_ln33_22

]]></Node>
<StgValue><ssdm name="add_ln33_24"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:475 %add_ln33_28 = add i32 %add_ln33_27, i32 %add_ln33_24

]]></Node>
<StgValue><ssdm name="add_ln33_28"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="661" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:468 %add_ln33_21 = add i32 %add_ln33_20, i32 %add_ln33_17

]]></Node>
<StgValue><ssdm name="add_ln33_21"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:476 %add_ln33_29 = add i32 %add_ln33_28, i32 %add_ln33_21

]]></Node>
<StgValue><ssdm name="add_ln33_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="663" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:461 %add_ln33_14 = add i32 %add_ln33_13, i32 %add_ln33_6

]]></Node>
<StgValue><ssdm name="add_ln33_14"/></StgValue>
</operation>

<operation id="664" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:477 %add_ln33_30 = add i32 %add_ln33_29, i32 %add_ln33_14

]]></Node>
<StgValue><ssdm name="add_ln33_30"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="665" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="666" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="667" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:379 %zext_ln36 = zext i10 %add_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="668" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:380 %tempAB_addr_1 = getelementptr i32 %tempAB, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tempAB_addr_1"/></StgValue>
</operation>

<operation id="669" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:381 %specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln30"/></StgValue>
</operation>

<operation id="670" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:382 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="671" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader1:478 %store_ln36 = store i32 %add_ln33_30, i10 %tempAB_addr_1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="672" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:480 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="673" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln40 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="674" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten55 = phi i11 %add_ln40_1, void %.preheader, i11 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="675" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %iab = phi i6 %select_ln40_1, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="iab"/></StgValue>
</operation>

<operation id="676" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %jab = phi i6 %add_ln41, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="jab"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:3 %add_ln40_1 = add i11 %indvar_flatten55, i11 1

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:5 %icmp_ln40 = icmp_eq  i11 %indvar_flatten55, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:6 %br_ln40 = br i1 %icmp_ln40, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="681" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:0 %add_ln40 = add i6 %iab, i6 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln41 = icmp_eq  i6 %jab, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln40 = select i1 %icmp_ln41, i6 0, i6 %jab

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="684" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:5 %select_ln40_1 = select i1 %icmp_ln41, i6 %add_ln40, i6 %iab

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="6">
<![CDATA[
.preheader:6 %trunc_ln42 = trunc i6 %select_ln40_1

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="686" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:7 %tmp_82_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln42, i5 0

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="687" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="6">
<![CDATA[
.preheader:9 %zext_ln42 = zext i6 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="688" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:10 %add_ln42 = add i10 %tmp_82_cast, i10 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="689" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:16 %add_ln41 = add i6 %select_ln40, i6 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="10">
<![CDATA[
.preheader:11 %zext_ln42_1 = zext i10 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:12 %tempAB_addr = getelementptr i32 %tempAB, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="tempAB_addr"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="10">
<![CDATA[
.preheader:14 %tempAB_load = load i10 %tempAB_addr

]]></Node>
<StgValue><ssdm name="tempAB_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="693" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="10">
<![CDATA[
.preheader:14 %tempAB_load = load i10 %tempAB_addr

]]></Node>
<StgValue><ssdm name="tempAB_load"/></StgValue>
</operation>

<operation id="694" st_id="21" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:15 %write_ln42 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %res, i32 %tempAB_load

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="695" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_5_VITIS_LOOP_41_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:13 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:15 %write_ln42 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %res, i32 %tempAB_load

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
.preheader:17 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="701" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0">
<![CDATA[
:0 %ret_ln46 = ret

]]></Node>
<StgValue><ssdm name="ret_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
