Analysis & Synthesis report for computer
Mon Dec 09 20:46:32 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |computer|cpu:cpu0|mc_count
 12. State Machine - |computer|rx_serial:rsr|state
 13. State Machine - |computer|vga_module:vga0|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated
 21. Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_dto:auto_generated
 22. Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated
 23. Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated
 24. Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated
 25. Source assignments for RAM:ram|altsyncram:ram_rtl_0|altsyncram_rq22:auto_generated
 26. Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_rnm:auto_generated|altsyncram_6e81:altsyncram2
 27. Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_nnm:auto_generated|altsyncram_gb81:altsyncram2
 28. Source assignments for cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_knm:auto_generated|altsyncram_8b81:altsyncram2
 29. Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_unm:auto_generated|altsyncram_8e81:altsyncram2
 30. Source assignments for cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_onm:auto_generated|altsyncram_od81:altsyncram2
 31. Source assignments for cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_bpm:auto_generated|altsyncram_7o31:altsyncram4
 32. Parameter Settings for User Entity Instance: vga_module:vga0
 33. Parameter Settings for User Entity Instance: vga_320x240:vga1
 34. Parameter Settings for User Entity Instance: cpu:cpu0
 35. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub1
 36. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub2
 37. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub3
 38. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub4
 39. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub5
 40. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub6
 41. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub7
 42. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub8
 43. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub9
 44. Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_compare:trailing_zeros_limit_comparator
 45. Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_add_adder
 46. Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_adj_adder
 47. Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_bias_subtr
 48. Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:man_round_adder
 49. Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult
 50. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3
 51. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:bias_addition
 52. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:exp_sub
 53. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:quotient_process
 54. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:remainder_sub_0
 55. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_compare:cmpr2
 56. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod
 57. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod
 58. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_0
 59. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_1
 60. Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0
 61. Parameter Settings for User Entity Instance: cpu:cpu0|ALU:alu
 62. Parameter Settings for User Entity Instance: cpu:cpu0|ALU:alu|div:div1
 63. Parameter Settings for User Entity Instance: cpu:cpu0|ALU:alu|add_sub:add_sub|lpm_add_sub:LPM_ADD_SUB_component
 64. Parameter Settings for User Entity Instance: pll:plli|altpll:altpll_component
 65. Parameter Settings for User Entity Instance: sdram_controller:sdram_controlleri
 66. Parameter Settings for Inferred Entity Instance: RAM:ram|altsyncram:ram_rtl_0
 67. Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0
 68. Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0
 69. Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0
 70. Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0
 71. Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0
 72. Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0
 73. Parameter Settings for Inferred Entity Instance: cpu:cpu0|ALU:alu|lpm_mult:Mult0
 74. lpm_mult Parameter Settings by Entity Instance
 75. altsyncram Parameter Settings by Entity Instance
 76. altpll Parameter Settings by Entity Instance
 77. altshift_taps Parameter Settings by Entity Instance
 78. Port Connectivity Checks: "sdram_controller:sdram_controlleri"
 79. Port Connectivity Checks: "pll:plli"
 80. Port Connectivity Checks: "cpu:cpu0|fpdiv:fpdiv_op"
 81. Port Connectivity Checks: "cpu:cpu0|fpmul:fpmul_op"
 82. Port Connectivity Checks: "cpu:cpu0|fpaddsub:fpaddsub_op"
 83. Port Connectivity Checks: "cpu:cpu0"
 84. Port Connectivity Checks: "RAM:ram"
 85. Port Connectivity Checks: "vga_320x240:vga1"
 86. Port Connectivity Checks: "vga_module:vga0"
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages
 89. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 09 20:46:32 2019      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; computer                                   ;
; Top-level Entity Name              ; computer                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 20,905                                     ;
;     Total combinational functions  ; 17,850                                     ;
;     Dedicated logic registers      ; 5,420                                      ;
; Total registers                    ; 5420                                       ;
; Total pins                         ; 126                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 365,778                                    ;
; Embedded Multiplier 9-bit elements ; 31                                         ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; computer           ; computer           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                           ; Library ;
+------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------+---------+
; cpu.v                              ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/cpu.v                                       ;         ;
; sdram_controller.v                 ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/sdram_controller.v                          ;         ;
; pll.v                              ; yes             ; User Wizard-Generated File                            ; C:/Prj/Altera/computer32.4/pll.v                                       ;         ;
; ps2_read.v                         ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/ps2_read.v                                  ;         ;
; vga_320x240.v                      ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/vga_320x240.v                               ;         ;
; computer.v                         ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/computer.v                                  ;         ;
; vga_module.v                       ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/vga_module.v                                ;         ;
; tx_serial.v                        ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/tx_serial.v                                 ;         ;
; rx_serial.v                        ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/rx_serial.v                                 ;         ;
; RAM.v                              ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/RAM.v                                       ;         ;
; chars.v                            ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/chars.v                                     ;         ;
; div.v                              ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/div.v                                       ;         ;
; alu.v                              ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer32.4/alu.v                                       ;         ;
; fpaddsub.v                         ; yes             ; User Wizard-Generated File                            ; C:/Prj/Altera/computer32.4/fpaddsub.v                                  ;         ;
; fpdiv.v                            ; yes             ; User Wizard-Generated File                            ; C:/Prj/Altera/computer32.4/fpdiv.v                                     ;         ;
; fpmul.v                            ; yes             ; User Wizard-Generated File                            ; C:/Prj/Altera/computer32.4/fpmul.v                                     ;         ;
; add_sub.v                          ; yes             ; User Wizard-Generated File                            ; C:/Prj/Altera/computer32.4/add_sub.v                                   ;         ;
; ram.hex                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Prj/Altera/computer32.4/ram.hex                                     ;         ;
; lpm_add_sub.tdf                    ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc            ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal130.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; db/add_sub_8ej.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_8ej.tdf                          ;         ;
; db/add_sub_70f.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_70f.tdf                          ;         ;
; db/add_sub_ini.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_ini.tdf                          ;         ;
; db/add_sub_9ve.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_9ve.tdf                          ;         ;
; db/add_sub_7dj.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_7dj.tdf                          ;         ;
; db/add_sub_mej.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_mej.tdf                          ;         ;
; lpm_compare.tdf                    ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_seg.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cmpr_seg.tdf                             ;         ;
; db/add_sub_b4e.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_b4e.tdf                          ;         ;
; db/add_sub_d8c.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_d8c.tdf                          ;         ;
; db/add_sub_0lg.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_0lg.tdf                          ;         ;
; db/add_sub_ptb.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_ptb.tdf                          ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; db/mult_l5t.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/mult_l5t.tdf                             ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_dto.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/altsyncram_dto.tdf                       ;         ;
; fpdiv.hex                          ; yes             ; Auto-Found Memory Initialization File                 ; C:/Prj/Altera/computer32.4/fpdiv.hex                                   ;         ;
; db/add_sub_4pi.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_4pi.tdf                          ;         ;
; db/add_sub_hth.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_hth.tdf                          ;         ;
; db/add_sub_ofi.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_ofi.tdf                          ;         ;
; db/add_sub_06i.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_06i.tdf                          ;         ;
; db/cmpr_jng.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cmpr_jng.tdf                             ;         ;
; db/mult_4ds.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/mult_4ds.tdf                             ;         ;
; db/mult_2ds.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/mult_2ds.tdf                             ;         ;
; db/mult_9ds.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/mult_9ds.tdf                             ;         ;
; db/mult_ads.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/mult_ads.tdf                             ;         ;
; db/add_sub_msh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_msh.tdf                          ;         ;
; altpll.tdf                         ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_altpll.v                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/pll_altpll.v                             ;         ;
; db/altsyncram_rq22.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/altsyncram_rq22.tdf                      ;         ;
; db/computer.ram0_ram_15119.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Prj/Altera/computer32.4/db/computer.ram0_ram_15119.hdl.mif          ;         ;
; db/decode_lsa.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/decode_lsa.tdf                           ;         ;
; db/mux_kob.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/mux_kob.tdf                              ;         ;
; altshift_taps.tdf                  ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; lpm_counter.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_compare.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_constant.inc                   ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_rnm.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/shift_taps_rnm.tdf                       ;         ;
; db/altsyncram_6e81.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/altsyncram_6e81.tdf                      ;         ;
; db/cntr_mqf.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cntr_mqf.tdf                             ;         ;
; db/cmpr_qgc.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cmpr_qgc.tdf                             ;         ;
; db/shift_taps_nnm.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/shift_taps_nnm.tdf                       ;         ;
; db/altsyncram_gb81.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/altsyncram_gb81.tdf                      ;         ;
; db/cntr_epf.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cntr_epf.tdf                             ;         ;
; db/shift_taps_knm.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/shift_taps_knm.tdf                       ;         ;
; db/altsyncram_8b81.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/altsyncram_8b81.tdf                      ;         ;
; db/cntr_cpf.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cntr_cpf.tdf                             ;         ;
; db/shift_taps_unm.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/shift_taps_unm.tdf                       ;         ;
; db/altsyncram_8e81.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/altsyncram_8e81.tdf                      ;         ;
; db/cntr_7pf.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cntr_7pf.tdf                             ;         ;
; db/shift_taps_onm.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/shift_taps_onm.tdf                       ;         ;
; db/altsyncram_od81.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/altsyncram_od81.tdf                      ;         ;
; db/cntr_4pf.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cntr_4pf.tdf                             ;         ;
; db/shift_taps_bpm.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/shift_taps_bpm.tdf                       ;         ;
; db/altsyncram_7o31.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/altsyncram_7o31.tdf                      ;         ;
; db/add_sub_24e.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/add_sub_24e.tdf                          ;         ;
; db/cntr_6pf.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cntr_6pf.tdf                             ;         ;
; db/cmpr_ogc.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/cmpr_ogc.tdf                             ;         ;
; db/mult_7dt.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer32.4/db/mult_7dt.tdf                             ;         ;
+------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 20,905                                                                      ;
;                                             ;                                                                             ;
; Total combinational functions               ; 17850                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 13304                                                                       ;
;     -- 3 input functions                    ; 2861                                                                        ;
;     -- <=2 input functions                  ; 1685                                                                        ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 16027                                                                       ;
;     -- arithmetic mode                      ; 1823                                                                        ;
;                                             ;                                                                             ;
; Total registers                             ; 5420                                                                        ;
;     -- Dedicated logic registers            ; 5420                                                                        ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 126                                                                         ;
; Total memory bits                           ; 365778                                                                      ;
; Embedded Multiplier 9-bit elements          ; 31                                                                          ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll:plli|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3075                                                                        ;
; Total fan-out                               ; 84709                                                                       ;
; Average fan-out                             ; 3.55                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |computer                                                                        ; 17850 (16)        ; 5420 (18)    ; 365778      ; 31           ; 1       ; 15        ; 126  ; 0            ; |computer                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;    |RAM:ram|                                                                     ; 65 (0)            ; 4 (0)        ; 360464      ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |altsyncram:ram_rtl_0|                                                     ; 65 (0)            ; 4 (0)        ; 360464      ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram_rq22:auto_generated|                                        ; 65 (0)            ; 4 (4)        ; 360464      ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0|altsyncram_rq22:auto_generated                                                                                                                                                                                                                                                                                                                   ;              ;
;             |decode_lsa:decode2|                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0|altsyncram_rq22:auto_generated|decode_lsa:decode2                                                                                                                                                                                                                                                                                                ;              ;
;             |mux_kob:mux4|                                                       ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0|altsyncram_rq22:auto_generated|mux_kob:mux4                                                                                                                                                                                                                                                                                                      ;              ;
;             |mux_kob:mux5|                                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0|altsyncram_rq22:auto_generated|mux_kob:mux5                                                                                                                                                                                                                                                                                                      ;              ;
;    |cpu:cpu0|                                                                    ; 14084 (11768)     ; 2612 (1136)  ; 5314        ; 31           ; 1       ; 15        ; 0    ; 0            ; |computer|cpu:cpu0                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |ALU:alu|                                                                  ; 1034 (608)        ; 234 (65)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |computer|cpu:cpu0|ALU:alu                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |add_sub:add_sub|                                                       ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|ALU:alu|add_sub:add_sub                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |lpm_add_sub:LPM_ADD_SUB_component|                                  ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|ALU:alu|add_sub:add_sub|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_msh:auto_generated|                                      ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|ALU:alu|add_sub:add_sub|lpm_add_sub:LPM_ADD_SUB_component|add_sub_msh:auto_generated                                                                                                                                                                                                                                                                                 ;              ;
;          |div:div1|                                                              ; 280 (280)         ; 169 (169)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|ALU:alu|div:div1                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_mult:Mult0|                                                        ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |computer|cpu:cpu0|ALU:alu|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |mult_7dt:auto_generated|                                            ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |computer|cpu:cpu0|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                                                       ;              ;
;       |fpaddsub:fpaddsub_op|                                                     ; 801 (0)           ; 642 (0)      ; 418         ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|       ; 801 (308)         ; 642 (402)    ; 418         ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component                                                                                                                                                                                                                                                                                 ;              ;
;             |altshift_taps:denormal_res_dffe3_rtl_0|                             ; 7 (0)             ; 4 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0                                                                                                                                                                                                                                          ;              ;
;                |shift_taps_bpm:auto_generated|                                   ; 7 (2)             ; 4 (2)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_bpm:auto_generated                                                                                                                                                                                                            ;              ;
;                   |altsyncram_7o31:altsyncram4|                                  ; 0 (0)             ; 0 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_bpm:auto_generated|altsyncram_7o31:altsyncram4                                                                                                                                                                                ;              ;
;                   |cntr_6pf:cntr1|                                               ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_bpm:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                             ;              ;
;             |altshift_taps:input_is_infinite_dffe1_rtl_0|                        ; 3 (0)             ; 3 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0                                                                                                                                                                                                                                     ;              ;
;                |shift_taps_knm:auto_generated|                                   ; 3 (0)             ; 3 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_knm:auto_generated                                                                                                                                                                                                       ;              ;
;                   |altsyncram_8b81:altsyncram2|                                  ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_knm:auto_generated|altsyncram_8b81:altsyncram2                                                                                                                                                                           ;              ;
;                   |cntr_cpf:cntr1|                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_knm:auto_generated|cntr_cpf:cntr1                                                                                                                                                                                        ;              ;
;             |altshift_taps:man_res_is_not_zero_dffe31_rtl_0|                     ; 1 (0)             ; 1 (0)        ; 62          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0                                                                                                                                                                                                                                  ;              ;
;                |shift_taps_onm:auto_generated|                                   ; 1 (0)             ; 1 (0)        ; 62          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_onm:auto_generated                                                                                                                                                                                                    ;              ;
;                   |altsyncram_od81:altsyncram2|                                  ; 0 (0)             ; 0 (0)        ; 62          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_onm:auto_generated|altsyncram_od81:altsyncram2                                                                                                                                                                        ;              ;
;                   |cntr_4pf:cntr1|                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_onm:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                     ;              ;
;             |fpaddsub_altbarrel_shift_35e:lbarrel_shift|                         ; 111 (111)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                                      ;              ;
;             |fpaddsub_altbarrel_shift_98g:rbarrel_shift|                         ; 81 (81)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_98g:rbarrel_shift                                                                                                                                                                                                                                      ;              ;
;             |fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|                ; 24 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt                                                                                                                                                                                                                             ;              ;
;                |fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|          ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24                                                                                                                                                                      ;              ;
;                   |fpaddsub_altpriority_encoder_vh8:altpriority_encoder26|       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|fpaddsub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                               ;              ;
;                      |fpaddsub_altpriority_encoder_qh8:altpriority_encoder28|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|fpaddsub_altpriority_encoder_vh8:altpriority_encoder26|fpaddsub_altpriority_encoder_qh8:altpriority_encoder28                                                        ;              ;
;                   |fpaddsub_altpriority_encoder_vh8:altpriority_encoder27|       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|fpaddsub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                               ;              ;
;                      |fpaddsub_altpriority_encoder_qh8:altpriority_encoder28|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|fpaddsub_altpriority_encoder_vh8:altpriority_encoder27|fpaddsub_altpriority_encoder_qh8:altpriority_encoder28                                                        ;              ;
;                      |fpaddsub_altpriority_encoder_qh8:altpriority_encoder29|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|fpaddsub_altpriority_encoder_vh8:altpriority_encoder27|fpaddsub_altpriority_encoder_qh8:altpriority_encoder29                                                        ;              ;
;                         |fpaddsub_altpriority_encoder_nh8:altpriority_encoder30| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|fpaddsub_altpriority_encoder_vh8:altpriority_encoder27|fpaddsub_altpriority_encoder_qh8:altpriority_encoder29|fpaddsub_altpriority_encoder_nh8:altpriority_encoder30 ;              ;
;             |fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|                ; 20 (4)            ; 14 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt                                                                                                                                                                                                                             ;              ;
;                |fpaddsub_altpriority_encoder_p2b:altpriority_encoder11|          ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_p2b:altpriority_encoder11                                                                                                                                                                      ;              ;
;                |fpaddsub_altpriority_encoder_pja:altpriority_encoder10|          ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_pja:altpriority_encoder10                                                                                                                                                                      ;              ;
;             |lpm_add_sub:add_sub1|                                               ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_8ej:auto_generated|                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub1|add_sub_8ej:auto_generated                                                                                                                                                                                                                                 ;              ;
;             |lpm_add_sub:add_sub2|                                               ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_8ej:auto_generated|                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub2|add_sub_8ej:auto_generated                                                                                                                                                                                                                                 ;              ;
;             |lpm_add_sub:add_sub3|                                               ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_70f:auto_generated|                                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub3|add_sub_70f:auto_generated                                                                                                                                                                                                                                 ;              ;
;             |lpm_add_sub:add_sub4|                                               ; 87 (0)            ; 57 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_ini:auto_generated|                                      ; 87 (87)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub4|add_sub_ini:auto_generated                                                                                                                                                                                                                                 ;              ;
;             |lpm_add_sub:add_sub5|                                               ; 85 (0)            ; 55 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_ini:auto_generated|                                      ; 85 (85)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub5|add_sub_ini:auto_generated                                                                                                                                                                                                                                 ;              ;
;             |lpm_add_sub:add_sub6|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_9ve:auto_generated|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub6|add_sub_9ve:auto_generated                                                                                                                                                                                                                                 ;              ;
;             |lpm_add_sub:add_sub7|                                               ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_7dj:auto_generated|                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub7|add_sub_7dj:auto_generated                                                                                                                                                                                                                                 ;              ;
;             |lpm_add_sub:add_sub8|                                               ; 25 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_mej:auto_generated|                                      ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub8|add_sub_mej:auto_generated                                                                                                                                                                                                                                 ;              ;
;             |lpm_add_sub:add_sub9|                                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_9ve:auto_generated|                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub9|add_sub_9ve:auto_generated                                                                                                                                                                                                                                 ;              ;
;             |lpm_compare:trailing_zeros_limit_comparator|                        ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                     ;              ;
;                |cmpr_seg:auto_generated|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_seg:auto_generated                                                                                                                                                                                                             ;              ;
;       |fpdiv:fpdiv_op|                                                           ; 267 (0)           ; 332 (0)      ; 4896        ; 16           ; 0       ; 8         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|                     ; 267 (0)           ; 332 (0)      ; 4896        ; 16           ; 0       ; 8         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component                                                                                                                                                                                                                                                                                                     ;              ;
;             |fpdiv_altfp_div_pst_fhg:altfp_div_pst1|                             ; 267 (94)          ; 332 (188)    ; 4896        ; 16           ; 0       ; 8         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1                                                                                                                                                                                                                                                              ;              ;
;                |altshift_taps:exp_result_dffe_0_rtl_0|                           ; 10 (0)            ; 4 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                        ;              ;
;                   |shift_taps_rnm:auto_generated|                                ; 10 (0)            ; 4 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_rnm:auto_generated                                                                                                                                                                                          ;              ;
;                      |altsyncram_6e81:altsyncram2|                               ; 0 (0)             ; 0 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_rnm:auto_generated|altsyncram_6e81:altsyncram2                                                                                                                                                              ;              ;
;                      |cntr_mqf:cntr1|                                            ; 10 (9)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_rnm:auto_generated|cntr_mqf:cntr1                                                                                                                                                                           ;              ;
;                         |cmpr_qgc:cmpr4|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_rnm:auto_generated|cntr_mqf:cntr1|cmpr_qgc:cmpr4                                                                                                                                                            ;              ;
;                |altshift_taps:quotient_j_dffe_rtl_0|                             ; 2 (0)             ; 2 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0                                                                                                                                                                                                                          ;              ;
;                   |shift_taps_unm:auto_generated|                                ; 2 (0)             ; 2 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_unm:auto_generated                                                                                                                                                                                            ;              ;
;                      |altsyncram_8e81:altsyncram2|                               ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_unm:auto_generated|altsyncram_8e81:altsyncram2                                                                                                                                                                ;              ;
;                      |cntr_7pf:cntr1|                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_unm:auto_generated|cntr_7pf:cntr1                                                                                                                                                                             ;              ;
;                |altshift_taps:sign_pipe_dffe_0_rtl_0|                            ; 10 (0)            ; 4 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0                                                                                                                                                                                                                         ;              ;
;                   |shift_taps_nnm:auto_generated|                                ; 10 (0)            ; 4 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_nnm:auto_generated                                                                                                                                                                                           ;              ;
;                      |altsyncram_gb81:altsyncram2|                               ; 0 (0)             ; 0 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_nnm:auto_generated|altsyncram_gb81:altsyncram2                                                                                                                                                               ;              ;
;                      |cntr_epf:cntr1|                                            ; 10 (9)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_nnm:auto_generated|cntr_epf:cntr1                                                                                                                                                                            ;              ;
;                         |cmpr_qgc:cmpr4|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_nnm:auto_generated|cntr_epf:cntr1|cmpr_qgc:cmpr4                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram3|                                          ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                       ;              ;
;                   |altsyncram_dto:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_dto:auto_generated                                                                                                                                                                                                         ;              ;
;                |lpm_add_sub:bias_addition|                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                    ;              ;
;                   |add_sub_4pi:auto_generated|                                   ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_4pi:auto_generated                                                                                                                                                                                                         ;              ;
;                |lpm_add_sub:exp_sub|                                             ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                          ;              ;
;                   |add_sub_hth:auto_generated|                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_hth:auto_generated                                                                                                                                                                                                               ;              ;
;                |lpm_add_sub:quotient_process|                                    ; 23 (0)            ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                 ;              ;
;                   |add_sub_ofi:auto_generated|                                   ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_ofi:auto_generated                                                                                                                                                                                                      ;              ;
;                |lpm_add_sub:remainder_sub_0|                                     ; 35 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                  ;              ;
;                   |add_sub_06i:auto_generated|                                   ; 35 (35)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_06i:auto_generated                                                                                                                                                                                                       ;              ;
;                |lpm_compare:cmpr2|                                               ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                            ;              ;
;                   |cmpr_jng:auto_generated|                                      ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_compare:cmpr2|cmpr_jng:auto_generated                                                                                                                                                                                                                    ;              ;
;                |lpm_mult:a1_prod|                                                ; 17 (0)            ; 22 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                             ;              ;
;                   |mult_4ds:auto_generated|                                      ; 17 (17)           ; 22 (22)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated                                                                                                                                                                                                                     ;              ;
;                |lpm_mult:b1_prod|                                                ; 16 (0)            ; 17 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                             ;              ;
;                   |mult_2ds:auto_generated|                                      ; 16 (16)           ; 17 (17)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated                                                                                                                                                                                                                     ;              ;
;                |lpm_mult:q_partial_0|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                         ;              ;
;                   |mult_9ds:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_0|mult_9ds:auto_generated                                                                                                                                                                                                                 ;              ;
;                |lpm_mult:q_partial_1|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                         ;              ;
;                   |mult_9ds:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_1|mult_9ds:auto_generated                                                                                                                                                                                                                 ;              ;
;                |lpm_mult:remainder_mult_0|                                       ; 18 (0)            ; 36 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                    ;              ;
;                   |mult_ads:auto_generated|                                      ; 18 (18)           ; 36 (36)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |computer|cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated                                                                                                                                                                                                            ;              ;
;       |fpmul:fpmul_op|                                                           ; 214 (0)           ; 268 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |computer|cpu:cpu0|fpmul:fpmul_op                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|                   ; 214 (150)         ; 268 (144)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |computer|cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component                                                                                                                                                                                                                                                                                                   ;              ;
;             |lpm_add_sub:exp_add_adder|                                          ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                         ;              ;
;                |add_sub_b4e:auto_generated|                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_add_adder|add_sub_b4e:auto_generated                                                                                                                                                                                                                                              ;              ;
;             |lpm_mult:man_product2_mult|                                         ; 55 (0)            ; 115 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |computer|cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                        ;              ;
;                |mult_l5t:auto_generated|                                         ; 55 (55)           ; 115 (115)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |computer|cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated                                                                                                                                                                                                                                                ;              ;
;    |pll:plli|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|pll:plli                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |altpll:altpll_component|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|pll:plli|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |pll_altpll:auto_generated|                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|pll:plli|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                    ;              ;
;    |ps2_read:ps2|                                                                ; 16 (16)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|ps2_read:ps2                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |rx_serial:rsr|                                                               ; 62 (62)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|rx_serial:rsr                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;    |sdram_controller:sdram_controlleri|                                          ; 154 (154)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sdram_controller:sdram_controlleri                                                                                                                                                                                                                                                                                                                                            ;              ;
;    |tx_serial:tsr|                                                               ; 39 (39)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|tx_serial:tsr                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;    |vga_320x240:vga1|                                                            ; 2424 (2424)       ; 2562 (2562)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|vga_320x240:vga1                                                                                                                                                                                                                                                                                                                                                              ;              ;
;    |vga_module:vga0|                                                             ; 990 (288)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|vga_module:vga0                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |chars:chars_1|                                                            ; 702 (702)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|vga_module:vga0|chars:chars_1                                                                                                                                                                                                                                                                                                                                                 ;              ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; RAM:ram|altsyncram:ram_rtl_0|altsyncram_rq22:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; True Dual Port   ; 22529        ; 16           ; 22529        ; 16           ; 360464 ; db/computer.ram0_RAM_15119.hdl.mif ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_bpm:auto_generated|altsyncram_7o31:altsyncram4|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 3            ; 108          ; 3            ; 108          ; 324    ; None                               ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_knm:auto_generated|altsyncram_8b81:altsyncram2|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32     ; None                               ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_onm:auto_generated|altsyncram_od81:altsyncram2|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 2            ; 31           ; 2            ; 31           ; 62     ; None                               ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_rnm:auto_generated|altsyncram_6e81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 10           ; 9            ; 10           ; 9            ; 90     ; None                               ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_unm:auto_generated|altsyncram_8e81:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 4            ; 36           ; 4            ; 36           ; 144    ; None                               ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_nnm:auto_generated|altsyncram_gb81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 9            ; 6            ; 9            ; 6            ; 54     ; None                               ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_dto:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608   ; fpdiv.hex                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 15          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 31          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 16          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                               ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                       ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------+
; Altera ; LPM_ADD_SUB   ; 13.0    ; N/A          ; N/A          ; |computer|cpu:cpu0|ALU:alu|add_sub:add_sub ; C:/Prj/Altera/computer32.4/add_sub.v  ;
; Altera ; ALTFP_ADD_SUB ; 13.0    ; N/A          ; N/A          ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op    ; C:/Prj/Altera/computer32.4/fpaddsub.v ;
; Altera ; ALTFP_DIV     ; 13.0    ; N/A          ; N/A          ; |computer|cpu:cpu0|fpdiv:fpdiv_op          ; C:/Prj/Altera/computer32.4/fpdiv.v    ;
; Altera ; ALTFP_MULT    ; 13.0    ; N/A          ; N/A          ; |computer|cpu:cpu0|fpmul:fpmul_op          ; C:/Prj/Altera/computer32.4/fpmul.v    ;
; Altera ; ALTPLL        ; N/A     ; N/A          ; N/A          ; |computer|pll:plli                         ; C:/Prj/Altera/computer32.4/pll.v      ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |computer|cpu:cpu0|mc_count                                                                                                                                                                                                                                           ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; mc_count.0000000000000111 ; mc_count.0000000000000110 ; mc_count.0000000000000101 ; mc_count.0000000000000100 ; mc_count.0000000000000011 ; mc_count.0000000000000010 ; mc_count.0000000000000001 ; mc_count.0000000000000000 ; mc_count.0000000000001000 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; mc_count.0000000000000000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; mc_count.0000000000000001 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; mc_count.0000000000000010 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; mc_count.0000000000000011 ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; mc_count.0000000000000100 ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; mc_count.0000000000000101 ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; mc_count.0000000000000110 ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; mc_count.0000000000000111 ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; mc_count.0000000000001000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |computer|rx_serial:rsr|state                                 ;
+-------------------+------------+-------------------+-------------+------------+
; Name              ; state.STOP ; state.SAMPLE_BITS ; state.START ; state.IDLE ;
+-------------------+------------+-------------------+-------------+------------+
; state.IDLE        ; 0          ; 0                 ; 0           ; 0          ;
; state.START       ; 0          ; 0                 ; 1           ; 1          ;
; state.SAMPLE_BITS ; 0          ; 1                 ; 0           ; 1          ;
; state.STOP        ; 1          ; 0                 ; 0           ; 1          ;
+-------------------+------------+-------------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |computer|vga_module:vga0|state               ;
+---------------+---------------+---------------+---------------+
; Name          ; state.IN_LINE ; state.V_BLANK ; state.H_BLANK ;
+---------------+---------------+---------------+---------------+
; state.IN_LINE ; 0             ; 0             ; 0             ;
; state.H_BLANK ; 1             ; 0             ; 1             ;
; state.V_BLANK ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                             ; Reason for Removal                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub5|add_sub_ini:auto_generated|add_sub_cell_ffa[27]        ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_98g:rbarrel_shift|dir_pipe[0]                      ; Stuck at VCC due to stuck port data_in                                                                                                         ;
; vga_320x240:vga1|rd                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                         ;
; RAM:ram|data2[0]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[1]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[2]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[3]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[4]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[5]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[6]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[7]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[8]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[9]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[10]~en                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[11]~en                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[12]~en                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[13]~en                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[14]~en                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; RAM:ram|data2[15]~en                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; vga_320x240:vga1|rd~en                                                                                                                                                    ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[0]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[1]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[2]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[3]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[4]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[5]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[6]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[7]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[8]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[9]~en                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[10]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[11]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[12]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[13]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[14]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; RAM:ram|data[15]~en                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; vga_module:vga0|rd                                                                                                                                                        ; Lost fanout                                                                                                                                    ;
; irq[3..15]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                         ;
; cpu:cpu0|do_irq[3..15]                                                                                                                                                    ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_0[16]                                    ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_3[16]                               ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_2[16]                               ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_1[16]                               ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_0[16]                               ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe[16]                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_0[15]                                    ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_3[15]                               ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_2[15]                               ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_1[15]                               ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_0[15]                               ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe[15]                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[49]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[49]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[49]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[49]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[49]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[48]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[48]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[48]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[48]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[48]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[47]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[47]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[47]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[47]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[47]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[46]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[46]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[46]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[46]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[46]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[45]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[45]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[45]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[45]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[45]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[44]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[44]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[44]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[44]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[44]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[43]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[43]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[43]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[43]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[43]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[42]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[42]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[42]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[42]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[42]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[41]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[41]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[41]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[41]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[41]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[40]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[40]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[40]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[40]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[40]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[39]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[39]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[39]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[39]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[39]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[38]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[38]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[38]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[38]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[38]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[37]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[37]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[37]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[37]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[37]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[36]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[36]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[36]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[36]                              ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[36]                                   ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe41 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe42 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe43 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe44 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe45 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe46 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe47 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe48 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe49 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe50 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe51 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe52 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe53 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated|dffe54 ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[16]                                            ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[33]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[15]                                            ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[32]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[14]                                            ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[31]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[13]                                            ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[30]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[12]                                            ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[29]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[11]                                            ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[28]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[10]                                            ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[27]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[9]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[26]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[8]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[25]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[7]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[24]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[6]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[23]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[5]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[22]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[4]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[21]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[3]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[20]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[2]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[19]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[1]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[18]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_0[0]                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[17]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[16]                                       ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[33]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[15]                                       ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[32]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[14]                                       ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[31]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[13]                                       ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[30]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[12]                                       ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[29]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[11]                                       ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[28]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[10]                                       ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[27]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[9]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[26]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[8]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[25]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[7]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[24]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[6]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[23]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[5]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[22]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[4]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[21]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[3]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[20]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[2]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[19]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[1]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[18]     ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_0[0]                                        ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[17]     ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|man_round_p[0]                                                                                ; Merged with cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lsb_dffe                                               ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub5|add_sub_ini:auto_generated|add_sub_regra[0]            ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|add_sub_dffe25                       ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub4|add_sub_ini:auto_generated|add_sub_regra[0]            ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|add_sub_dffe25                       ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_adj_dffe21[0]                                                           ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_adj_dffe21[1]                    ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_adj_dffe23[0]                                                           ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_adj_dffe23[1]                    ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_adj_dffe26[0]                                                           ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_adj_dffe26[1]                    ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_98g:rbarrel_shift|sel_pipec4r1d                    ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|rshift_distance_dffe14[4]            ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_98g:rbarrel_shift|sel_pipec3r1d                    ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|rshift_distance_dffe14[3]            ;
; sdram_controller:sdram_controlleri|command[2,6]                                                                                                                           ; Merged with sdram_controller:sdram_controlleri|command[1]                                                                                      ;
; cpu:cpu0|next_state[4]                                                                                                                                                    ; Merged with cpu:cpu0|next_state[2]                                                                                                             ;
; cpu:cpu0|irq_state[3..9,11..15]                                                                                                                                           ; Merged with cpu:cpu0|irq_state[10]                                                                                                             ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_0                                     ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_dataa_infinite_dffe12          ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_1                                     ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_dataa_infinite_dffe13          ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_2                                     ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_dataa_infinite_dffe14          ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_0                                     ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_datab_infinite_dffe12          ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_1                                     ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_datab_infinite_dffe13          ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_2                                     ; Merged with cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_datab_infinite_dffe14          ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff0[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0  ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff1[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_1  ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff10[0]                                                                             ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_10 ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff2[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_2  ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff3[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_3  ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff4[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_4  ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff5[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_5  ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff6[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_6  ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff7[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_7  ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff8[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_8  ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|sign_node_ff9[0]                                                                              ; Merged with cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_9  ;
; sdram_controller:sdram_controlleri|command[1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                         ;
; vga_320x240:vga1|sprite_found                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                         ;
; vga_module:vga0|mem_read[1]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                         ;
; sdram_controller:sdram_controlleri|command[7]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                         ;
; cpu:cpu0|mc_count~6                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~7                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~8                                                                                                                                                       ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~10                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~11                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~12                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~13                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~14                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~15                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~16                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~17                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~18                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~19                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~20                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|mc_count~21                                                                                                                                                      ; Lost fanout                                                                                                                                    ;
; rx_serial:rsr|state~6                                                                                                                                                     ; Lost fanout                                                                                                                                    ;
; rx_serial:rsr|state~7                                                                                                                                                     ; Lost fanout                                                                                                                                    ;
; rx_serial:rsr|state~8                                                                                                                                                     ; Lost fanout                                                                                                                                    ;
; rx_serial:rsr|state~9                                                                                                                                                     ; Lost fanout                                                                                                                                    ;
; rx_serial:rsr|state~10                                                                                                                                                    ; Lost fanout                                                                                                                                    ;
; vga_module:vga0|state.V_BLANK                                                                                                                                             ; Lost fanout                                                                                                                                    ;
; cpu:cpu0|irq_state[10]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                         ;
; vga_320x240:vga1|sprite_counter[3,4]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                         ;
; Total Number of Removed Registers = 261                                                                                                                                   ;                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_0[16]  ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_3[16],  ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_2[16],  ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_1[16],  ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_0[16],  ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe[16]          ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_0[15]  ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_3[15],  ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_2[15],  ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_1[15],  ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_0[15],  ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe[15]          ;
; irq[3]                                                                                                                                  ; Stuck at GND              ; cpu:cpu0|do_irq[5], cpu:cpu0|do_irq[4], cpu:cpu0|do_irq[3], cpu:cpu0|irq_state[10]                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[49] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[49], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[49], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[49], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[49]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[48] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[48], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[48], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[48], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[48]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[47] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[47], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[47], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[47], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[47]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[46] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[46], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[46], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[46], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[46]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[45] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[45], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[45], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[45], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[45]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[44] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[44], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[44], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[44], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[44]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[43] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[43], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[43], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[43], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[43]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[42] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[42], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[42], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[42], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[42]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[41] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[41], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[41], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[41], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[41]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[40] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[40], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[40], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[40], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[40]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[39] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[39], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[39], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[39], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[39]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[38] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[38], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[38], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[38], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[38]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[37] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[37], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[37], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[37], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[37]       ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[36] ; Lost Fanouts              ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[36], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[36], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[36], ;
;                                                                                                                                         ;                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[36]       ;
; vga_320x240:vga1|rd                                                                                                                     ; Stuck at VCC              ; vga_320x240:vga1|rd~en, vga_module:vga0|rd                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[6]                                                                                                                                  ; Stuck at GND              ; cpu:cpu0|do_irq[6]                                                                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[7]                                                                                                                                  ; Stuck at GND              ; cpu:cpu0|do_irq[7]                                                                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[8]                                                                                                                                  ; Stuck at GND              ; cpu:cpu0|do_irq[8]                                                                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[9]                                                                                                                                  ; Stuck at GND              ; cpu:cpu0|do_irq[9]                                                                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[10]                                                                                                                                 ; Stuck at GND              ; cpu:cpu0|do_irq[10]                                                                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[11]                                                                                                                                 ; Stuck at GND              ; cpu:cpu0|do_irq[11]                                                                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[12]                                                                                                                                 ; Stuck at GND              ; cpu:cpu0|do_irq[12]                                                                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[13]                                                                                                                                 ; Stuck at GND              ; cpu:cpu0|do_irq[13]                                                                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[14]                                                                                                                                 ; Stuck at GND              ; cpu:cpu0|do_irq[14]                                                                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
; irq[15]                                                                                                                                 ; Stuck at GND              ; cpu:cpu0|do_irq[15]                                                                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5420  ;
; Number of registers using Synchronous Clear  ; 235   ;
; Number of registers using Synchronous Load   ; 196   ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4698  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rx_serial:rsr|rx2                      ; 2       ;
; rx_serial:rsr|rx1                      ; 2       ;
; rx_serial:rsr|rx3                      ; 1       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                    ; Megafunction                                                                                                                             ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+
; RAM:ram|data[0]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[1]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[2]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[3]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[4]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[5]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[6]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[7]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[8]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[9]~reg0                                                                                                                                             ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[10]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[11]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[12]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[13]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[14]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data[15]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[0]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[1]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[2]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[3]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[4]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[5]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[6]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[7]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[8]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[9]~reg0                                                                                                                                            ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[10]~reg0                                                                                                                                           ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[11]~reg0                                                                                                                                           ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[12]~reg0                                                                                                                                           ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[13]~reg0                                                                                                                                           ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[14]~reg0                                                                                                                                           ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; RAM:ram|data2[15]~reg0                                                                                                                                           ; RAM:ram|ram_rtl_0                                                                                                                        ; RAM        ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_11[0..7]                        ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_10[0..7]                        ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_9[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_8[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_7[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_6[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_5[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_4[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_3[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_2[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_1[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0[0..7]                         ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe4                                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe41                                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe3                                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe31                                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe26                                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe23                                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe21                                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe2                                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe25                                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe1                                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe14                                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_nan_dffe13                                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_10                               ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_9                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_8                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_7                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_6                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_5                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_4                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_3                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_2                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_1                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_12                            ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_11                            ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_10                            ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_9                             ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_8                             ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_7                             ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_6                             ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_5                             ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_4                             ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_3                             ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_zero_b_not_dffe_2                             ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_12                          ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_11                          ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_10                          ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_9                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_8                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_7                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_6                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_5                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_4                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_3                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|divbyzero_pipe_dffe_2                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_12                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_11                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_10                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_9                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_8                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_7                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_6                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_5                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_4                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_3                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|nan_pipe_dffe_2                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_10                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_9                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_8                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_7                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_6                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_5                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_4                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_3                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_2                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_1                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|overflow_dffe_0                                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_10                               ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_9                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_8                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_7                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_6                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_5                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_4                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_3                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_2                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_1                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|underflow_dffe_0                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0  ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe4                                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe41                                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe3                                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe31                                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe26                                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe23                                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe21                                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe2                                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe25                                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1                                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_12                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_11                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_10                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_9                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_8                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_7                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_6                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_5                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_4                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|a_is_infinity_dffe_3                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_12                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_11                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_10                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_9                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_8                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_7                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_6                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_5                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_4                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b_is_infinity_dffe_3                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe4                                         ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe41                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe3                                         ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe31                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe26                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe23                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe21                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe2                                         ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe25                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_output_sign_dffe1                                         ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0              ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_0[0..14]                        ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_3[0..14]                   ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_2[0..14]                   ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_1[0..14]                   ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_k_dffe_perf_0[0..14]                   ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe[0..14]                          ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_res_dffe26[0..7]                                               ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_res_dffe23[0..7]                                               ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_res_dffe21[0..7]                                               ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_res_dffe2[0..7]                                                ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_res_dffe25[0..7]                                               ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|data_exp_dffe1[0..7]                                               ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_1[15..27]                      ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_2[15..27]                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_1[15..27]                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_perf_0[15..27]                 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|remainder_j_dffe_0[15..27]                      ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe5  ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe6  ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe7  ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe8  ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe9  ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe10 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe11 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe12 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe13 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe14 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe15 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe16 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated|dffe17 ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe4                                          ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe41                                         ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe3                                          ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31                                         ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|sign_res_dffe4                                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|sign_res_dffe41                                                    ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|sign_res_dffe3                                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|sign_dffe31                                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|delay_man_product_msb2                                                               ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|delay_man_product_msb                                                                ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|delay_man_product_msb_p1                                                             ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|delay_man_product_msb_p0                                                             ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|exp_adj_p1[0]                                                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|delay_exp3_bias[0]                                                                   ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|delay_exp2_bias[0]                                                                   ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|delay_exp_bias[0]                                                                    ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_dffe31[0]                                                      ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_add_sub_res_mag_dffe26[0]                                      ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_add_sub_res_mag_dffe23[0]                                      ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_add_sub_res_mag_dffe21[0]                                      ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_1[0..16]                                ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_3[0..16]                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_2[0..16]                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|e1_dffe_perf_1[0..16]                           ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|zero_man_sign_dffe26                                               ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|zero_man_sign_dffe23                                               ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|zero_man_sign_dffe21                                               ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|zero_man_sign_dffe2                                                ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|exp_bias_p3[1..8]                                                                    ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|exp_bias_p2[1..8]                                                                    ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|exp_bias_p1[1..8]                                                                    ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|exp_add_p1[1..8]                                                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0           ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe4                                                 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe41                                                ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3                                                 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_res_dffe4                                                 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_res_dffe41                                                ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|infinite_res_dffe3                                                 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|exp_adj_p1[1..9]                                                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|delay_exp3_bias[1..9]                                                                ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|delay_exp2_bias[1..9]                                                                ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|man_round_p1[1..23]                                                                  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|man_round_p0[1..23]                                                                  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|man_round_p[1..23]                                                                   ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_dffe31[1..25]                                                  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_add_sub_res_mag_dffe26[1..25]                                  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_add_sub_res_mag_dffe23[1..25]                                  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_adj_dffe26[1]                                                  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_adj_dffe23[1]                                                  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|exp_adj_dffe21[1]                                                  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_add_sub_res_sign_dffe26                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_add_sub_res_sign_dffe23                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_add_sub_res_sign_dffe21                                        ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe10                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe9                             ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe11                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe13                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe12                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe14                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe16                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe15                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe17                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe19                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe18                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe20                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe22                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe21                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe23                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe25                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe24                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe26                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe28                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe27                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe29                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe31                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe30                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe32                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe34                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe33                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe35                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe37                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe36                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe38                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe40                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe39                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe41                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe43                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe42                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe44                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe46                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe45                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe47                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe49                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe48                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe50                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe52                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe51                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe53                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe55                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe54                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe56                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe58                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe57                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe59                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe61                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe60                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated|dffe62                            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_1[0..16]                                ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|b1_dffe_0[0..16]                                ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe5  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe6  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe7  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe8  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe9  ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe10 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe11 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe12 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe13 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe14 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe15 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe16 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe17 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe18 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe19 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe20 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated|dffe21 ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|add_sub_dffe14                                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|add_sub_dffe13                                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|add_sub_dffe12                                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_dataa_sign_dffe14                                          ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_dataa_sign_dffe13                                          ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_dataa_sign_dffe12                                          ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_datab_sign_dffe14                                          ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_datab_sign_dffe13                                          ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_datab_sign_dffe12                                          ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_dataa_exp_dffe14[3..7]                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_dataa_exp_dffe13[3..7]                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_dataa_exp_dffe12[3..7]                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_datab_exp_dffe14[4..7]                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_datab_exp_dffe13[4..7]                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|aligned_datab_exp_dffe12[4..7]                                     ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0                   ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |computer|cpu:cpu0|addr_o[13]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |computer|sdram_controller:sdram_controlleri|state_cnt[1]                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |computer|cpu:cpu0|init_cnt[4]                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |computer|sdram_controller:sdram_controlleri|refresh_cnt[9]                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |computer|sdram_controller:sdram_controlleri|rd_data_r[4]                                                                                                           ;
; 3:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |computer|cpu:cpu0|ALU:alu|div:div1|A[22]                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |computer|cpu:cpu0|timer_counter[25]                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |computer|ps2_read:ps2|n_reg[3]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_98g:rbarrel_shift|sbit_piper1d[3]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |computer|cpu:cpu0|clock_counter[23]                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |computer|cpu:cpu0|millis_counter[26]                                                                                                                               ;
; 8:1                ; 44 bits   ; 220 LEs       ; 0 LEs                ; 220 LEs                ; Yes        ; |computer|cpu:cpu0|tfe[19]                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |computer|rx_serial:rsr|char1[7]                                                                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |computer|sdram_controller:sdram_controlleri|haddr_r[2]                                                                                                             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |computer|cpu:cpu0|ALU:alu|div:div1|Q[2]                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |computer|vga_module:vga0|curr_char[15]                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |computer|vga_module:vga0|x[8]                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |computer|sdram_controller:sdram_controlleri|state[2]                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |computer|sdram_controller:sdram_controlleri|state[0]                                                                                                               ;
; 8:1                ; 64 bits   ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |computer|cpu:cpu0|mb[10]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |computer|vga_module:vga0|y[4]                                                                                                                                      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |computer|tx_serial:tsr|counter[8]                                                                                                                                  ;
; 9:1                ; 28 bits   ; 168 LEs       ; 28 LEs               ; 140 LEs                ; Yes        ; |computer|vga_320x240:vga1|word_counter[10]                                                                                                                         ;
; 17:1               ; 32 bits   ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |computer|cpu:cpu0|ALU:alu|high[13]                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |computer|vga_320x240:vga1|sprite_counter[0]                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25] ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |computer|vga_320x240:vga1|line_counter[14]                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |computer|sdram_controller:sdram_controlleri|state[4]                                                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |computer|tx_serial:tsr|state[0]                                                                                                                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |computer|cpu:cpu0|tfe[0]                                                                                                                                           ;
; 7:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |computer|rx_serial:rsr|rx_counter[4]                                                                                                                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |computer|vga_320x240:vga1|addr[1]                                                                                                                                  ;
; 14:1               ; 5 bits    ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |computer|vga_320x240:vga1|addr[13]                                                                                                                                 ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |computer|vga_320x240:vga1|addr[3]                                                                                                                                  ;
; 23:1               ; 16 bits   ; 240 LEs       ; 32 LEs               ; 208 LEs                ; Yes        ; |computer|cpu:cpu0|ir[8]                                                                                                                                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |computer|vga_320x240:vga1|addr[7]                                                                                                                                  ;
; 24:1               ; 8 bits    ; 128 LEs       ; 16 LEs               ; 112 LEs                ; Yes        ; |computer|cpu:cpu0|data_r[14]                                                                                                                                       ;
; 70:1               ; 8 bits    ; 368 LEs       ; 8 LEs                ; 360 LEs                ; Yes        ; |computer|cpu:cpu0|tx_data[3]                                                                                                                                       ;
; 71:1               ; 8 bits    ; 376 LEs       ; 16 LEs               ; 360 LEs                ; Yes        ; |computer|cpu:cpu0|LED[0]                                                                                                                                           ;
; 25:1               ; 8 bits    ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |computer|cpu:cpu0|ALU:alu|tmp[10]                                                                                                                                  ;
; 25:1               ; 8 bits    ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |computer|cpu:cpu0|ALU:alu|tmp[21]                                                                                                                                  ;
; 71:1               ; 16 bits   ; 752 LEs       ; 16 LEs               ; 736 LEs                ; Yes        ; |computer|cpu:cpu0|timer[22]                                                                                                                                        ;
; 71:1               ; 16 bits   ; 752 LEs       ; 32 LEs               ; 720 LEs                ; Yes        ; |computer|cpu:cpu0|timer[8]                                                                                                                                         ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; Yes        ; |computer|vga_module:vga0|addr[0]                                                                                                                                   ;
; 14:1               ; 10 bits   ; 90 LEs        ; 40 LEs               ; 50 LEs                 ; Yes        ; |computer|vga_module:vga0|addr[11]                                                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 32 LEs               ; 36 LEs                 ; Yes        ; |computer|cpu:cpu0|ALU:alu|tmp[5]                                                                                                                                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 32 LEs               ; 36 LEs                 ; Yes        ; |computer|cpu:cpu0|ALU:alu|tmp[26]                                                                                                                                  ;
; 27:1               ; 2 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; Yes        ; |computer|cpu:cpu0|ALU:alu|tmp[2]                                                                                                                                   ;
; 27:1               ; 2 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |computer|cpu:cpu0|ALU:alu|tmp[28]                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |computer|vga_module:vga0|mem_read[0]                                                                                                                               ;
; 28:1               ; 2 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; Yes        ; |computer|cpu:cpu0|ALU:alu|tmp[1]                                                                                                                                   ;
; 28:1               ; 2 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; Yes        ; |computer|cpu:cpu0|ALU:alu|tmp[30]                                                                                                                                  ;
; 28:1               ; 7 bits    ; 126 LEs       ; 28 LEs               ; 98 LEs                 ; Yes        ; |computer|cpu:cpu0|data_r[4]                                                                                                                                        ;
; 25:1               ; 31 bits   ; 496 LEs       ; 124 LEs              ; 372 LEs                ; Yes        ; |computer|cpu:cpu0|mbr_e[9]                                                                                                                                         ;
; 88:1               ; 2 bits    ; 116 LEs       ; 4 LEs                ; 112 LEs                ; Yes        ; |computer|cpu:cpu0|f[2]                                                                                                                                             ;
; 93:1               ; 16 bits   ; 992 LEs       ; 80 LEs               ; 912 LEs                ; Yes        ; |computer|cpu:cpu0|mbr[11]                                                                                                                                          ;
; 113:1              ; 16 bits   ; 1200 LEs      ; 80 LEs               ; 1120 LEs               ; Yes        ; |computer|cpu:cpu0|mbr[28]                                                                                                                                          ;
; 67:1               ; 2 bits    ; 88 LEs        ; 6 LEs                ; 82 LEs                 ; Yes        ; |computer|cpu:cpu0|next_state[2]                                                                                                                                    ;
; 118:1              ; 4 bits    ; 312 LEs       ; 32 LEs               ; 280 LEs                ; Yes        ; |computer|cpu:cpu0|data_to_write[7]                                                                                                                                 ;
; 118:1              ; 3 bits    ; 234 LEs       ; 24 LEs               ; 210 LEs                ; Yes        ; |computer|cpu:cpu0|data_to_write[1]                                                                                                                                 ;
; 118:1              ; 8 bits    ; 624 LEs       ; 80 LEs               ; 544 LEs                ; Yes        ; |computer|cpu:cpu0|data_to_write[8]                                                                                                                                 ;
; 72:1               ; 3 bits    ; 144 LEs       ; 6 LEs                ; 138 LEs                ; Yes        ; |computer|cpu:cpu0|next_state[5]                                                                                                                                    ;
; 74:1               ; 14 bits   ; 686 LEs       ; 126 LEs              ; 560 LEs                ; Yes        ; |computer|cpu:cpu0|regs[14][27]                                                                                                                                     ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[13][16]                                                                                                                                     ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[12][25]                                                                                                                                     ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[11][22]                                                                                                                                     ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[10][17]                                                                                                                                     ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[9][30]                                                                                                                                      ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[8][21]                                                                                                                                      ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[7][25]                                                                                                                                      ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[6][24]                                                                                                                                      ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[5][24]                                                                                                                                      ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[4][21]                                                                                                                                      ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[3][25]                                                                                                                                      ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[2][20]                                                                                                                                      ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[1][18]                                                                                                                                      ;
; 71:1               ; 14 bits   ; 658 LEs       ; 112 LEs              ; 546 LEs                ; Yes        ; |computer|cpu:cpu0|regs[0][22]                                                                                                                                      ;
; 73:1               ; 8 bits    ; 384 LEs       ; 64 LEs               ; 320 LEs                ; Yes        ; |computer|cpu:cpu0|regs[14][12]                                                                                                                                     ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[13][9]                                                                                                                                      ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[12][11]                                                                                                                                     ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[11][10]                                                                                                                                     ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[10][14]                                                                                                                                     ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[9][13]                                                                                                                                      ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[8][13]                                                                                                                                      ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[7][9]                                                                                                                                       ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[6][15]                                                                                                                                      ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[5][13]                                                                                                                                      ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[4][10]                                                                                                                                      ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[3][13]                                                                                                                                      ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[2][11]                                                                                                                                      ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[1][15]                                                                                                                                      ;
; 70:1               ; 8 bits    ; 368 LEs       ; 64 LEs               ; 304 LEs                ; Yes        ; |computer|cpu:cpu0|regs[0][10]                                                                                                                                      ;
; 76:1               ; 7 bits    ; 350 LEs       ; 70 LEs               ; 280 LEs                ; Yes        ; |computer|cpu:cpu0|regs[14][4]                                                                                                                                      ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[13][7]                                                                                                                                      ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[12][3]                                                                                                                                      ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[11][3]                                                                                                                                      ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[10][4]                                                                                                                                      ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[9][3]                                                                                                                                       ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[8][4]                                                                                                                                       ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[7][1]                                                                                                                                       ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[6][7]                                                                                                                                       ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[5][2]                                                                                                                                       ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[4][2]                                                                                                                                       ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[3][3]                                                                                                                                       ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[2][5]                                                                                                                                       ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[1][2]                                                                                                                                       ;
; 73:1               ; 7 bits    ; 336 LEs       ; 63 LEs               ; 273 LEs                ; Yes        ; |computer|cpu:cpu0|regs[0][1]                                                                                                                                       ;
; 152:1              ; 14 bits   ; 1414 LEs      ; 140 LEs              ; 1274 LEs               ; Yes        ; |computer|cpu:cpu0|regs[15][19]                                                                                                                                     ;
; 154:1              ; 8 bits    ; 816 LEs       ; 80 LEs               ; 736 LEs                ; Yes        ; |computer|cpu:cpu0|regs[15][11]                                                                                                                                     ;
; 157:1              ; 6 bits    ; 624 LEs       ; 66 LEs               ; 558 LEs                ; Yes        ; |computer|cpu:cpu0|regs[15][2]                                                                                                                                      ;
; 133:1              ; 31 bits   ; 2728 LEs      ; 372 LEs              ; 2356 LEs               ; Yes        ; |computer|cpu:cpu0|addr[29]                                                                                                                                         ;
; 136:1              ; 16 bits   ; 1440 LEs      ; 64 LEs               ; 1376 LEs               ; Yes        ; |computer|cpu:cpu0|pc[23]                                                                                                                                           ;
; 136:1              ; 14 bits   ; 1260 LEs      ; 84 LEs               ; 1176 LEs               ; Yes        ; |computer|cpu:cpu0|pc[3]                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |computer|sdram_controller:sdram_controlleri|wr_data_r[2]                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |computer|vga_module:vga0|b                                                                                                                                         ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |computer|vga_320x240:vga1|b                                                                                                                                        ;
; 27:1               ; 16 bits   ; 288 LEs       ; 32 LEs               ; 256 LEs                ; Yes        ; |computer|cpu:cpu0|alu_a[29]                                                                                                                                        ;
; 31:1               ; 16 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; Yes        ; |computer|cpu:cpu0|alu_b[29]                                                                                                                                        ;
; 30:1               ; 8 bits    ; 160 LEs       ; 16 LEs               ; 144 LEs                ; Yes        ; |computer|cpu:cpu0|alu_a[7]                                                                                                                                         ;
; 30:1               ; 7 bits    ; 140 LEs       ; 21 LEs               ; 119 LEs                ; Yes        ; |computer|cpu:cpu0|alu_a[12]                                                                                                                                        ;
; 29:1               ; 8 bits    ; 152 LEs       ; 16 LEs               ; 136 LEs                ; Yes        ; |computer|cpu:cpu0|alu_b[6]                                                                                                                                         ;
; 29:1               ; 8 bits    ; 152 LEs       ; 32 LEs               ; 120 LEs                ; Yes        ; |computer|cpu:cpu0|alu_b[12]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |computer|sdram_controller:sdram_controlleri|addr[12]                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |computer|rx_serial:rsr|rx_bit_count                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |computer|vga_320x240:vga1|Mux14                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |computer|cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_98g:rbarrel_shift|result[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |computer|sdram_controller:sdram_controlleri|bank_addr[1]                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |computer|sdram_controller:sdram_controlleri|addr[0]                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |computer|sdram_controller:sdram_controlleri|addr[5]                                                                                                                ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |computer|cpu:cpu0|Mux55                                                                                                                                            ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |computer|cpu:cpu0|Mux8                                                                                                                                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |computer|rx_serial:rsr|state                                                                                                                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |computer|vga_module:vga0|state                                                                                                                                     ;
; 97:1               ; 2 bits    ; 128 LEs       ; 8 LEs                ; 120 LEs                ; No         ; |computer|cpu:cpu0|mc_count                                                                                                                                         ;
; 256:1              ; 3 bits    ; 510 LEs       ; 510 LEs              ; 0 LEs                  ; No         ; |computer|vga_320x240:vga1|Mux186                                                                                                                                   ;
; 256:1              ; 3 bits    ; 510 LEs       ; 510 LEs              ; 0 LEs                  ; No         ; |computer|vga_320x240:vga1|Mux115                                                                                                                                   ;
; 256:1              ; 3 bits    ; 510 LEs       ; 510 LEs              ; 0 LEs                  ; No         ; |computer|vga_320x240:vga1|Mux169                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_dto:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for RAM:ram|altsyncram:ram_rtl_0|altsyncram_rq22:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_rnm:auto_generated|altsyncram_6e81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_nnm:auto_generated|altsyncram_gb81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_knm:auto_generated|altsyncram_8b81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_unm:auto_generated|altsyncram_8e81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_onm:auto_generated|altsyncram_od81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_bpm:auto_generated|altsyncram_7o31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_module:vga0 ;
+----------------+--------+------------------------------------+
; Parameter Name ; Value  ; Type                               ;
+----------------+--------+------------------------------------+
; N              ; 100000 ; Unsigned Binary                    ;
+----------------+--------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_320x240:vga1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; ADDR_WIDTH     ; 24    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; USE_WYS                ; ON           ; Untyped                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_8ej  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub2 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; USE_WYS                ; ON           ; Untyped                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_8ej  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_70f  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub4 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 28           ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 2            ; Signed Integer                                                                                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; USE_WYS                ; ON           ; Untyped                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_ini  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 28           ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 2            ; Signed Integer                                                                                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; USE_WYS                ; ON           ; Untyped                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_ini  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_9ve  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub7 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; USE_WYS                ; ON           ; Untyped                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_7dj  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub8 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 26           ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; USE_WYS                ; ON           ; Untyped                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_mej  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub9 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_9ve  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6            ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                        ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                        ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                             ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER         ; cmpr_seg     ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_add_adder ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                    ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                             ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                    ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                    ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                    ;
; USE_WYS                ; OFF          ; Untyped                                                                                                    ;
; STYLE                  ; FAST         ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_b4e  ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_adj_adder ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                    ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                             ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                    ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                    ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                    ;
; USE_WYS                ; OFF          ; Untyped                                                                                                    ;
; STYLE                  ; FAST         ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_d8c  ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                     ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_0lg  ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                              ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:man_round_adder ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                         ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                      ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                      ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                      ;
; USE_WYS                ; OFF          ; Untyped                                                                                                      ;
; STYLE                  ; FAST         ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_ptb  ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                               ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                      ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                      ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 5            ; Signed Integer                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_l5t     ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; fpdiv.hex            ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_dto       ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:bias_addition ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                         ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_4pi  ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:exp_sub ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                      ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                   ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                   ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                   ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                   ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                   ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_hth  ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:quotient_process ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_ofi  ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:remainder_sub_0 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 50           ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                           ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_06i  ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_compare:cmpr2 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 23           ; Signed Integer                                                                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                 ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                 ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                      ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER         ; cmpr_jng     ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                           ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                 ;
; LPM_WIDTHA                                     ; 25           ; Signed Integer                                                                                                 ;
; LPM_WIDTHB                                     ; 10           ; Signed Integer                                                                                                 ;
; LPM_WIDTHP                                     ; 35           ; Signed Integer                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                        ;
; LPM_PIPELINE                                   ; 3            ; Signed Integer                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4ds     ; Untyped                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                        ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                           ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                 ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                                                 ;
; LPM_WIDTHB                                     ; 10           ; Signed Integer                                                                                                 ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                        ;
; LPM_PIPELINE                                   ; 3            ; Signed Integer                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_2ds     ; Untyped                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                        ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                               ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                                                     ;
; LPM_WIDTHB                                     ; 17           ; Signed Integer                                                                                                     ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                                                     ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                            ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_9ds     ; Untyped                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                            ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                               ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                                                     ;
; LPM_WIDTHB                                     ; 17           ; Signed Integer                                                                                                     ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                                                     ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                            ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_9ds     ; Untyped                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                            ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 34           ; Signed Integer                                                                                                          ;
; LPM_WIDTHB                                     ; 17           ; Signed Integer                                                                                                          ;
; LPM_WIDTHP                                     ; 51           ; Signed Integer                                                                                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 3            ; Signed Integer                                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_ads     ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|ALU:alu ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 32    ; Signed Integer                       ;
; ALU_OP_COUNT   ; 4     ; Signed Integer                       ;
; FLAGS_COUNT    ; 5     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|ALU:alu|div:div1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|ALU:alu|add_sub:add_sub|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------+
; LPM_WIDTH              ; 32           ; Signed Integer                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                 ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                 ;
; CBXI_PARAMETER         ; add_sub_msh  ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:plli|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 11                    ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 11                    ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 500                   ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_USED             ; Untyped               ;
; PORT_CLK2                     ; PORT_USED             ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_USED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_controlleri ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ROW_WIDTH      ; 13    ; Signed Integer                                         ;
; COL_WIDTH      ; 9     ; Signed Integer                                         ;
; BANK_WIDTH     ; 2     ; Signed Integer                                         ;
; SDRADDR_WIDTH  ; 13    ; Signed Integer                                         ;
; HADDR_WIDTH    ; 24    ; Signed Integer                                         ;
; CLK_FREQUENCY  ; 133   ; Signed Integer                                         ;
; REFRESH_TIME   ; 32    ; Signed Integer                                         ;
; REFRESH_COUNT  ; 8192  ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:ram|altsyncram:ram_rtl_0            ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                    ; Untyped        ;
; WIDTH_A                            ; 16                                 ; Untyped        ;
; WIDTHAD_A                          ; 15                                 ; Untyped        ;
; NUMWORDS_A                         ; 22529                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 16                                 ; Untyped        ;
; WIDTHAD_B                          ; 15                                 ; Untyped        ;
; NUMWORDS_B                         ; 22529                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/computer.ram0_RAM_15119.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rq22                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                               ;
; TAP_DISTANCE   ; 12             ; Untyped                                                                                                                                                               ;
; WIDTH          ; 9              ; Untyped                                                                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER ; shift_taps_rnm ; Untyped                                                                                                                                                               ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                              ;
; TAP_DISTANCE   ; 11             ; Untyped                                                                                                                                                              ;
; WIDTH          ; 6              ; Untyped                                                                                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_nnm ; Untyped                                                                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                     ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                  ;
; TAP_DISTANCE   ; 10             ; Untyped                                                                                                                                                  ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_knm ; Untyped                                                                                                                                                  ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                             ;
; TAP_DISTANCE   ; 6              ; Untyped                                                                                                                                                             ;
; WIDTH          ; 36             ; Untyped                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_unm ; Untyped                                                                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                     ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                     ;
; WIDTH          ; 31             ; Untyped                                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_onm ; Untyped                                                                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                             ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                             ;
; WIDTH          ; 108            ; Untyped                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_bpm ; Untyped                                                                                                                                             ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu0|ALU:alu|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 7                                                                                                                                          ;
; Entity Instance                       ; cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult                                     ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod          ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 35                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_0      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_1      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
;     -- LPM_WIDTHA                     ; 34                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 51                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; cpu:cpu0|ALU:alu|lpm_mult:Mult0                                                                                                            ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                       ;
; Entity Instance                           ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                     ;
;     -- WIDTH_A                            ; 9                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; RAM:ram|altsyncram:ram_rtl_0                                                                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 22529                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 16                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 22529                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:plli|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                 ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                                      ;
; Entity Instance            ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 12                                                                                                                                                     ;
;     -- WIDTH               ; 9                                                                                                                                                      ;
; Entity Instance            ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 11                                                                                                                                                     ;
;     -- WIDTH               ; 6                                                                                                                                                      ;
; Entity Instance            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0              ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 10                                                                                                                                                     ;
;     -- WIDTH               ; 4                                                                                                                                                      ;
; Entity Instance            ; cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 6                                                                                                                                                      ;
;     -- WIDTH               ; 36                                                                                                                                                     ;
; Entity Instance            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0           ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                      ;
;     -- WIDTH               ; 31                                                                                                                                                     ;
; Entity Instance            ; cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0                   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                      ;
;     -- WIDTH               ; 108                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_controlleri"                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "pll:plli"              ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; c1   ; Output ; Info     ; Explicitly unconnected ;
; c2   ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu0|fpdiv:fpdiv_op"                                                                                                                                                            ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datab ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu0|fpmul:fpmul_op"                                                                                                                                                            ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datab ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu0|fpaddsub:fpaddsub_op"                                                                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa     ; Input  ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datab     ; Input  ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu0"                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_o ; Output ; Warning  ; Output or bidir port (24 bits) is smaller than the port expression (32 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM:ram"                                                                                                                                                                            ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; addr2 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_320x240:vga1"                                                                                                                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; raddr ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_module:vga0"                                                                                                                                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data          ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data[31..16]" will be connected to GND. ;
; raddr[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; rwr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Dec 09 20:44:21 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file ps2_read.v
    Info (12023): Found entity 1: ps2_read
Info (12021): Found 1 design units, including 1 entities, in source file vga_320x240.v
    Info (12023): Found entity 1: vga_320x240
Info (12021): Found 1 design units, including 1 entities, in source file computer.v
    Info (12023): Found entity 1: computer
Info (12021): Found 1 design units, including 1 entities, in source file vga_module.v
    Info (12023): Found entity 1: vga_module
Info (12021): Found 1 design units, including 1 entities, in source file tx_serial.v
    Info (12023): Found entity 1: tx_serial
Info (12021): Found 1 design units, including 1 entities, in source file rx_serial.v
    Info (12023): Found entity 1: rx_serial
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file chars.v
    Info (12023): Found entity 1: chars
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: div
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 22 design units, including 22 entities, in source file fpaddsub.v
    Info (12023): Found entity 1: fpaddsub_altbarrel_shift_35e
    Info (12023): Found entity 2: fpaddsub_altbarrel_shift_98g
    Info (12023): Found entity 3: fpaddsub_altpriority_encoder_3v7
    Info (12023): Found entity 4: fpaddsub_altpriority_encoder_3e8
    Info (12023): Found entity 5: fpaddsub_altpriority_encoder_6v7
    Info (12023): Found entity 6: fpaddsub_altpriority_encoder_6e8
    Info (12023): Found entity 7: fpaddsub_altpriority_encoder_eu8
    Info (12023): Found entity 8: fpaddsub_altpriority_encoder_ed9
    Info (12023): Found entity 9: fpaddsub_altpriority_encoder_pja
    Info (12023): Found entity 10: fpaddsub_altpriority_encoder_p2b
    Info (12023): Found entity 11: fpaddsub_altpriority_encoder_pu8
    Info (12023): Found entity 12: fpaddsub_altpriority_encoder_nh8
    Info (12023): Found entity 13: fpaddsub_altpriority_encoder_qh8
    Info (12023): Found entity 14: fpaddsub_altpriority_encoder_vh8
    Info (12023): Found entity 15: fpaddsub_altpriority_encoder_ii9
    Info (12023): Found entity 16: fpaddsub_altpriority_encoder_n28
    Info (12023): Found entity 17: fpaddsub_altpriority_encoder_q28
    Info (12023): Found entity 18: fpaddsub_altpriority_encoder_v28
    Info (12023): Found entity 19: fpaddsub_altpriority_encoder_i39
    Info (12023): Found entity 20: fpaddsub_altpriority_encoder_cna
    Info (12023): Found entity 21: fpaddsub_altfp_add_sub_0sm
    Info (12023): Found entity 22: fpaddsub
Info (12021): Found 3 design units, including 3 entities, in source file fpdiv.v
    Info (12023): Found entity 1: fpdiv_altfp_div_pst_fhg
    Info (12023): Found entity 2: fpdiv_altfp_div_nqj
    Info (12023): Found entity 3: fpdiv
Info (12021): Found 2 design units, including 2 entities, in source file fpmul.v
    Info (12023): Found entity 1: fpmul_altfp_mult_0eq
    Info (12023): Found entity 2: fpmul
Info (12021): Found 1 design units, including 1 entities, in source file add_sub.v
    Info (12023): Found entity 1: add_sub
Warning (10236): Verilog HDL Implicit Net warning at computer.v(156): created implicit net for "reset"
Info (12127): Elaborating entity "computer" for the top level hierarchy
Info (12128): Elaborating entity "vga_module" for hierarchy "vga_module:vga0"
Warning (10230): Verilog HDL assignment warning at vga_module.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at vga_module.v(136): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "chars" for hierarchy "vga_module:vga0|chars:chars_1"
Info (12128): Elaborating entity "vga_320x240" for hierarchy "vga_320x240:vga1"
Warning (10036): Verilog HDL or VHDL warning at vga_320x240.v(92): object "mem_read" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(122): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(137): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(157): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(165): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(173): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(181): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(197): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(214): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(225): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(226): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(232): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(243): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(253): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(258): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(261): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(266): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(271): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at vga_320x240.v(321): truncated value with size 32 to match size of target (3)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sprite_pixels" into its bus
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:ram"
Warning (10850): Verilog HDL warning at RAM.v(45): number of words (465) in memory file does not match the number of elements in the address range [0:22528]
Info (12128): Elaborating entity "ps2_read" for hierarchy "ps2_read:ps2"
Warning (10230): Verilog HDL assignment warning at ps2_read.v(90): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "rx_serial" for hierarchy "rx_serial:rsr"
Warning (10036): Verilog HDL or VHDL warning at rx_serial.v(24): object "rx4" assigned a value but never read
Info (12128): Elaborating entity "tx_serial" for hierarchy "tx_serial:tsr"
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu0"
Warning (10230): Verilog HDL assignment warning at cpu.v(216): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(280): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(287): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(288): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(297): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(315): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(324): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(338): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(339): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(343): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(332): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(359): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(360): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(377): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(353): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(395): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(396): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(405): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at cpu.v(409): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at cpu.v(412): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at cpu.v(421): truncated value with size 32 to match size of target (1)
Warning (10762): Verilog HDL Case Statement warning at cpu.v(403): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at cpu.v(430): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(389): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(450): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(451): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(460): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(461): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(465): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(442): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(484): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(485): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(493): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(494): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(503): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(504): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(508): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(513): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(514): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(518): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(477): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(537): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(538): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(547): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(548): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(554): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(530): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(573): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(574): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(582): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(583): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(587): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(588): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(565): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(607): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(608): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(617): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(618): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(628): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(629): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(634): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(635): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(599): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(648): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(663): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(664): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(671): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(672): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(676): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(656): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(687): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(702): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(703): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(707): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(695): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(724): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(725): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(732): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(733): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(737): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(717): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(747): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(762): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(774): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(775): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(781): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(782): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(890): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(765): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(904): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(906): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(907): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(913): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(915): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(916): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(923): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(924): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(931): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(932): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(969): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(897): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(993): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(994): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1001): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1002): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1009): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1016): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(984): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1045): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1046): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1053): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1054): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1066): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1067): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1074): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1081): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1082): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1088): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1038): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1111): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1112): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1121): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1122): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1131): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1132): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1143): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1144): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1158): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1104): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1182): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(1185): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1186): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1192): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1193): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1197): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1172): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1224): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1225): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1232): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1233): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1243): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(1251): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1252): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1258): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1259): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1262): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1217): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1278): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1279): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1292): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1293): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1298): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1272): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1319): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1320): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1327): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1328): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1343): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1344): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1357): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1358): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1362): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1312): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1406): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1407): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1434): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(1436): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1400): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1472): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1473): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1509): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(1512): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1520): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(1522): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1466): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1561): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1562): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1569): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1570): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1576): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1577): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1587): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1588): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1639): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(1642): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1554): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1679): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1680): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1687): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1688): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1694): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1695): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1705): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1706): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1764): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(1766): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1772): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(1773): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1672): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1808): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1809): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1835): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(1836): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1837): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1843): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(1846): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(1803): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(1877): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1878): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1886): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1887): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1894): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1895): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1905): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1906): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1956): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1957): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1961): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(1962): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1963): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1974): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1975): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1978): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(1983): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1984): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(1988): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2017): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2018): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2038): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(2040): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(2011): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(2063): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(2065): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(2049): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(2087): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2088): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2095): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2096): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2106): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2107): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2114): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2115): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2154): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(2160): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2166): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(2080): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(2192): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2193): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2201): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2202): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2209): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2210): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2220): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2221): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2254): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2255): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2259): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(2260): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2261): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2272): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2273): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2276): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(2281): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2282): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2286): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2306): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2307): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2320): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2321): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2363): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(2366): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2374): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(2375): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(2299): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(2419): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(2396): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(2448): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(2429): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(2477): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at cpu.v(2458): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(2505): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2506): truncated value with size 32 to match size of target (6)
Warning (10762): Verilog HDL Case Statement warning at cpu.v(2512): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at cpu.v(2524): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2538): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2539): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2547): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2548): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2557): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2558): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2580): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2586): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2594): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(2597): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(2600): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(2603): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(2609): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at cpu.v(2613): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2619): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2628): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2635): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2657): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at cpu.v(2661): truncated value with size 16 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at cpu.v(2666): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cpu.v(2669): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at cpu.v(2674): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2677): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at cpu.v(2682): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2692): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at cpu.v(2723): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "fpaddsub" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op"
Info (12128): Elaborating entity "fpaddsub_altfp_add_sub_0sm" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component"
Info (12128): Elaborating entity "fpaddsub_altbarrel_shift_35e" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_35e:lbarrel_shift"
Info (12128): Elaborating entity "fpaddsub_altbarrel_shift_98g" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altbarrel_shift_98g:rbarrel_shift"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_pu8" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_pja" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_pja:altpriority_encoder10"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_eu8" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_pja:altpriority_encoder10|fpaddsub_altpriority_encoder_eu8:altpriority_encoder12"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_6v7" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_pja:altpriority_encoder10|fpaddsub_altpriority_encoder_eu8:altpriority_encoder12|fpaddsub_altpriority_encoder_6v7:altpriority_encoder14"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_3v7" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_pja:altpriority_encoder10|fpaddsub_altpriority_encoder_eu8:altpriority_encoder12|fpaddsub_altpriority_encoder_6v7:altpriority_encoder14|fpaddsub_altpriority_encoder_3v7:altpriority_encoder16"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_3e8" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_pja:altpriority_encoder10|fpaddsub_altpriority_encoder_eu8:altpriority_encoder12|fpaddsub_altpriority_encoder_6v7:altpriority_encoder14|fpaddsub_altpriority_encoder_3e8:altpriority_encoder17"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_6e8" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_pja:altpriority_encoder10|fpaddsub_altpriority_encoder_eu8:altpriority_encoder12|fpaddsub_altpriority_encoder_6e8:altpriority_encoder15"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_ed9" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_pja:altpriority_encoder10|fpaddsub_altpriority_encoder_ed9:altpriority_encoder13"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_p2b" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_pu8:leading_zeroes_cnt|fpaddsub_altpriority_encoder_p2b:altpriority_encoder11"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_cna" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_ii9" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_vh8" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|fpaddsub_altpriority_encoder_vh8:altpriority_encoder26"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_qh8" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|fpaddsub_altpriority_encoder_vh8:altpriority_encoder26|fpaddsub_altpriority_encoder_qh8:altpriority_encoder28"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_nh8" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_ii9:altpriority_encoder24|fpaddsub_altpriority_encoder_vh8:altpriority_encoder26|fpaddsub_altpriority_encoder_qh8:altpriority_encoder28|fpaddsub_altpriority_encoder_nh8:altpriority_encoder30"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_i39" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_i39:altpriority_encoder25"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_v28" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_i39:altpriority_encoder25|fpaddsub_altpriority_encoder_v28:altpriority_encoder33"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_q28" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_i39:altpriority_encoder25|fpaddsub_altpriority_encoder_v28:altpriority_encoder33|fpaddsub_altpriority_encoder_q28:altpriority_encoder35"
Info (12128): Elaborating entity "fpaddsub_altpriority_encoder_n28" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|fpaddsub_altpriority_encoder_cna:trailing_zeros_cnt|fpaddsub_altpriority_encoder_i39:altpriority_encoder25|fpaddsub_altpriority_encoder_v28:altpriority_encoder33|fpaddsub_altpriority_encoder_q28:altpriority_encoder35|fpaddsub_altpriority_encoder_n28:altpriority_encoder37"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub1"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub1"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ej.tdf
    Info (12023): Found entity 1: add_sub_8ej
Info (12128): Elaborating entity "add_sub_8ej" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub1|add_sub_8ej:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub3"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub3"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub3" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_70f.tdf
    Info (12023): Found entity 1: add_sub_70f
Info (12128): Elaborating entity "add_sub_70f" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub3|add_sub_70f:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub4"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub4"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub4" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "28"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ini.tdf
    Info (12023): Found entity 1: add_sub_ini
Info (12128): Elaborating entity "add_sub_ini" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub4|add_sub_ini:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf
    Info (12023): Found entity 1: add_sub_9ve
Info (12128): Elaborating entity "add_sub_9ve" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub6|add_sub_9ve:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub7"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub7"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub7" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7dj.tdf
    Info (12023): Found entity 1: add_sub_7dj
Info (12128): Elaborating entity "add_sub_7dj" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub7|add_sub_7dj:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mej.tdf
    Info (12023): Found entity 1: add_sub_mej
Info (12128): Elaborating entity "add_sub_mej" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_add_sub:add_sub8|add_sub_mej:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_compare:trailing_zeros_limit_comparator"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_compare:trailing_zeros_limit_comparator"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_seg.tdf
    Info (12023): Found entity 1: cmpr_seg
Info (12128): Elaborating entity "cmpr_seg" for hierarchy "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_seg:auto_generated"
Info (12128): Elaborating entity "fpmul" for hierarchy "cpu:cpu0|fpmul:fpmul_op"
Info (12128): Elaborating entity "fpmul_altfp_mult_0eq" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_add_adder"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_add_adder"
Info (12133): Instantiated megafunction "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_add_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_b4e.tdf
    Info (12023): Found entity 1: add_sub_b4e
Info (12128): Elaborating entity "add_sub_b4e" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_add_adder|add_sub_b4e:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_adj_adder"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_adj_adder"
Info (12133): Instantiated megafunction "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_adj_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d8c.tdf
    Info (12023): Found entity 1: add_sub_d8c
Info (12128): Elaborating entity "add_sub_d8c" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_adj_adder|add_sub_d8c:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_bias_subtr"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_bias_subtr"
Info (12133): Instantiated megafunction "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_bias_subtr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf
    Info (12023): Found entity 1: add_sub_0lg
Info (12128): Elaborating entity "add_sub_0lg" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:man_round_adder"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:man_round_adder"
Info (12133): Instantiated megafunction "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:man_round_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf
    Info (12023): Found entity 1: add_sub_ptb
Info (12128): Elaborating entity "add_sub_ptb" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult"
Info (12133): Instantiated megafunction "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf
    Info (12023): Found entity 1: mult_l5t
Info (12128): Elaborating entity "mult_l5t" for hierarchy "cpu:cpu0|fpmul:fpmul_op|fpmul_altfp_mult_0eq:fpmul_altfp_mult_0eq_component|lpm_mult:man_product2_mult|mult_l5t:auto_generated"
Info (12128): Elaborating entity "fpdiv" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op"
Info (12128): Elaborating entity "fpdiv_altfp_div_nqj" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component"
Info (12128): Elaborating entity "fpdiv_altfp_div_pst_fhg" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3" with the following parameter:
    Info (12134): Parameter "init_file" = "fpdiv.hex"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dto.tdf
    Info (12023): Found entity 1: altsyncram_dto
Info (12128): Elaborating entity "altsyncram_dto" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_dto:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:bias_addition"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:bias_addition"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:bias_addition" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4pi.tdf
    Info (12023): Found entity 1: add_sub_4pi
Info (12128): Elaborating entity "add_sub_4pi" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_4pi:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:exp_sub"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:exp_sub"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:exp_sub" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf
    Info (12023): Found entity 1: add_sub_hth
Info (12128): Elaborating entity "add_sub_hth" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_hth:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:quotient_process"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:quotient_process"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:quotient_process" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ofi.tdf
    Info (12023): Found entity 1: add_sub_ofi
Info (12128): Elaborating entity "add_sub_ofi" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_ofi:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:remainder_sub_0"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:remainder_sub_0"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:remainder_sub_0" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_06i.tdf
    Info (12023): Found entity 1: add_sub_06i
Info (12128): Elaborating entity "add_sub_06i" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_06i:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_compare:cmpr2"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_compare:cmpr2"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_compare:cmpr2" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jng.tdf
    Info (12023): Found entity 1: cmpr_jng
Info (12128): Elaborating entity "cmpr_jng" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_compare:cmpr2|cmpr_jng:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "25"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "35"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4ds.tdf
    Info (12023): Found entity 1: mult_4ds
Info (12128): Elaborating entity "mult_4ds" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:a1_prod|mult_4ds:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2ds.tdf
    Info (12023): Found entity 1: mult_2ds
Info (12128): Elaborating entity "mult_2ds" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:b1_prod|mult_2ds:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_0"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_0"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_0" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "17"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9ds.tdf
    Info (12023): Found entity 1: mult_9ds
Info (12128): Elaborating entity "mult_9ds" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:q_partial_0|mult_9ds:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "34"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "51"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ads.tdf
    Info (12023): Found entity 1: mult_ads
Info (12128): Elaborating entity "mult_ads" for hierarchy "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_ads:auto_generated"
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:cpu0|ALU:alu"
Warning (10230): Verilog HDL assignment warning at alu.v(76): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "alu_start" at alu.v(30) has no driver
Info (12128): Elaborating entity "div" for hierarchy "cpu:cpu0|ALU:alu|div:div1"
Warning (10230): Verilog HDL assignment warning at div.v(38): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "add_sub" for hierarchy "cpu:cpu0|ALU:alu|add_sub:add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu:cpu0|ALU:alu|add_sub:add_sub|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|ALU:alu|add_sub:add_sub|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "cpu:cpu0|ALU:alu|add_sub:add_sub|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_msh.tdf
    Info (12023): Found entity 1: add_sub_msh
Info (12128): Elaborating entity "add_sub_msh" for hierarchy "cpu:cpu0|ALU:alu|add_sub:add_sub|lpm_add_sub:LPM_ADD_SUB_component|add_sub_msh:auto_generated"
Info (12128): Elaborating entity "pll" for hierarchy "pll:plli"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:plli|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:plli|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:plli|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "11"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "11"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:plli|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:sdram_controlleri"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr[31]" is missing source, defaulting to GND
    Warning (12110): Net "addr[30]" is missing source, defaulting to GND
    Warning (12110): Net "addr[29]" is missing source, defaulting to GND
    Warning (12110): Net "addr[28]" is missing source, defaulting to GND
    Warning (12110): Net "addr[27]" is missing source, defaulting to GND
    Warning (12110): Net "addr[26]" is missing source, defaulting to GND
    Warning (12110): Net "addr[25]" is missing source, defaulting to GND
    Warning (12110): Net "addr[24]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr[31]" is missing source, defaulting to GND
    Warning (12110): Net "addr[30]" is missing source, defaulting to GND
    Warning (12110): Net "addr[29]" is missing source, defaulting to GND
    Warning (12110): Net "addr[28]" is missing source, defaulting to GND
    Warning (12110): Net "addr[27]" is missing source, defaulting to GND
    Warning (12110): Net "addr[26]" is missing source, defaulting to GND
    Warning (12110): Net "addr[25]" is missing source, defaulting to GND
    Warning (12110): Net "addr[24]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr[31]" is missing source, defaulting to GND
    Warning (12110): Net "addr[30]" is missing source, defaulting to GND
    Warning (12110): Net "addr[29]" is missing source, defaulting to GND
    Warning (12110): Net "addr[28]" is missing source, defaulting to GND
    Warning (12110): Net "addr[27]" is missing source, defaulting to GND
    Warning (12110): Net "addr[26]" is missing source, defaulting to GND
    Warning (12110): Net "addr[25]" is missing source, defaulting to GND
    Warning (12110): Net "addr[24]" is missing source, defaulting to GND
Info (13014): Ignored 326 buffer(s)
    Info (13019): Ignored 326 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "addr2[14]" into a selector
    Warning (13048): Converted tri-state node "addr2[13]" into a selector
    Warning (13048): Converted tri-state node "addr2[12]" into a selector
    Warning (13048): Converted tri-state node "addr2[11]" into a selector
    Warning (13048): Converted tri-state node "addr2[10]" into a selector
    Warning (13048): Converted tri-state node "addr2[9]" into a selector
    Warning (13048): Converted tri-state node "addr2[8]" into a selector
    Warning (13048): Converted tri-state node "addr2[7]" into a selector
    Warning (13048): Converted tri-state node "addr2[6]" into a selector
    Warning (13048): Converted tri-state node "addr2[5]" into a selector
    Warning (13048): Converted tri-state node "addr2[4]" into a selector
    Warning (13048): Converted tri-state node "addr2[3]" into a selector
    Warning (13048): Converted tri-state node "addr2[2]" into a selector
    Warning (13048): Converted tri-state node "addr2[1]" into a selector
    Warning (13048): Converted tri-state node "addr2[0]" into a selector
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ps2_read:ps2|rx_data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ps2_read:ps2|rx_data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ps2_read:ps2|rx_data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ps2_read:ps2|rx_data[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ps2_read:ps2|rx_data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ps2_read:ps2|rx_data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ps2_read:ps2|rx_data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ps2_read:ps2|rx_data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[15]" feeding internal logic into a wire
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_A set to 22529
        Info (286033): Parameter NUMWORDS_B set to 22529
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INIT_FILE set to db/computer.ram0_RAM_15119.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|exp_result_dffe_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 12
        Info (286033): Parameter WIDTH set to 9
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|sign_pipe_dffe_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 11
        Info (286033): Parameter WIDTH set to 6
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|input_is_infinite_dffe1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 10
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|quotient_j_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 36
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|man_res_is_not_zero_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 31
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|denormal_res_dffe3_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 108
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:cpu0|ALU:alu|Mult0"
Info (12130): Elaborated megafunction instantiation "RAM:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RAM:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "22529"
    Info (12134): Parameter "NUMWORDS_B" = "22529"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INIT_FILE" = "db/computer.ram0_RAM_15119.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rq22.tdf
    Info (12023): Found entity 1: altsyncram_rq22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "12"
    Info (12134): Parameter "WIDTH" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rnm.tdf
    Info (12023): Found entity 1: shift_taps_rnm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6e81.tdf
    Info (12023): Found entity 1: altsyncram_6e81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf
    Info (12023): Found entity 1: cntr_mqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "11"
    Info (12134): Parameter "WIDTH" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_nnm.tdf
    Info (12023): Found entity 1: shift_taps_nnm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gb81.tdf
    Info (12023): Found entity 1: altsyncram_gb81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_epf.tdf
    Info (12023): Found entity 1: cntr_epf
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:input_is_infinite_dffe1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "10"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_knm.tdf
    Info (12023): Found entity 1: shift_taps_knm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8b81.tdf
    Info (12023): Found entity 1: altsyncram_8b81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf
    Info (12023): Found entity 1: cntr_cpf
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu0|fpdiv:fpdiv_op|fpdiv_altfp_div_nqj:fpdiv_altfp_div_nqj_component|fpdiv_altfp_div_pst_fhg:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "36"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_unm.tdf
    Info (12023): Found entity 1: shift_taps_unm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8e81.tdf
    Info (12023): Found entity 1: altsyncram_8e81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf
    Info (12023): Found entity 1: cntr_7pf
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "31"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_onm.tdf
    Info (12023): Found entity 1: shift_taps_onm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_od81.tdf
    Info (12023): Found entity 1: altsyncram_od81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu0|fpaddsub:fpaddsub_op|fpaddsub_altfp_add_sub_0sm:fpaddsub_altfp_add_sub_0sm_component|altshift_taps:denormal_res_dffe3_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "108"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bpm.tdf
    Info (12023): Found entity 1: shift_taps_bpm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7o31.tdf
    Info (12023): Found entity 1: altsyncram_7o31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12130): Elaborated megafunction instantiation "cpu:cpu0|ALU:alu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "cpu:cpu0|ALU:alu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "gpio0[25]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "gpio0[27]" has no driver
    Warning (13040): Bidir "gpio0[31]" has no driver
    Warning (13040): Bidir "gpio0[33]" has no driver
    Warning (13040): Bidir "gpio0[2]" has no driver
    Warning (13040): Bidir "gpio0[4]" has no driver
    Warning (13040): Bidir "gpio0[6]" has no driver
    Warning (13040): Bidir "gpio0[8]" has no driver
    Warning (13040): Bidir "gpio0[9]" has no driver
    Warning (13040): Bidir "gpio0[10]" has no driver
    Warning (13040): Bidir "gpio0[11]" has no driver
    Warning (13040): Bidir "gpio0[12]" has no driver
    Warning (13040): Bidir "gpio0[13]" has no driver
    Warning (13040): Bidir "gpio0[14]" has no driver
    Warning (13040): Bidir "gpio0[15]" has no driver
    Warning (13040): Bidir "gpio0[16]" has no driver
    Warning (13040): Bidir "gpio0[17]" has no driver
    Warning (13040): Bidir "gpio0[18]" has no driver
    Warning (13040): Bidir "gpio0[19]" has no driver
    Warning (13040): Bidir "gpio0[20]" has no driver
    Warning (13040): Bidir "gpio0[21]" has no driver
    Warning (13040): Bidir "gpio0[22]" has no driver
    Warning (13040): Bidir "gpio0[23]" has no driver
    Warning (13040): Bidir "gpio0[24]" has no driver
    Warning (13040): Bidir "gpio0[26]" has no driver
    Warning (13040): Bidir "gpio0[28]" has no driver
    Warning (13040): Bidir "gpio0[29]" has no driver
    Warning (13040): Bidir "gpio0[30]" has no driver
    Warning (13040): Bidir "gpio0[32]" has no driver
    Warning (13040): Bidir "gpio1[0]" has no driver
    Warning (13040): Bidir "gpio1[1]" has no driver
    Warning (13040): Bidir "gpio1[2]" has no driver
    Warning (13040): Bidir "gpio1[3]" has no driver
    Warning (13040): Bidir "gpio1[4]" has no driver
    Warning (13040): Bidir "gpio1[5]" has no driver
    Warning (13040): Bidir "gpio1[6]" has no driver
    Warning (13040): Bidir "gpio1[7]" has no driver
    Warning (13040): Bidir "gpio1[8]" has no driver
    Warning (13040): Bidir "gpio1[9]" has no driver
    Warning (13040): Bidir "gpio1[10]" has no driver
    Warning (13040): Bidir "gpio1[11]" has no driver
    Warning (13040): Bidir "gpio1[12]" has no driver
    Warning (13040): Bidir "gpio1[13]" has no driver
    Warning (13040): Bidir "gpio1[14]" has no driver
    Warning (13040): Bidir "gpio1[15]" has no driver
    Warning (13040): Bidir "gpio1[16]" has no driver
    Warning (13040): Bidir "gpio1[17]" has no driver
    Warning (13040): Bidir "gpio1[18]" has no driver
    Warning (13040): Bidir "gpio1[19]" has no driver
    Warning (13040): Bidir "gpio1[20]" has no driver
    Warning (13040): Bidir "gpio1[21]" has no driver
    Warning (13040): Bidir "gpio1[22]" has no driver
    Warning (13040): Bidir "gpio1[23]" has no driver
    Warning (13040): Bidir "gpio1[24]" has no driver
    Warning (13040): Bidir "gpio1[25]" has no driver
    Warning (13040): Bidir "gpio1[26]" has no driver
    Warning (13040): Bidir "gpio1[27]" has no driver
    Warning (13040): Bidir "gpio1[28]" has no driver
    Warning (13040): Bidir "gpio1[29]" has no driver
    Warning (13040): Bidir "gpio1[30]" has no driver
    Warning (13040): Bidir "gpio1[31]" has no driver
    Warning (13040): Bidir "gpio1[32]" has no driver
    Warning (13040): Bidir "gpio1[33]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "gpio0[25]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cs_n_pad_o" is stuck at GND
    Warning (13410): Pin "sdram_cke_pad_o" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 165 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Prj/Altera/computer32.4/computer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:plli|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "gpio0_IN[0]"
    Warning (15610): No output dependent on input pin "gpio0_IN[1]"
    Warning (15610): No output dependent on input pin "gpio1_IN[0]"
    Warning (15610): No output dependent on input pin "gpio1_IN[1]"
Info (21057): Implemented 21482 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 84 bidirectional pins
    Info (21061): Implemented 21073 logic cells
    Info (21064): Implemented 251 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 31 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 480 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Mon Dec 09 20:46:32 2019
    Info: Elapsed time: 00:02:11
    Info: Total CPU time (on all processors): 00:02:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Prj/Altera/computer32.4/computer.map.smsg.


