-- -------------------------------------------------------------
--
-- Generated Configuration for ent_b
--
-- Generated
--  by:  wig
--  on:  Wed Jul 23 15:33:03 2003
--  cmd: H:\work\mix\mix_0.pl -sheet HIER=HIER_VHDL -nodelta ..\..\verilog.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_b-c.vhd,v 1.1 2004/04/06 10:15:40 wig Exp $
-- $Date: 2004/04/06 10:15:40 $
-- $Log: ent_b-c.vhd,v $
-- Revision 1.1  2004/04/06 10:15:40  wig
-- Adding result/verilog testcase, again
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.21 2003/07/17 12:10:43 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.13 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/conf


--
-- Start of Generated Configuration ent_b_rtl_conf / ent_b
--
configuration ent_b_rtl_conf of ent_b is
        for rtl

	    	-- Generated Configuration
			for inst_ba : ent_ba
				use configuration work.ent_ba_rtl_conf;
			end for;
			for inst_bb : ent_bb
				use configuration work.ent_bb_rtl_conf;
			end for;


	end for; 
end ent_b_rtl_conf;
--
-- End of Generated Configuration ent_b_rtl_conf
--

--
--!End of Configuration/ies
-- --------------------------------------------------------------
