{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613496300849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613496300849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 16 12:25:00 2021 " "Processing started: Tue Feb 16 12:25:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613496300849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1613496300849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile32x64 -c RegisterFile32x64 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile32x64 -c RegisterFile32x64 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1613496300849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1613496301269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1613496301269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "../../../../../../intelFPGA_lite/18.1/DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/18.1/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613496308603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1613496308603 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/DE10_LITE_Golden_Top.v C:/intelFPGA_lite/18.1/DE10_LITE_Golden_Top.v " "File \"C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/DE10_LITE_Golden_Top.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/DE10_LITE_Golden_Top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1613496308605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 0 0 " "Found 0 design units, including 0 entities, in source file de10_lite_golden_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1613496308606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile32x64a.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile32x64a.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile32x64a " "Found entity 1: RegisterFile32x64a" {  } { { "RegisterFile32x64a.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/RegisterFile32x64a.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613496308608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1613496308608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile32x64_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile32x64_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile32x64_tb " "Found entity 1: RegisterFile32x64_tb" {  } { { "RegisterFile32x64_tb.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/RegisterFile32x64_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613496308610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1613496308610 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RegisterFile32x64_tb.v(11) " "Verilog HDL Instantiation warning at RegisterFile32x64_tb.v(11): instance has no name" {  } { { "RegisterFile32x64_tb.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/RegisterFile32x64_tb.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1613496308611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile32x64_tb " "Elaborating entity \"RegisterFile32x64_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1613496308642 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk RegisterFile32x64_tb.v(29) " "Verilog HDL warning at RegisterFile32x64_tb.v(29): assignments to clk create a combinational loop" {  } { { "RegisterFile32x64_tb.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/RegisterFile32x64_tb.v" 29 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1613496308642 "|RegisterFile32x64_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile32x64a RegisterFile32x64a:comb_3 " "Elaborating entity \"RegisterFile32x64a\" for hierarchy \"RegisterFile32x64a:comb_3\"" {  } { { "RegisterFile32x64_tb.v" "comb_3" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/RegisterFile32x64_tb.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1613496308642 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "RegisterFile32x64_tb.v" "clk" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/RegisterFile32x64_tb.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613496308754 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613496308754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613496308941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 16 12:25:08 2021 " "Processing ended: Tue Feb 16 12:25:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613496308941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613496308941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613496308941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1613496308941 ""}
