# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../debugger.srcs/sources_1/new/main_state_machine.vhd" \
"../../../../debugger.srcs/sim_1/new/main_tb.vhd" \

# Do not sort compile order
nosort
