#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002778f66ed00 .scope module, "RISCV_TopModule_tb" "RISCV_TopModule_tb" 2 1;
 .timescale 0 0;
v000002778f6dbde0_0 .var "clk", 0 0;
v000002778f6dc2e0_0 .var "reset", 0 0;
S_000002778f5e1a90 .scope module, "u_RISCV_TopModule" "RISCV_TopModule" 2 4, 3 1 0, S_000002778f66ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "display_data";
v000002778f6d8960_0 .net "ALUResult", 31 0, v000002778f636860_0;  1 drivers
v000002778f6d8aa0_0 .net "ALUSrc", 0 0, v000002778f67c390_0;  1 drivers
v000002778f67ccf0_0 .net "ALU_Control", 3 0, v000002778f67dd30_0;  1 drivers
v000002778f6dcec0_0 .net "Carry", 0 0, v000002778f6d6bd0_0;  1 drivers
v000002778f6dcba0_0 .net "ImmSrc", 1 0, v000002778f67d150_0;  1 drivers
v000002778f6db200_0 .net "Instr", 31 0, L_000002778f634750;  1 drivers
v000002778f6dc6a0_0 .net "MemWrite", 0 0, v000002778f67c250_0;  1 drivers
v000002778f6db7a0_0 .net "Negative", 0 0, v000002778f6d68b0_0;  1 drivers
v000002778f6dc740_0 .net "Overflow", 0 0, v000002778f6d6f90_0;  1 drivers
v000002778f6dc420_0 .net "PC", 31 0, v000002778f6d6e50_0;  1 drivers
v000002778f6dca60_0 .net "PCSrc", 0 0, L_000002778f634fa0;  1 drivers
v000002778f6dbfc0_0 .net "ReadData", 31 0, L_000002778f634980;  1 drivers
o000002778f684998 .functor BUFZ 1, C4<z>; HiZ drive
v000002778f6db2a0_0 .net "RegSrc", 0 0, o000002778f684998;  0 drivers
v000002778f6db840_0 .net "RegWrite", 0 0, v000002778f67da10_0;  1 drivers
v000002778f6dbac0_0 .net "ResultSrc", 1 0, v000002778f67c4d0_0;  1 drivers
v000002778f6db5c0_0 .net "WriteData", 31 0, L_000002778f6350f0;  1 drivers
v000002778f6dcc40_0 .net "Zero", 0 0, v000002778f6d64f0_0;  1 drivers
v000002778f6dc380_0 .net "clk", 0 0, v000002778f6dbde0_0;  1 drivers
v000002778f6dcf60_0 .net "display_data", 31 0, L_000002778f634b40;  1 drivers
v000002778f6dc600_0 .net "reset", 0 0, v000002778f6dc2e0_0;  1 drivers
S_000002778f5cec40 .scope module, "u_Data_Memory" "Data_Memory" 3 24, 4 1 0, S_000002778f5e1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
L_000002778f634980 .functor BUFZ 32, L_000002778f73fda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002778f67d330_0 .net "A", 31 0, v000002778f636860_0;  alias, 1 drivers
v000002778f67d010_0 .net "RD", 31 0, L_000002778f634980;  alias, 1 drivers
v000002778f67d290_0 .net "WD", 31 0, L_000002778f6350f0;  alias, 1 drivers
v000002778f67cbb0_0 .net "WE", 0 0, v000002778f67c250_0;  alias, 1 drivers
v000002778f67c2f0_0 .net *"_ivl_0", 31 0, L_000002778f73fda0;  1 drivers
v000002778f67d3d0_0 .net *"_ivl_3", 29 0, L_000002778f740520;  1 drivers
v000002778f67cc50_0 .net "clk", 0 0, v000002778f6dbde0_0;  alias, 1 drivers
v000002778f67d470_0 .var/i "i", 31 0;
v000002778f67ddd0 .array "mem", 63 0, 31 0;
E_000002778f651c30 .event posedge, v000002778f67cc50_0;
L_000002778f73fda0 .array/port v000002778f67ddd0, L_000002778f740520;
L_000002778f740520 .part v000002778f636860_0, 2, 30;
S_000002778f5cedd0 .scope module, "u_Instruction_Memory" "Instruction_Memory" 3 22, 5 1 0, S_000002778f5e1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_000002778f634750 .functor BUFZ 32, L_000002778f740660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002778f67ced0_0 .net "A", 31 0, v000002778f6d6e50_0;  alias, 1 drivers
v000002778f67d1f0_0 .net "RD", 31 0, L_000002778f634750;  alias, 1 drivers
v000002778f67c110_0 .net *"_ivl_0", 31 0, L_000002778f740660;  1 drivers
v000002778f67d6f0_0 .net *"_ivl_3", 29 0, L_000002778f740ca0;  1 drivers
v000002778f67c570 .array "mem", 10 0, 31 0;
L_000002778f740660 .array/port v000002778f67c570, L_000002778f740ca0;
L_000002778f740ca0 .part v000002778f6d6e50_0, 2, 30;
S_000002778f5c6360 .scope module, "u_controlpath" "controlpath" 3 20, 6 1 0, S_000002778f5e1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 4 "ALU_Control";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
L_000002778f635080 .functor BUFZ 1, v000002778f67c250_0, C4<0>, C4<0>, C4<0>;
L_000002778f634fa0 .functor AND 1, v000002778f67c430_0, v000002778f6d64f0_0, C4<1>, C4<1>;
v000002778f67c610_0 .net "ALUOp", 1 0, v000002778f67d0b0_0;  1 drivers
v000002778f67c6b0_0 .net "ALUSrc", 0 0, v000002778f67c390_0;  alias, 1 drivers
v000002778f67c750_0 .net "ALU_Control", 3 0, v000002778f67dd30_0;  alias, 1 drivers
v000002778f67d8d0_0 .net "Branch", 0 0, v000002778f67c430_0;  1 drivers
v000002778f67db50_0 .net "ImmSrc", 1 0, v000002778f67d150_0;  alias, 1 drivers
v000002778f67c7f0_0 .net "Instr", 31 0, L_000002778f634750;  alias, 1 drivers
v000002778f67c890_0 .net "Jump", 0 0, v000002778f67d5b0_0;  1 drivers
v000002778f67d970_0 .net "MemWrite", 0 0, v000002778f67c250_0;  alias, 1 drivers
v000002778f67dbf0_0 .net "PCSrc", 0 0, L_000002778f634fa0;  alias, 1 drivers
v000002778f67dc90_0 .net "RegSrc", 0 0, o000002778f684998;  alias, 0 drivers
v000002778f67c930_0 .net "RegWrite", 0 0, v000002778f67da10_0;  alias, 1 drivers
v000002778f67cb10_0 .net "ResultSrc", 1 0, v000002778f67c4d0_0;  alias, 1 drivers
v000002778f67c9d0_0 .net "WE", 0 0, L_000002778f635080;  1 drivers
v000002778f67ca70_0 .net "Zero", 0 0, v000002778f6d64f0_0;  alias, 1 drivers
L_000002778f7403e0 .part L_000002778f634750, 0, 7;
L_000002778f740480 .part L_000002778f634750, 12, 3;
L_000002778f73fd00 .part L_000002778f634750, 30, 1;
L_000002778f740160 .part L_000002778f634750, 4, 1;
S_000002778f5c64f0 .scope module, "u_ALUDecoder" "ALUDecoder" 6 27, 7 1 0, S_000002778f5c6360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALU_Control";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "funct7b5";
    .port_info 4 /INPUT 1 "opb5";
v000002778f67d510_0 .net "ALUOp", 1 0, v000002778f67d0b0_0;  alias, 1 drivers
v000002778f67dd30_0 .var "ALU_Control", 3 0;
v000002778f67d790_0 .net "funct3", 2 0, L_000002778f740480;  1 drivers
v000002778f67cf70_0 .net "funct7b5", 0 0, L_000002778f73fd00;  1 drivers
v000002778f67dab0_0 .net "opb5", 0 0, L_000002778f740160;  1 drivers
E_000002778f6527f0 .event anyedge, v000002778f67d510_0, v000002778f67d790_0, v000002778f67cf70_0, v000002778f67dab0_0;
S_000002778f6049a0 .scope module, "u_Main_Decoder" "Main_Decoder" 6 21, 8 1 0, S_000002778f5c6360;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUop";
    .port_info 8 /OUTPUT 1 "Jump";
v000002778f67c390_0 .var "ALUSrc", 0 0;
v000002778f67d0b0_0 .var "ALUop", 1 0;
v000002778f67c430_0 .var "Branch", 0 0;
v000002778f67d150_0 .var "ImmSrc", 1 0;
v000002778f67d5b0_0 .var "Jump", 0 0;
v000002778f67c250_0 .var "MemWrite", 0 0;
v000002778f67da10_0 .var "RegWrite", 0 0;
v000002778f67c4d0_0 .var "ResultSrc", 1 0;
v000002778f67c1b0_0 .net "op", 6 0, L_000002778f7403e0;  1 drivers
E_000002778f6526b0 .event anyedge, v000002778f67c1b0_0;
S_000002778f604b30 .scope module, "u_datapath" "datapath" 3 15, 9 1 0, S_000002778f5e1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ResultSrc";
    .port_info 7 /INPUT 2 "ImmSrc";
    .port_info 8 /INPUT 4 "ALU_Control";
    .port_info 9 /INPUT 32 "Instr";
    .port_info 10 /INPUT 32 "ReadData";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 1 "Overflow";
    .port_info 13 /OUTPUT 1 "Carry";
    .port_info 14 /OUTPUT 1 "Negative";
    .port_info 15 /OUTPUT 32 "display_data";
    .port_info 16 /OUTPUT 32 "PC";
    .port_info 17 /OUTPUT 32 "ALUResult";
    .port_info 18 /OUTPUT 32 "WriteData";
L_000002778f6350f0 .functor BUFZ 32, L_000002778f741060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002778f6d9f40_0 .net "ALUResult", 31 0, v000002778f636860_0;  alias, 1 drivers
v000002778f6d9040_0 .net "ALUSrc", 0 0, v000002778f67c390_0;  alias, 1 drivers
v000002778f6d8be0_0 .net "ALU_Control", 3 0, v000002778f67dd30_0;  alias, 1 drivers
v000002778f6d9360_0 .net "B", 31 0, L_000002778f740fc0;  1 drivers
v000002778f6d8b40_0 .net "Carry", 0 0, v000002778f6d6bd0_0;  alias, 1 drivers
v000002778f6d85a0_0 .net "ImmExt", 31 0, v000002778f6d7a30_0;  1 drivers
v000002778f6da080_0 .net "ImmSrc", 1 0, v000002778f67d150_0;  alias, 1 drivers
v000002778f6d8a00_0 .net "Instr", 31 0, L_000002778f634750;  alias, 1 drivers
v000002778f6d9d60_0 .net "Negative", 0 0, v000002778f6d68b0_0;  alias, 1 drivers
v000002778f6d9a40_0 .net "Overflow", 0 0, v000002778f6d6f90_0;  alias, 1 drivers
v000002778f6d9720_0 .net "PC", 31 0, v000002778f6d6e50_0;  alias, 1 drivers
v000002778f6d86e0_0 .net "PCSrc", 0 0, L_000002778f634fa0;  alias, 1 drivers
v000002778f6d9e00_0 .net "PC_Next", 31 0, L_000002778f6e3420;  1 drivers
v000002778f6d95e0_0 .net "PC_Plus_4", 31 0, L_000002778f6e4320;  1 drivers
v000002778f6d8c80_0 .net "PC_Target", 31 0, L_000002778f6e4460;  1 drivers
v000002778f6d9220_0 .net "RD1", 31 0, L_000002778f741100;  1 drivers
v000002778f6d8780_0 .net "RD2", 31 0, L_000002778f741060;  1 drivers
v000002778f6d97c0_0 .net "ReadData", 31 0, L_000002778f634980;  alias, 1 drivers
v000002778f6d8280_0 .net "RegSrc", 0 0, o000002778f684998;  alias, 0 drivers
v000002778f6d92c0_0 .net "RegWrite", 0 0, v000002778f67da10_0;  alias, 1 drivers
v000002778f6d9400_0 .net "Result", 31 0, L_000002778f7407a0;  1 drivers
v000002778f6d9540_0 .net "ResultSrc", 1 0, v000002778f67c4d0_0;  alias, 1 drivers
v000002778f6d8320_0 .net "WriteData", 31 0, L_000002778f6350f0;  alias, 1 drivers
v000002778f6d9fe0_0 .net "Zero", 0 0, v000002778f6d64f0_0;  alias, 1 drivers
v000002778f6d9900_0 .net "clk", 0 0, v000002778f6dbde0_0;  alias, 1 drivers
v000002778f6d9ae0_0 .net "display_data", 31 0, L_000002778f634b40;  alias, 1 drivers
v000002778f6d9b80_0 .net "reset", 0 0, v000002778f6dc2e0_0;  alias, 1 drivers
L_000002778f7405c0 .part L_000002778f634750, 15, 5;
L_000002778f73fe40 .part L_000002778f634750, 20, 5;
L_000002778f740340 .part L_000002778f634750, 7, 5;
S_000002778f603200 .scope module, "u_ALU32" "ALU32" 9 35, 10 1 0, S_000002778f604b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_Control";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 1 "Carry";
    .port_info 6 /OUTPUT 1 "Negative";
    .port_info 7 /OUTPUT 32 "ALUResult";
v000002778f67cd90_0 .net "A", 31 0, L_000002778f741100;  alias, 1 drivers
v000002778f636860_0 .var "ALUResult", 31 0;
v000002778f64f4c0_0 .net "ALU_Control", 3 0, v000002778f67dd30_0;  alias, 1 drivers
v000002778f6d6270_0 .net "B", 31 0, L_000002778f740fc0;  alias, 1 drivers
v000002778f6d6bd0_0 .var "Carry", 0 0;
v000002778f6d68b0_0 .var "Negative", 0 0;
v000002778f6d6f90_0 .var "Overflow", 0 0;
v000002778f6d64f0_0 .var "Zero", 0 0;
v000002778f6d75d0_0 .var "slt", 0 0;
v000002778f6d7670_0 .var "sltu", 0 0;
v000002778f6d7f30_0 .var "sum", 32 0;
E_000002778f652830/0 .event anyedge, v000002778f67cd90_0, v000002778f6d6270_0, v000002778f67dd30_0, v000002778f6d7f30_0;
E_000002778f652830/1 .event anyedge, v000002778f67d330_0, v000002778f6d75d0_0, v000002778f6d7670_0;
E_000002778f652830 .event/or E_000002778f652830/0, E_000002778f652830/1;
S_000002778f603390 .scope module, "u_ALU_Mux" "ALU_Mux" 9 32, 11 1 0, S_000002778f604b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "B";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 32 "ImmExt";
    .port_info 3 /INPUT 1 "ALUSrc";
v000002778f6d7ad0_0 .net "ALUSrc", 0 0, v000002778f67c390_0;  alias, 1 drivers
v000002778f6d7990_0 .net "B", 31 0, L_000002778f740fc0;  alias, 1 drivers
v000002778f6d7490_0 .net "ImmExt", 31 0, v000002778f6d7a30_0;  alias, 1 drivers
v000002778f6d7210_0 .net "WD", 31 0, L_000002778f741060;  alias, 1 drivers
L_000002778f740fc0 .functor MUXZ 32, L_000002778f741060, v000002778f6d7a30_0, v000002778f67c390_0, C4<>;
S_000002778f60a300 .scope module, "u_Dff" "Dff" 9 23, 12 1 0, S_000002778f604b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Next";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
v000002778f6d6e50_0 .var "PC", 31 0;
v000002778f6d6950_0 .net "PC_Next", 31 0, L_000002778f6e3420;  alias, 1 drivers
v000002778f6d7530_0 .net "clk", 0 0, v000002778f6dbde0_0;  alias, 1 drivers
v000002778f6d7c10_0 .net "reset", 0 0, v000002778f6dc2e0_0;  alias, 1 drivers
E_000002778f652fb0 .event posedge, v000002778f6d7c10_0, v000002778f67cc50_0;
S_000002778f60a490 .scope module, "u_Extend" "Extend" 9 21, 13 1 0, S_000002778f604b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ImmExt";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /INPUT 32 "Instr";
v000002778f6d7a30_0 .var "ImmExt", 31 0;
v000002778f6d69f0_0 .net "ImmSrc", 1 0, v000002778f67d150_0;  alias, 1 drivers
v000002778f6d73f0_0 .net "Instr", 31 0, L_000002778f634750;  alias, 1 drivers
E_000002778f652970 .event anyedge, v000002778f67d150_0, v000002778f67d1f0_0;
S_000002778f602cd0 .scope module, "u_PC_Mux" "PC_Mux" 9 20, 14 1 0, S_000002778f604b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Next";
    .port_info 1 /INPUT 32 "PC_Target";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 1 "PCSrc";
v000002778f6d7350_0 .net "PCSrc", 0 0, L_000002778f634fa0;  alias, 1 drivers
v000002778f6d7710_0 .net "PC_Next", 31 0, L_000002778f6e3420;  alias, 1 drivers
v000002778f6d7fd0_0 .net "PC_Plus_4", 31 0, L_000002778f6e4320;  alias, 1 drivers
v000002778f6d77b0_0 .net "PC_Target", 31 0, L_000002778f6e4460;  alias, 1 drivers
L_000002778f6e3420 .functor MUXZ 32, L_000002778f6e4320, L_000002778f6e4460, L_000002778f634fa0, C4<>;
S_000002778f602e60 .scope module, "u_PC_Plus_4" "PC_Plus_4" 9 18, 15 1 0, S_000002778f604b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Plus_4";
    .port_info 1 /INPUT 32 "PC";
v000002778f6d6d10_0 .net "PC", 31 0, v000002778f6d6e50_0;  alias, 1 drivers
v000002778f6d6ef0_0 .net "PC_Plus_4", 31 0, L_000002778f6e4320;  alias, 1 drivers
L_000002778f6e5208 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002778f6d7b70_0 .net/2u *"_ivl_0", 31 0, L_000002778f6e5208;  1 drivers
L_000002778f6e4320 .arith/sum 32, v000002778f6d6e50_0, L_000002778f6e5208;
S_000002778f5fe780 .scope module, "u_PC_Target" "PC_Target" 9 19, 16 1 0, S_000002778f604b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Target";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "ImmExt";
v000002778f6d7df0_0 .net "ImmExt", 31 0, v000002778f6d7a30_0;  alias, 1 drivers
v000002778f6d6c70_0 .net "PC", 31 0, v000002778f6d6e50_0;  alias, 1 drivers
v000002778f6d7850_0 .net "PC_Target", 31 0, L_000002778f6e4460;  alias, 1 drivers
L_000002778f6e4460 .arith/sum 32, v000002778f6d6e50_0, v000002778f6d7a30_0;
S_000002778f5fe910 .scope module, "u_Register_File" "Register_File" 9 26, 17 1 0, S_000002778f604b30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA1";
    .port_info 1 /INPUT 5 "RA2";
    .port_info 2 /INPUT 5 "WA3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "display_data";
v000002778f6d9680_4 .array/port v000002778f6d9680, 4;
L_000002778f634b40 .functor BUFZ 32, v000002778f6d9680_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002778f6d8070_0 .net "RA1", 4 0, L_000002778f7405c0;  1 drivers
v000002778f6d6b30_0 .net "RA2", 4 0, L_000002778f73fe40;  1 drivers
v000002778f6d78f0_0 .net "RD1", 31 0, L_000002778f741100;  alias, 1 drivers
v000002778f6d7030_0 .net "RD2", 31 0, L_000002778f741060;  alias, 1 drivers
v000002778f6d61d0_0 .net "WA3", 4 0, L_000002778f740340;  1 drivers
v000002778f6d7cb0_0 .net "WD3", 31 0, L_000002778f7407a0;  alias, 1 drivers
v000002778f6d7d50_0 .net "WE3", 0 0, v000002778f67da10_0;  alias, 1 drivers
v000002778f6d6310_0 .net *"_ivl_0", 31 0, L_000002778f6e34c0;  1 drivers
v000002778f6d6770_0 .net *"_ivl_10", 31 0, L_000002778f6dde90;  1 drivers
v000002778f6d6a90_0 .net *"_ivl_12", 6 0, L_000002778f73fa80;  1 drivers
L_000002778f6e5328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002778f6d6db0_0 .net *"_ivl_15", 1 0, L_000002778f6e5328;  1 drivers
v000002778f6d70d0_0 .net *"_ivl_18", 31 0, L_000002778f7402a0;  1 drivers
L_000002778f6e5370 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6d7170_0 .net *"_ivl_21", 26 0, L_000002778f6e5370;  1 drivers
L_000002778f6e53b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6d63b0_0 .net/2u *"_ivl_22", 31 0, L_000002778f6e53b8;  1 drivers
v000002778f6d6450_0 .net *"_ivl_24", 0 0, L_000002778f740020;  1 drivers
L_000002778f6e5400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6d6590_0 .net/2u *"_ivl_26", 31 0, L_000002778f6e5400;  1 drivers
v000002778f6d72b0_0 .net *"_ivl_28", 31 0, L_000002778f73fb20;  1 drivers
L_000002778f6e5250 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6d6630_0 .net *"_ivl_3", 26 0, L_000002778f6e5250;  1 drivers
v000002778f6d66d0_0 .net *"_ivl_30", 6 0, L_000002778f740e80;  1 drivers
L_000002778f6e5448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002778f6d6810_0 .net *"_ivl_33", 1 0, L_000002778f6e5448;  1 drivers
L_000002778f6e5298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6d9ea0_0 .net/2u *"_ivl_4", 31 0, L_000002778f6e5298;  1 drivers
v000002778f6d99a0_0 .net *"_ivl_6", 0 0, L_000002778f6e4a00;  1 drivers
L_000002778f6e52e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6d8460_0 .net/2u *"_ivl_8", 31 0, L_000002778f6e52e0;  1 drivers
v000002778f6d8500_0 .net "clk", 0 0, v000002778f6dbde0_0;  alias, 1 drivers
v000002778f6d9c20_0 .net "display_data", 31 0, L_000002778f634b40;  alias, 1 drivers
v000002778f6d8e60_0 .var/i "i", 31 0;
v000002778f6d9680 .array "regfile", 31 0, 31 0;
L_000002778f6e34c0 .concat [ 5 27 0 0], L_000002778f7405c0, L_000002778f6e5250;
L_000002778f6e4a00 .cmp/eq 32, L_000002778f6e34c0, L_000002778f6e5298;
L_000002778f6dde90 .array/port v000002778f6d9680, L_000002778f73fa80;
L_000002778f73fa80 .concat [ 5 2 0 0], L_000002778f7405c0, L_000002778f6e5328;
L_000002778f741100 .functor MUXZ 32, L_000002778f6dde90, L_000002778f6e52e0, L_000002778f6e4a00, C4<>;
L_000002778f7402a0 .concat [ 5 27 0 0], L_000002778f73fe40, L_000002778f6e5370;
L_000002778f740020 .cmp/eq 32, L_000002778f7402a0, L_000002778f6e53b8;
L_000002778f73fb20 .array/port v000002778f6d9680, L_000002778f740e80;
L_000002778f740e80 .concat [ 5 2 0 0], L_000002778f73fe40, L_000002778f6e5448;
L_000002778f741060 .functor MUXZ 32, L_000002778f73fb20, L_000002778f6e5400, L_000002778f740020, C4<>;
S_000002778f6da1f0 .scope module, "u_Result_Mux" "Result_Mux" 9 38, 18 1 0, S_000002778f604b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result";
    .port_info 1 /INPUT 2 "ResultSrc";
    .port_info 2 /INPUT 32 "ALUResult";
    .port_info 3 /INPUT 32 "ReadData";
    .port_info 4 /INPUT 32 "PC_Plus_4";
v000002778f6d90e0_0 .net "ALUResult", 31 0, v000002778f636860_0;  alias, 1 drivers
v000002778f6d8f00_0 .net "PC_Plus_4", 31 0, L_000002778f6e4320;  alias, 1 drivers
v000002778f6d83c0_0 .net "ReadData", 31 0, L_000002778f634980;  alias, 1 drivers
v000002778f6d8d20_0 .net "Result", 31 0, L_000002778f7407a0;  alias, 1 drivers
v000002778f6d8640_0 .net "ResultSrc", 1 0, v000002778f67c4d0_0;  alias, 1 drivers
L_000002778f6e5490 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002778f6d9860_0 .net/2u *"_ivl_0", 1 0, L_000002778f6e5490;  1 drivers
v000002778f6d9cc0_0 .net *"_ivl_10", 0 0, L_000002778f740de0;  1 drivers
v000002778f6d94a0_0 .net *"_ivl_12", 31 0, L_000002778f73fbc0;  1 drivers
v000002778f6d81e0_0 .net *"_ivl_14", 31 0, L_000002778f73fc60;  1 drivers
v000002778f6d9180_0 .net *"_ivl_2", 0 0, L_000002778f740c00;  1 drivers
L_000002778f6e54d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002778f6d8dc0_0 .net/2u *"_ivl_4", 1 0, L_000002778f6e54d8;  1 drivers
v000002778f6d8fa0_0 .net *"_ivl_6", 0 0, L_000002778f7400c0;  1 drivers
L_000002778f6e5520 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002778f6d8820_0 .net/2u *"_ivl_8", 1 0, L_000002778f6e5520;  1 drivers
L_000002778f740c00 .cmp/eq 2, v000002778f67c4d0_0, L_000002778f6e5490;
L_000002778f7400c0 .cmp/eq 2, v000002778f67c4d0_0, L_000002778f6e54d8;
L_000002778f740de0 .cmp/eq 2, v000002778f67c4d0_0, L_000002778f6e5520;
L_000002778f73fbc0 .functor MUXZ 32, v000002778f636860_0, L_000002778f634980, L_000002778f740de0, C4<>;
L_000002778f73fc60 .functor MUXZ 32, L_000002778f73fbc0, L_000002778f6e4320, L_000002778f7400c0, C4<>;
L_000002778f7407a0 .functor MUXZ 32, L_000002778f73fc60, L_000002778f6e4320, L_000002778f740c00, C4<>;
S_000002778f5e1900 .scope module, "seven_seg" "seven_seg" 19 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "Anode_Activate";
    .port_info 3 /OUTPUT 7 "LED_out";
v000002778f6e41e0_0 .var "Anode_Activate", 3 0;
v000002778f6e3f60_0 .var "LED_BCD", 3 0;
v000002778f6e3560_0 .net "LED_activating_counter", 1 0, L_000002778f73d3c0;  1 drivers
v000002778f6e3ba0_0 .var "LED_out", 6 0;
o000002778f688cb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002778f6e3ec0_0 .net "clk_100mhz", 0 0, o000002778f688cb8;  0 drivers
v000002778f6e4960_0 .var "clk_1hz", 0 0;
v000002778f6e4000_0 .var "count", 31 0;
v000002778f6e43c0_0 .var "displayed_number", 15 0;
v000002778f6e4dc0_0 .var "refresh_counter", 19 0;
o000002778f6875d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002778f6e4280_0 .net "reset", 0 0, o000002778f6875d8;  0 drivers
v000002778f6e4be0_0 .net "result", 31 0, L_000002778f634d70;  1 drivers
E_000002778f6526f0 .event anyedge, v000002778f6e3f60_0;
E_000002778f652ab0 .event anyedge, v000002778f6e3560_0, v000002778f6e43c0_0;
E_000002778f652870 .event posedge, v000002778f6dda30_0, v000002778f6e3ec0_0;
L_000002778f73d3c0 .part v000002778f6e4dc0_0, 18, 2;
S_000002778f6da380 .scope module, "uut" "RISCV_TopModule" 19 21, 3 1 0, S_000002778f5e1900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "display_data";
v000002778f6e36a0_0 .net "ALUResult", 31 0, v000002778f6de250_0;  1 drivers
v000002778f6e40a0_0 .net "ALUSrc", 0 0, v000002778f6dcce0_0;  1 drivers
v000002778f6e4500_0 .net "ALU_Control", 3 0, v000002778f6db3e0_0;  1 drivers
v000002778f6e4640_0 .net "Carry", 0 0, v000002778f6ddfd0_0;  1 drivers
v000002778f6e48c0_0 .net "ImmSrc", 1 0, v000002778f6dc100_0;  1 drivers
v000002778f6e3d80_0 .net "Instr", 31 0, L_000002778f6348a0;  1 drivers
v000002778f6e4c80_0 .net "MemWrite", 0 0, v000002778f6dbe80_0;  1 drivers
v000002778f6e4140_0 .net "Negative", 0 0, v000002778f6de6b0_0;  1 drivers
v000002778f6e3740_0 .net "Overflow", 0 0, v000002778f6de750_0;  1 drivers
v000002778f6e3e20_0 .net "PC", 31 0, v000002778f6ddf30_0;  1 drivers
v000002778f6e37e0_0 .net "PCSrc", 0 0, L_000002778f6347c0;  1 drivers
v000002778f6e4aa0_0 .net "ReadData", 31 0, L_000002778f6349f0;  1 drivers
o000002778f686f18 .functor BUFZ 1, C4<z>; HiZ drive
v000002778f6e32e0_0 .net "RegSrc", 0 0, o000002778f686f18;  0 drivers
v000002778f6e46e0_0 .net "RegWrite", 0 0, v000002778f6dc1a0_0;  1 drivers
v000002778f6e4b40_0 .net "ResultSrc", 1 0, v000002778f6dbf20_0;  1 drivers
v000002778f6e3380_0 .net "WriteData", 31 0, L_000002778f6351d0;  1 drivers
v000002778f6e3920_0 .net "Zero", 0 0, v000002778f6dd350_0;  1 drivers
v000002778f6e3600_0 .net "clk", 0 0, v000002778f6e4960_0;  1 drivers
v000002778f6e39c0_0 .net "display_data", 31 0, L_000002778f634d70;  alias, 1 drivers
v000002778f6e4d20_0 .net "reset", 0 0, o000002778f6875d8;  alias, 0 drivers
S_000002778f6db000 .scope module, "u_Data_Memory" "Data_Memory" 3 24, 4 1 0, S_000002778f6da380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
L_000002778f6349f0 .functor BUFZ 32, L_000002778f73ea40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002778f6dce20_0 .net "A", 31 0, v000002778f6de250_0;  alias, 1 drivers
v000002778f6dc880_0 .net "RD", 31 0, L_000002778f6349f0;  alias, 1 drivers
v000002778f6dbd40_0 .net "WD", 31 0, L_000002778f6351d0;  alias, 1 drivers
v000002778f6db980_0 .net "WE", 0 0, v000002778f6dbe80_0;  alias, 1 drivers
v000002778f6db8e0_0 .net *"_ivl_0", 31 0, L_000002778f73ea40;  1 drivers
v000002778f6dc7e0_0 .net *"_ivl_3", 29 0, L_000002778f73d320;  1 drivers
v000002778f6db340_0 .net "clk", 0 0, v000002778f6e4960_0;  alias, 1 drivers
v000002778f6dbc00_0 .var/i "i", 31 0;
v000002778f6dc9c0 .array "mem", 63 0, 31 0;
E_000002778f652a30 .event posedge, v000002778f6db340_0;
L_000002778f73ea40 .array/port v000002778f6dc9c0, L_000002778f73d320;
L_000002778f73d320 .part v000002778f6de250_0, 2, 30;
S_000002778f6dab50 .scope module, "u_Instruction_Memory" "Instruction_Memory" 3 22, 5 1 0, S_000002778f6da380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_000002778f6348a0 .functor BUFZ 32, L_000002778f73e0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002778f6dd000_0 .net "A", 31 0, v000002778f6ddf30_0;  alias, 1 drivers
v000002778f6dcb00_0 .net "RD", 31 0, L_000002778f6348a0;  alias, 1 drivers
v000002778f6db660_0 .net *"_ivl_0", 31 0, L_000002778f73e0e0;  1 drivers
v000002778f6dc240_0 .net *"_ivl_3", 29 0, L_000002778f73e360;  1 drivers
v000002778f6db700 .array "mem", 10 0, 31 0;
L_000002778f73e0e0 .array/port v000002778f6db700, L_000002778f73e360;
L_000002778f73e360 .part v000002778f6ddf30_0, 2, 30;
S_000002778f6dace0 .scope module, "u_controlpath" "controlpath" 3 20, 6 1 0, S_000002778f6da380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 4 "ALU_Control";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
L_000002778f635390 .functor BUFZ 1, v000002778f6dbe80_0, C4<0>, C4<0>, C4<0>;
L_000002778f6347c0 .functor AND 1, v000002778f6dc060_0, v000002778f6dd350_0, C4<1>, C4<1>;
v000002778f6dc920_0 .net "ALUOp", 1 0, v000002778f6dbca0_0;  1 drivers
v000002778f6dc560_0 .net "ALUSrc", 0 0, v000002778f6dcce0_0;  alias, 1 drivers
v000002778f6de890_0 .net "ALU_Control", 3 0, v000002778f6db3e0_0;  alias, 1 drivers
v000002778f6dd210_0 .net "Branch", 0 0, v000002778f6dc060_0;  1 drivers
v000002778f6dd990_0 .net "ImmSrc", 1 0, v000002778f6dc100_0;  alias, 1 drivers
v000002778f6de4d0_0 .net "Instr", 31 0, L_000002778f6348a0;  alias, 1 drivers
v000002778f6decf0_0 .net "Jump", 0 0, v000002778f6db520_0;  1 drivers
v000002778f6de610_0 .net "MemWrite", 0 0, v000002778f6dbe80_0;  alias, 1 drivers
v000002778f6dd3f0_0 .net "PCSrc", 0 0, L_000002778f6347c0;  alias, 1 drivers
v000002778f6df0b0_0 .net "RegSrc", 0 0, o000002778f686f18;  alias, 0 drivers
v000002778f6de430_0 .net "RegWrite", 0 0, v000002778f6dc1a0_0;  alias, 1 drivers
v000002778f6dd710_0 .net "ResultSrc", 1 0, v000002778f6dbf20_0;  alias, 1 drivers
v000002778f6dd2b0_0 .net "WE", 0 0, L_000002778f635390;  1 drivers
v000002778f6ddcb0_0 .net "Zero", 0 0, v000002778f6dd350_0;  alias, 1 drivers
L_000002778f73e400 .part L_000002778f6348a0, 0, 7;
L_000002778f73ecc0 .part L_000002778f6348a0, 12, 3;
L_000002778f73f120 .part L_000002778f6348a0, 30, 1;
L_000002778f73f580 .part L_000002778f6348a0, 4, 1;
S_000002778f6dae70 .scope module, "u_ALUDecoder" "ALUDecoder" 6 27, 7 1 0, S_000002778f6dace0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALU_Control";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "funct7b5";
    .port_info 4 /INPUT 1 "opb5";
v000002778f6dcd80_0 .net "ALUOp", 1 0, v000002778f6dbca0_0;  alias, 1 drivers
v000002778f6db3e0_0 .var "ALU_Control", 3 0;
v000002778f6dba20_0 .net "funct3", 2 0, L_000002778f73ecc0;  1 drivers
v000002778f6db480_0 .net "funct7b5", 0 0, L_000002778f73f120;  1 drivers
v000002778f6dd0a0_0 .net "opb5", 0 0, L_000002778f73f580;  1 drivers
E_000002778f652a70 .event anyedge, v000002778f6dcd80_0, v000002778f6dba20_0, v000002778f6db480_0, v000002778f6dd0a0_0;
S_000002778f6da510 .scope module, "u_Main_Decoder" "Main_Decoder" 6 21, 8 1 0, S_000002778f6dace0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUop";
    .port_info 8 /OUTPUT 1 "Jump";
v000002778f6dcce0_0 .var "ALUSrc", 0 0;
v000002778f6dbca0_0 .var "ALUop", 1 0;
v000002778f6dc060_0 .var "Branch", 0 0;
v000002778f6dc100_0 .var "ImmSrc", 1 0;
v000002778f6db520_0 .var "Jump", 0 0;
v000002778f6dbe80_0 .var "MemWrite", 0 0;
v000002778f6dc1a0_0 .var "RegWrite", 0 0;
v000002778f6dbf20_0 .var "ResultSrc", 1 0;
v000002778f6dc4c0_0 .net "op", 6 0, L_000002778f73e400;  1 drivers
E_000002778f652ff0 .event anyedge, v000002778f6dc4c0_0;
S_000002778f6da6a0 .scope module, "u_datapath" "datapath" 3 15, 9 1 0, S_000002778f6da380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ResultSrc";
    .port_info 7 /INPUT 2 "ImmSrc";
    .port_info 8 /INPUT 4 "ALU_Control";
    .port_info 9 /INPUT 32 "Instr";
    .port_info 10 /INPUT 32 "ReadData";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 1 "Overflow";
    .port_info 13 /OUTPUT 1 "Carry";
    .port_info 14 /OUTPUT 1 "Negative";
    .port_info 15 /OUTPUT 32 "display_data";
    .port_info 16 /OUTPUT 32 "PC";
    .port_info 17 /OUTPUT 32 "ALUResult";
    .port_info 18 /OUTPUT 32 "WriteData";
L_000002778f6351d0 .functor BUFZ 32, L_000002778f73ee00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002778f6e1730_0 .net "ALUResult", 31 0, v000002778f6de250_0;  alias, 1 drivers
v000002778f6e30d0_0 .net "ALUSrc", 0 0, v000002778f6dcce0_0;  alias, 1 drivers
v000002778f6e15f0_0 .net "ALU_Control", 3 0, v000002778f6db3e0_0;  alias, 1 drivers
v000002778f6e1230_0 .net "B", 31 0, L_000002778f73eb80;  1 drivers
v000002778f6e1af0_0 .net "Carry", 0 0, v000002778f6ddfd0_0;  alias, 1 drivers
v000002778f6e17d0_0 .net "ImmExt", 31 0, v000002778f6de1b0_0;  1 drivers
v000002778f6e12d0_0 .net "ImmSrc", 1 0, v000002778f6dc100_0;  alias, 1 drivers
v000002778f6e21d0_0 .net "Instr", 31 0, L_000002778f6348a0;  alias, 1 drivers
v000002778f6e26d0_0 .net "Negative", 0 0, v000002778f6de6b0_0;  alias, 1 drivers
v000002778f6e1870_0 .net "Overflow", 0 0, v000002778f6de750_0;  alias, 1 drivers
v000002778f6e2db0_0 .net "PC", 31 0, v000002778f6ddf30_0;  alias, 1 drivers
v000002778f6e1ff0_0 .net "PCSrc", 0 0, L_000002778f6347c0;  alias, 1 drivers
v000002778f6e2270_0 .net "PC_Next", 31 0, L_000002778f740f20;  1 drivers
v000002778f6e2310_0 .net "PC_Plus_4", 31 0, L_000002778f73fee0;  1 drivers
v000002778f6e4f00_0 .net "PC_Target", 31 0, L_000002778f73ff80;  1 drivers
v000002778f6e4fa0_0 .net "RD1", 31 0, L_000002778f7408e0;  1 drivers
v000002778f6e3c40_0 .net "RD2", 31 0, L_000002778f73ee00;  1 drivers
v000002778f6e3880_0 .net "ReadData", 31 0, L_000002778f6349f0;  alias, 1 drivers
v000002778f6e3ce0_0 .net "RegSrc", 0 0, o000002778f686f18;  alias, 0 drivers
v000002778f6e4e60_0 .net "RegWrite", 0 0, v000002778f6dc1a0_0;  alias, 1 drivers
v000002778f6e45a0_0 .net "Result", 31 0, L_000002778f73f260;  1 drivers
v000002778f6e5040_0 .net "ResultSrc", 1 0, v000002778f6dbf20_0;  alias, 1 drivers
v000002778f6e3a60_0 .net "WriteData", 31 0, L_000002778f6351d0;  alias, 1 drivers
v000002778f6e4820_0 .net "Zero", 0 0, v000002778f6dd350_0;  alias, 1 drivers
v000002778f6e50e0_0 .net "clk", 0 0, v000002778f6e4960_0;  alias, 1 drivers
v000002778f6e3240_0 .net "display_data", 31 0, L_000002778f634d70;  alias, 1 drivers
v000002778f6e4780_0 .net "reset", 0 0, o000002778f6875d8;  alias, 0 drivers
L_000002778f73f440 .part L_000002778f6348a0, 15, 5;
L_000002778f73e040 .part L_000002778f6348a0, 20, 5;
L_000002778f73efe0 .part L_000002778f6348a0, 7, 5;
S_000002778f6da830 .scope module, "u_ALU32" "ALU32" 9 35, 10 1 0, S_000002778f6da6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_Control";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 1 "Carry";
    .port_info 6 /OUTPUT 1 "Negative";
    .port_info 7 /OUTPUT 32 "ALUResult";
v000002778f6de9d0_0 .net "A", 31 0, L_000002778f7408e0;  alias, 1 drivers
v000002778f6de250_0 .var "ALUResult", 31 0;
v000002778f6de570_0 .net "ALU_Control", 3 0, v000002778f6db3e0_0;  alias, 1 drivers
v000002778f6dddf0_0 .net "B", 31 0, L_000002778f73eb80;  alias, 1 drivers
v000002778f6ddfd0_0 .var "Carry", 0 0;
v000002778f6de6b0_0 .var "Negative", 0 0;
v000002778f6de750_0 .var "Overflow", 0 0;
v000002778f6dd350_0 .var "Zero", 0 0;
v000002778f6dd850_0 .var "slt", 0 0;
v000002778f6dd490_0 .var "sltu", 0 0;
v000002778f6de070_0 .var "sum", 32 0;
E_000002778f653070/0 .event anyedge, v000002778f6de9d0_0, v000002778f6dddf0_0, v000002778f6db3e0_0, v000002778f6de070_0;
E_000002778f653070/1 .event anyedge, v000002778f6dce20_0, v000002778f6dd850_0, v000002778f6dd490_0;
E_000002778f653070 .event/or E_000002778f653070/0, E_000002778f653070/1;
S_000002778f6da9c0 .scope module, "u_ALU_Mux" "ALU_Mux" 9 32, 11 1 0, S_000002778f6da6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "B";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 32 "ImmExt";
    .port_info 3 /INPUT 1 "ALUSrc";
v000002778f6dd530_0 .net "ALUSrc", 0 0, v000002778f6dcce0_0;  alias, 1 drivers
v000002778f6de110_0 .net "B", 31 0, L_000002778f73eb80;  alias, 1 drivers
v000002778f6de930_0 .net "ImmExt", 31 0, v000002778f6de1b0_0;  alias, 1 drivers
v000002778f6dea70_0 .net "WD", 31 0, L_000002778f73ee00;  alias, 1 drivers
L_000002778f73eb80 .functor MUXZ 32, L_000002778f73ee00, v000002778f6de1b0_0, v000002778f6dcce0_0, C4<>;
S_000002778f6e0350 .scope module, "u_Dff" "Dff" 9 23, 12 1 0, S_000002778f6da6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Next";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
v000002778f6ddf30_0 .var "PC", 31 0;
v000002778f6dd7b0_0 .net "PC_Next", 31 0, L_000002778f740f20;  alias, 1 drivers
v000002778f6dec50_0 .net "clk", 0 0, v000002778f6e4960_0;  alias, 1 drivers
v000002778f6dda30_0 .net "reset", 0 0, o000002778f6875d8;  alias, 0 drivers
E_000002778f652bb0 .event posedge, v000002778f6dda30_0, v000002778f6db340_0;
S_000002778f6e01c0 .scope module, "u_Extend" "Extend" 9 21, 13 1 0, S_000002778f6da6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ImmExt";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /INPUT 32 "Instr";
v000002778f6de1b0_0 .var "ImmExt", 31 0;
v000002778f6dd8f0_0 .net "ImmSrc", 1 0, v000002778f6dc100_0;  alias, 1 drivers
v000002778f6dd5d0_0 .net "Instr", 31 0, L_000002778f6348a0;  alias, 1 drivers
E_000002778f652c30 .event anyedge, v000002778f6dc100_0, v000002778f6dcb00_0;
S_000002778f6dfb80 .scope module, "u_PC_Mux" "PC_Mux" 9 20, 14 1 0, S_000002778f6da6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Next";
    .port_info 1 /INPUT 32 "PC_Target";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 1 "PCSrc";
v000002778f6de7f0_0 .net "PCSrc", 0 0, L_000002778f6347c0;  alias, 1 drivers
v000002778f6de2f0_0 .net "PC_Next", 31 0, L_000002778f740f20;  alias, 1 drivers
v000002778f6deb10_0 .net "PC_Plus_4", 31 0, L_000002778f73fee0;  alias, 1 drivers
v000002778f6ded90_0 .net "PC_Target", 31 0, L_000002778f73ff80;  alias, 1 drivers
L_000002778f740f20 .functor MUXZ 32, L_000002778f73fee0, L_000002778f73ff80, L_000002778f6347c0, C4<>;
S_000002778f6e0fd0 .scope module, "u_PC_Plus_4" "PC_Plus_4" 9 18, 15 1 0, S_000002778f6da6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Plus_4";
    .port_info 1 /INPUT 32 "PC";
v000002778f6de390_0 .net "PC", 31 0, v000002778f6ddf30_0;  alias, 1 drivers
v000002778f6debb0_0 .net "PC_Plus_4", 31 0, L_000002778f73fee0;  alias, 1 drivers
L_000002778f6e5568 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002778f6dee30_0 .net/2u *"_ivl_0", 31 0, L_000002778f6e5568;  1 drivers
L_000002778f73fee0 .arith/sum 32, v000002778f6ddf30_0, L_000002778f6e5568;
S_000002778f6df540 .scope module, "u_PC_Target" "PC_Target" 9 19, 16 1 0, S_000002778f6da6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Target";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "ImmExt";
v000002778f6dd670_0 .net "ImmExt", 31 0, v000002778f6de1b0_0;  alias, 1 drivers
v000002778f6ddad0_0 .net "PC", 31 0, v000002778f6ddf30_0;  alias, 1 drivers
v000002778f6ddb70_0 .net "PC_Target", 31 0, L_000002778f73ff80;  alias, 1 drivers
L_000002778f73ff80 .arith/sum 32, v000002778f6ddf30_0, v000002778f6de1b0_0;
S_000002778f6e04e0 .scope module, "u_Register_File" "Register_File" 9 26, 17 1 0, S_000002778f6da6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA1";
    .port_info 1 /INPUT 5 "RA2";
    .port_info 2 /INPUT 5 "WA3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "display_data";
v000002778f6e23b0_4 .array/port v000002778f6e23b0, 4;
L_000002778f634d70 .functor BUFZ 32, v000002778f6e23b0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002778f6def70_0 .net "RA1", 4 0, L_000002778f73f440;  1 drivers
v000002778f6df010_0 .net "RA2", 4 0, L_000002778f73e040;  1 drivers
v000002778f6ddc10_0 .net "RD1", 31 0, L_000002778f7408e0;  alias, 1 drivers
v000002778f6ddd50_0 .net "RD2", 31 0, L_000002778f73ee00;  alias, 1 drivers
v000002778f6e1a50_0 .net "WA3", 4 0, L_000002778f73efe0;  1 drivers
v000002778f6e1f50_0 .net "WD3", 31 0, L_000002778f73f260;  alias, 1 drivers
v000002778f6e2e50_0 .net "WE3", 0 0, v000002778f6dc1a0_0;  alias, 1 drivers
v000002778f6e1370_0 .net *"_ivl_0", 31 0, L_000002778f740200;  1 drivers
v000002778f6e28b0_0 .net *"_ivl_10", 31 0, L_000002778f740d40;  1 drivers
v000002778f6e14b0_0 .net *"_ivl_12", 6 0, L_000002778f740840;  1 drivers
L_000002778f6e5688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002778f6e2590_0 .net *"_ivl_15", 1 0, L_000002778f6e5688;  1 drivers
v000002778f6e2950_0 .net *"_ivl_18", 31 0, L_000002778f740980;  1 drivers
L_000002778f6e56d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6e19b0_0 .net *"_ivl_21", 26 0, L_000002778f6e56d0;  1 drivers
L_000002778f6e5718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6e2f90_0 .net/2u *"_ivl_22", 31 0, L_000002778f6e5718;  1 drivers
v000002778f6e29f0_0 .net *"_ivl_24", 0 0, L_000002778f740a20;  1 drivers
L_000002778f6e5760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6e2d10_0 .net/2u *"_ivl_26", 31 0, L_000002778f6e5760;  1 drivers
v000002778f6e2a90_0 .net *"_ivl_28", 31 0, L_000002778f740ac0;  1 drivers
L_000002778f6e55b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6e24f0_0 .net *"_ivl_3", 26 0, L_000002778f6e55b0;  1 drivers
v000002778f6e2b30_0 .net *"_ivl_30", 6 0, L_000002778f740b60;  1 drivers
L_000002778f6e57a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002778f6e2090_0 .net *"_ivl_33", 1 0, L_000002778f6e57a8;  1 drivers
L_000002778f6e55f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6e1910_0 .net/2u *"_ivl_4", 31 0, L_000002778f6e55f8;  1 drivers
v000002778f6e2ef0_0 .net *"_ivl_6", 0 0, L_000002778f740700;  1 drivers
L_000002778f6e5640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002778f6e3030_0 .net/2u *"_ivl_8", 31 0, L_000002778f6e5640;  1 drivers
v000002778f6e1cd0_0 .net "clk", 0 0, v000002778f6e4960_0;  alias, 1 drivers
v000002778f6e2bd0_0 .net "display_data", 31 0, L_000002778f634d70;  alias, 1 drivers
v000002778f6e1d70_0 .var/i "i", 31 0;
v000002778f6e23b0 .array "regfile", 31 0, 31 0;
L_000002778f740200 .concat [ 5 27 0 0], L_000002778f73f440, L_000002778f6e55b0;
L_000002778f740700 .cmp/eq 32, L_000002778f740200, L_000002778f6e55f8;
L_000002778f740d40 .array/port v000002778f6e23b0, L_000002778f740840;
L_000002778f740840 .concat [ 5 2 0 0], L_000002778f73f440, L_000002778f6e5688;
L_000002778f7408e0 .functor MUXZ 32, L_000002778f740d40, L_000002778f6e5640, L_000002778f740700, C4<>;
L_000002778f740980 .concat [ 5 27 0 0], L_000002778f73e040, L_000002778f6e56d0;
L_000002778f740a20 .cmp/eq 32, L_000002778f740980, L_000002778f6e5718;
L_000002778f740ac0 .array/port v000002778f6e23b0, L_000002778f740b60;
L_000002778f740b60 .concat [ 5 2 0 0], L_000002778f73e040, L_000002778f6e57a8;
L_000002778f73ee00 .functor MUXZ 32, L_000002778f740ac0, L_000002778f6e5760, L_000002778f740a20, C4<>;
S_000002778f6df220 .scope module, "u_Result_Mux" "Result_Mux" 9 38, 18 1 0, S_000002778f6da6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result";
    .port_info 1 /INPUT 2 "ResultSrc";
    .port_info 2 /INPUT 32 "ALUResult";
    .port_info 3 /INPUT 32 "ReadData";
    .port_info 4 /INPUT 32 "PC_Plus_4";
v000002778f6e2770_0 .net "ALUResult", 31 0, v000002778f6de250_0;  alias, 1 drivers
v000002778f6e1b90_0 .net "PC_Plus_4", 31 0, L_000002778f73fee0;  alias, 1 drivers
v000002778f6e2810_0 .net "ReadData", 31 0, L_000002778f6349f0;  alias, 1 drivers
v000002778f6e1410_0 .net "Result", 31 0, L_000002778f73f260;  alias, 1 drivers
v000002778f6e1550_0 .net "ResultSrc", 1 0, v000002778f6dbf20_0;  alias, 1 drivers
L_000002778f6e57f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002778f6e1e10_0 .net/2u *"_ivl_0", 1 0, L_000002778f6e57f0;  1 drivers
v000002778f6e1690_0 .net *"_ivl_10", 0 0, L_000002778f73f080;  1 drivers
v000002778f6e1c30_0 .net *"_ivl_12", 31 0, L_000002778f73d280;  1 drivers
v000002778f6e2c70_0 .net *"_ivl_14", 31 0, L_000002778f73e9a0;  1 drivers
v000002778f6e2630_0 .net *"_ivl_2", 0 0, L_000002778f73f4e0;  1 drivers
L_000002778f6e5838 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002778f6e1eb0_0 .net/2u *"_ivl_4", 1 0, L_000002778f6e5838;  1 drivers
v000002778f6e2450_0 .net *"_ivl_6", 0 0, L_000002778f73e180;  1 drivers
L_000002778f6e5880 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002778f6e2130_0 .net/2u *"_ivl_8", 1 0, L_000002778f6e5880;  1 drivers
L_000002778f73f4e0 .cmp/eq 2, v000002778f6dbf20_0, L_000002778f6e57f0;
L_000002778f73e180 .cmp/eq 2, v000002778f6dbf20_0, L_000002778f6e5838;
L_000002778f73f080 .cmp/eq 2, v000002778f6dbf20_0, L_000002778f6e5880;
L_000002778f73d280 .functor MUXZ 32, v000002778f6de250_0, L_000002778f6349f0, L_000002778f73f080, C4<>;
L_000002778f73e9a0 .functor MUXZ 32, L_000002778f73d280, L_000002778f73fee0, L_000002778f73e180, C4<>;
L_000002778f73f260 .functor MUXZ 32, L_000002778f73e9a0, L_000002778f73fee0, L_000002778f73f4e0, C4<>;
    .scope S_000002778f60a490;
T_0 ;
    %wait E_000002778f652970;
    %load/vec4 v000002778f6d69f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002778f6d7a30_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002778f6d7a30_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002778f6d7a30_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002778f6d7a30_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6d73f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002778f6d7a30_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002778f60a300;
T_1 ;
    %wait E_000002778f652fb0;
    %load/vec4 v000002778f6d7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002778f6d6e50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002778f6d6950_0;
    %assign/vec4 v000002778f6d6e50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002778f5fe910;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002778f6d8e60_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002778f6d8e60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002778f6d8e60_0;
    %store/vec4a v000002778f6d9680, 4, 0;
    %load/vec4 v000002778f6d8e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002778f6d8e60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000002778f5fe910;
T_3 ;
    %wait E_000002778f651c30;
    %load/vec4 v000002778f6d7d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000002778f6d61d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002778f6d7cb0_0;
    %load/vec4 v000002778f6d61d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002778f6d9680, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002778f603200;
T_4 ;
    %wait E_000002778f652830;
    %load/vec4 v000002778f67cd90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002778f6d6270_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %load/vec4 v000002778f67cd90_0;
    %load/vec4 v000002778f6d6270_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v000002778f67cd90_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v000002778f6d75d0_0, 0, 1;
    %load/vec4 v000002778f67cd90_0;
    %load/vec4 v000002778f6d6270_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000002778f6d7670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6d6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6d6f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6d64f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002778f636860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6d68b0_0, 0, 1;
    %load/vec4 v000002778f64f4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002778f67cd90_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002778f6d6270_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000002778f6d7f30_0, 0, 33;
    %load/vec4 v000002778f6d7f30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002778f636860_0, 0, 32;
    %load/vec4 v000002778f6d7f30_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000002778f6d6bd0_0, 0, 1;
    %load/vec4 v000002778f67cd90_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000002778f6d6270_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000002778f636860_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000002778f67cd90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002778f6d6270_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000002778f636860_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v000002778f6d6f90_0, 0, 1;
    %jmp T_4.15;
T_4.3 ;
    %load/vec4 v000002778f67cd90_0;
    %load/vec4 v000002778f6d6270_0;
    %sub;
    %store/vec4 v000002778f636860_0, 0, 32;
    %load/vec4 v000002778f636860_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002778f6d68b0_0, 0, 1;
    %load/vec4 v000002778f67cd90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002778f6d6270_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000002778f636860_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000002778f67cd90_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000002778f6d6270_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000002778f636860_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v000002778f6d6f90_0, 0, 1;
    %jmp T_4.15;
T_4.4 ;
    %load/vec4 v000002778f67cd90_0;
    %load/vec4 v000002778f6d6270_0;
    %and;
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.5 ;
    %load/vec4 v000002778f67cd90_0;
    %load/vec4 v000002778f6d6270_0;
    %or;
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.6 ;
    %load/vec4 v000002778f67cd90_0;
    %load/vec4 v000002778f6d6270_0;
    %xor;
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002778f6d75d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002778f6d7670_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v000002778f67cd90_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v000002778f67cd90_0;
    %load/vec4 v000002778f6d6270_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v000002778f6d6270_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v000002778f67cd90_0;
    %ix/getv 4, v000002778f6d6270_0;
    %shiftr 4;
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v000002778f67cd90_0;
    %ix/getv 4, v000002778f6d6270_0;
    %shiftl 4;
    %store/vec4 v000002778f636860_0, 0, 32;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v000002778f636860_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002778f6d64f0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002778f6049a0;
T_5 ;
    %wait E_000002778f6526b0;
    %load/vec4 v000002778f67c1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67da10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67d150_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f67c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f67c4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67c430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f67d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f67d5b0_0, 0, 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002778f5c64f0;
T_6 ;
    %wait E_000002778f6527f0;
    %load/vec4 v000002778f67d510_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002778f67d510_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002778f67d510_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000002778f67d790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %load/vec4 v000002778f67cf70_0;
    %load/vec4 v000002778f67dab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v000002778f67cf70_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000002778f67d510_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.20, 4;
    %load/vec4 v000002778f67d790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.25;
T_6.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.25;
T_6.23 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
    %jmp T_6.25;
T_6.25 ;
    %pop/vec4 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002778f67dd30_0, 0, 4;
T_6.21 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002778f5cedd0;
T_7 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 563, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 10518803, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 33203, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 2197603, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 4293171, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 1147283, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 4261415651, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 131251, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 10526755, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %pushi/vec4 41091, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f67c570, 4, 0;
    %end;
    .thread T_7;
    .scope S_000002778f5cec40;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002778f67d470_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002778f67d470_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002778f67d470_0;
    %store/vec4a v000002778f67ddd0, 4, 0;
    %load/vec4 v000002778f67d470_0;
    %addi 1, 0, 32;
    %store/vec4 v000002778f67d470_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002778f5cec40;
T_9 ;
    %wait E_000002778f651c30;
    %load/vec4 v000002778f67cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002778f67d290_0;
    %load/vec4 v000002778f67d330_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002778f67ddd0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002778f66ed00;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dc2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbde0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc2e0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002778f66ed00;
T_11 ;
    %vpi_call 2 18 "$dumpfile", "RISCV_TopModule_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002778f66ed00 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000002778f66ed00;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v000002778f6dbde0_0;
    %inv;
    %store/vec4 v000002778f6dbde0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_000002778f6e01c0;
T_13 ;
    %wait E_000002778f652c30;
    %load/vec4 v000002778f6dd8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002778f6de1b0_0, 0, 32;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002778f6de1b0_0, 0, 32;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002778f6de1b0_0, 0, 32;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002778f6de1b0_0, 0, 32;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002778f6dd5d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002778f6de1b0_0, 0, 32;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002778f6e0350;
T_14 ;
    %wait E_000002778f652bb0;
    %load/vec4 v000002778f6dda30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002778f6ddf30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002778f6dd7b0_0;
    %assign/vec4 v000002778f6ddf30_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002778f6e04e0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002778f6e1d70_0, 0, 32;
T_15.0 ;
    %load/vec4 v000002778f6e1d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002778f6e1d70_0;
    %store/vec4a v000002778f6e23b0, 4, 0;
    %load/vec4 v000002778f6e1d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002778f6e1d70_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_000002778f6e04e0;
T_16 ;
    %wait E_000002778f652a30;
    %load/vec4 v000002778f6e2e50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v000002778f6e1a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000002778f6e1f50_0;
    %load/vec4 v000002778f6e1a50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002778f6e23b0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002778f6da830;
T_17 ;
    %wait E_000002778f653070;
    %load/vec4 v000002778f6de9d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002778f6dddf0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %load/vec4 v000002778f6de9d0_0;
    %load/vec4 v000002778f6dddf0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v000002778f6de9d0_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v000002778f6dd850_0, 0, 1;
    %load/vec4 v000002778f6de9d0_0;
    %load/vec4 v000002778f6dddf0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000002778f6dd490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6ddfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6de750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dd350_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6de6b0_0, 0, 1;
    %load/vec4 v000002778f6de570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002778f6de9d0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002778f6dddf0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000002778f6de070_0, 0, 33;
    %load/vec4 v000002778f6de070_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %load/vec4 v000002778f6de070_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000002778f6ddfd0_0, 0, 1;
    %load/vec4 v000002778f6de9d0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000002778f6dddf0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000002778f6de250_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000002778f6de9d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002778f6dddf0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000002778f6de250_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v000002778f6de750_0, 0, 1;
    %jmp T_17.15;
T_17.3 ;
    %load/vec4 v000002778f6de9d0_0;
    %load/vec4 v000002778f6dddf0_0;
    %sub;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %load/vec4 v000002778f6de250_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002778f6de6b0_0, 0, 1;
    %load/vec4 v000002778f6de9d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002778f6dddf0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000002778f6de250_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000002778f6de9d0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000002778f6dddf0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000002778f6de250_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v000002778f6de750_0, 0, 1;
    %jmp T_17.15;
T_17.4 ;
    %load/vec4 v000002778f6de9d0_0;
    %load/vec4 v000002778f6dddf0_0;
    %and;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.5 ;
    %load/vec4 v000002778f6de9d0_0;
    %load/vec4 v000002778f6dddf0_0;
    %or;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.6 ;
    %load/vec4 v000002778f6de9d0_0;
    %load/vec4 v000002778f6dddf0_0;
    %xor;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.7 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002778f6dd850_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002778f6dd490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.9 ;
    %load/vec4 v000002778f6de9d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.10 ;
    %load/vec4 v000002778f6de9d0_0;
    %load/vec4 v000002778f6dddf0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.11 ;
    %load/vec4 v000002778f6dddf0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.12 ;
    %load/vec4 v000002778f6de9d0_0;
    %ix/getv 4, v000002778f6dddf0_0;
    %shiftr 4;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.13 ;
    %load/vec4 v000002778f6de9d0_0;
    %ix/getv 4, v000002778f6dddf0_0;
    %shiftl 4;
    %store/vec4 v000002778f6de250_0, 0, 32;
    %jmp T_17.15;
T_17.15 ;
    %pop/vec4 1;
    %load/vec4 v000002778f6de250_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002778f6dd350_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002778f6da510;
T_18 ;
    %wait E_000002778f652ff0;
    %load/vec4 v000002778f6dc4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dc100_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002778f6dcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dbe80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002778f6dbf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6dc060_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002778f6dbca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002778f6db520_0, 0, 1;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002778f6dae70;
T_19 ;
    %wait E_000002778f652a70;
    %load/vec4 v000002778f6dcd80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002778f6dcd80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v000002778f6dcd80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v000002778f6dba20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.15;
T_19.6 ;
    %load/vec4 v000002778f6db480_0;
    %load/vec4 v000002778f6dd0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_19.16, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_19.17, 8;
T_19.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_19.17, 8;
 ; End of false expr.
    %blend;
T_19.17;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.15;
T_19.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.15;
T_19.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.15;
T_19.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.15;
T_19.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.15;
T_19.11 ;
    %load/vec4 v000002778f6db480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.18, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_19.19, 8;
T_19.18 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_19.19, 8;
 ; End of false expr.
    %blend;
T_19.19;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.15;
T_19.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.15;
T_19.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.15;
T_19.15 ;
    %pop/vec4 1;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v000002778f6dcd80_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_19.20, 4;
    %load/vec4 v000002778f6dba20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.25;
T_19.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.25;
T_19.23 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
    %jmp T_19.25;
T_19.25 ;
    %pop/vec4 1;
    %jmp T_19.21;
T_19.20 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002778f6db3e0_0, 0, 4;
T_19.21 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002778f6dab50;
T_20 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 563, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 10518803, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 33203, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 2197603, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 4293171, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 1147283, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 4261415651, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 131251, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 10526755, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %pushi/vec4 41091, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002778f6db700, 4, 0;
    %end;
    .thread T_20;
    .scope S_000002778f6db000;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002778f6dbc00_0, 0, 32;
T_21.0 ;
    %load/vec4 v000002778f6dbc00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002778f6dbc00_0;
    %store/vec4a v000002778f6dc9c0, 4, 0;
    %load/vec4 v000002778f6dbc00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002778f6dbc00_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_000002778f6db000;
T_22 ;
    %wait E_000002778f652a30;
    %load/vec4 v000002778f6db980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000002778f6dbd40_0;
    %load/vec4 v000002778f6dce20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002778f6dc9c0, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002778f5e1900;
T_23 ;
    %wait E_000002778f652870;
    %load/vec4 v000002778f6e4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002778f6e4960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002778f6e4000_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002778f6e4000_0;
    %cmpi/e 49999999, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v000002778f6e4960_0;
    %inv;
    %assign/vec4 v000002778f6e4960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002778f6e4000_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000002778f6e4000_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002778f6e4000_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002778f5e1900;
T_24 ;
    %wait E_000002778f652870;
    %load/vec4 v000002778f6e4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002778f6e43c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000002778f6e4be0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000002778f6e43c0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002778f5e1900;
T_25 ;
    %wait E_000002778f652870;
    %load/vec4 v000002778f6e4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002778f6e4dc0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002778f6e4dc0_0;
    %addi 1, 0, 20;
    %assign/vec4 v000002778f6e4dc0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002778f5e1900;
T_26 ;
    %wait E_000002778f652ab0;
    %load/vec4 v000002778f6e3560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002778f6e41e0_0, 0, 4;
    %load/vec4 v000002778f6e43c0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v000002778f6e3f60_0, 0, 4;
    %jmp T_26.4;
T_26.1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000002778f6e41e0_0, 0, 4;
    %load/vec4 v000002778f6e43c0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v000002778f6e3f60_0, 0, 4;
    %jmp T_26.4;
T_26.2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002778f6e41e0_0, 0, 4;
    %load/vec4 v000002778f6e43c0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v000002778f6e3f60_0, 0, 4;
    %jmp T_26.4;
T_26.3 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002778f6e41e0_0, 0, 4;
    %load/vec4 v000002778f6e43c0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v000002778f6e3f60_0, 0, 4;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002778f5e1900;
T_27 ;
    %wait E_000002778f6526f0;
    %load/vec4 v000002778f6e3f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v000002778f6e3ba0_0, 0, 7;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "RISCV_TopModule_tb.v";
    "RISCV_TopModule.v";
    "Data_Memory.v";
    "Instruction_Memory.v";
    "controlpath.v";
    "ALUDecoder.v";
    "Main_Decoder.v";
    "datapath.v";
    "ALU32.v";
    "ALU_Mux.v";
    "Dff.v";
    "Extend.v";
    "PC_Mux.v";
    "PC_Plus_4.v";
    "PC_Target.v";
    "ResgisterFile.v";
    "Result_Mux.v";
    "LCDSEVEN.v";
