INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_axi_top glbl -prj myproject_axi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject_axi -debug wave 
Multi-threading is on. Using 54 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_axi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_9ns_16s_25_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_9ns_16s_25_2_0_MulnS_5
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_9ns_16s_25_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_8ns_16s_24_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_8ns_16s_24_2_0_MulnS_2
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_8ns_16s_24_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_8s_16s_24_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_8s_16s_24_2_0_MulnS_7
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_8s_16s_24_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mux_42_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mux_42_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_11ns_16s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_11ns_16s_26_2_0_MulnS_0
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_11ns_16s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_10s_16s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_10s_16s_26_2_0_MulnS_3
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_10s_16s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_shl_64ns_32ns_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_lshr_32ns_32ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_fpext_32ns_64_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_fpext_32ns_64_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_7ns_16s_23_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_7ns_16s_23_2_0_MulnS_4
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_7ns_16s_23_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_10ns_16s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_10ns_16s_26_2_0_MulnS_1
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_10ns_16s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_9s_16s_25_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_9s_16s_25_2_0_MulnS_6
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_9s_16s_25_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_ashr_54ns_32ns_54_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/ip/xil_defaultlib/myproject_axi_ap_fpext_1_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myproject_axi_ap_fpext_1_no_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/ip/xil_defaultlib/myproject_axi_ap_fpext_1_no_dsp_32.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg
Compiling package floating_point_v7_1_9.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling module xil_defaultlib.myproject_axi_mul_11ns_16s_26_2_...
Compiling module xil_defaultlib.myproject_axi_mul_11ns_16s_26_2_...
Compiling module xil_defaultlib.myproject_axi_mul_10ns_16s_26_2_...
Compiling module xil_defaultlib.myproject_axi_mul_10ns_16s_26_2_...
Compiling module xil_defaultlib.myproject_axi_mul_8ns_16s_24_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_8ns_16s_24_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_10s_16s_26_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_10s_16s_26_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_7ns_16s_23_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_7ns_16s_23_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_9ns_16s_25_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_9ns_16s_25_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_9s_16s_25_2_0_...
Compiling module xil_defaultlib.myproject_axi_mul_9s_16s_25_2_0(...
Compiling module xil_defaultlib.myproject_axi_mul_8s_16s_24_2_0_...
Compiling module xil_defaultlib.myproject_axi_mul_8s_16s_24_2_0(...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.myproject
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture myproject_axi_ap_fpext_1_no_dsp_32_arch of entity xil_defaultlib.myproject_axi_ap_fpext_1_no_dsp_32 [myproject_axi_ap_fpext_1_no_dsp_...]
Compiling module xil_defaultlib.myproject_axi_fpext_32ns_64_3_1(...
Compiling module xil_defaultlib.myproject_axi_ashr_54ns_32ns_54_...
Compiling module xil_defaultlib.myproject_axi_mux_42_16_1_1(ID=1...
Compiling module xil_defaultlib.myproject_axi_lshr_32ns_32ns_32_...
Compiling module xil_defaultlib.myproject_axi_shl_64ns_32ns_64_2...
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.myproject_axi
Compiling module xil_defaultlib.fifo(WIDTH=32)
Compiling module xil_defaultlib.fifo(WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_in_r
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.apatb_myproject_axi_top
Compiling module work.glbl
Built simulation snapshot myproject_axi
