Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Student/Desktop/nf2/152a/ddr2/tb_isim_beh.exe -prj C:/Users/Student/Desktop/nf2/152a/ddr2/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr2/timer_1ms.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr2/lfsr.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr2/clk_pixel.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr2/vga_sync.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr2/graphic.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr2/debounce.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr2/main.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr2/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160280 KB
Fuse CPU Usage: 171 ms
Compiling module clk_pixel
Compiling module vga_sync_default
Compiling module timer_1ms
Compiling module debounce
Compiling module lfsr
Compiling module graphic
Compiling module main
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/Student/Desktop/nf2/152a/ddr2/tb_isim_beh.exe
Fuse Memory Usage: 165756 KB
Fuse CPU Usage: 281 ms
