20:06:14 INFO  : Registering command handlers for SDK TCF services
20:06:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\temp_xsdb_launch_script.tcl
20:06:19 INFO  : XSCT server has started successfully.
20:06:19 INFO  : Successfully done setting XSCT server connection channel  
20:06:21 INFO  : Successfully done setting SDK workspace  
20:06:21 INFO  : Processing command line option -hwspec C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper.hdf.
20:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:41 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
20:08:41 INFO  : 'jtag frequency' command is executed.
20:08:41 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
20:08:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:08:44 INFO  : Context for 'APU' is selected.
20:08:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:44 INFO  : Context for 'APU' is selected.
20:08:45 INFO  : 'stop' command is executed.
20:08:46 INFO  : 'ps7_init' command is executed.
20:08:46 INFO  : 'ps7_post_config' command is executed.
20:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:48 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1
fpga -file C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:48 INFO  : Memory regions updated for context APU
20:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:49 INFO  : 'con' command is executed.
20:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

20:08:49 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
20:17:30 INFO  : Disconnected from the channel tcfchan#1.
20:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:31 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
20:17:32 INFO  : 'jtag frequency' command is executed.
20:17:32 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
20:17:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:17:33 INFO  : Context for 'APU' is selected.
20:17:35 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:35 INFO  : Context for 'APU' is selected.
20:17:35 INFO  : 'stop' command is executed.
20:17:36 INFO  : 'ps7_init' command is executed.
20:17:36 INFO  : 'ps7_post_config' command is executed.
20:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:36 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1
fpga -file C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:36 INFO  : Memory regions updated for context APU
20:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:36 INFO  : 'con' command is executed.
20:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

20:17:36 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
20:22:40 INFO  : Disconnected from the channel tcfchan#2.
20:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:42 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
20:22:42 INFO  : 'jtag frequency' command is executed.
20:22:42 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
20:22:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:22:43 INFO  : Context for 'APU' is selected.
20:22:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:45 INFO  : Context for 'APU' is selected.
20:22:45 INFO  : 'stop' command is executed.
20:22:46 INFO  : 'ps7_init' command is executed.
20:22:46 INFO  : 'ps7_post_config' command is executed.
20:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:46 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1
fpga -file C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:46 INFO  : Memory regions updated for context APU
20:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:46 INFO  : 'con' command is executed.
20:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

20:22:46 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
20:24:46 INFO  : Disconnected from the channel tcfchan#3.
20:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
20:24:47 INFO  : 'fpga -state' command is executed.
20:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:47 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
20:24:47 INFO  : 'jtag frequency' command is executed.
20:24:47 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:48 INFO  : Context for 'APU' is selected.
20:24:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:49 INFO  : Context for 'APU' is selected.
20:24:49 INFO  : 'stop' command is executed.
20:24:50 INFO  : 'ps7_init' command is executed.
20:24:50 INFO  : 'ps7_post_config' command is executed.
20:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:50 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:50 INFO  : Memory regions updated for context APU
20:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:50 INFO  : 'con' command is executed.
20:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

20:24:50 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
20:25:24 INFO  : Disconnected from the channel tcfchan#4.
20:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
20:25:26 INFO  : 'fpga -state' command is executed.
20:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:26 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
20:25:26 INFO  : 'jtag frequency' command is executed.
20:25:26 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:26 INFO  : Context for 'APU' is selected.
20:25:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:28 INFO  : Context for 'APU' is selected.
20:25:28 INFO  : 'stop' command is executed.
20:25:29 INFO  : 'ps7_init' command is executed.
20:25:29 INFO  : 'ps7_post_config' command is executed.
20:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:29 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:29 INFO  : Memory regions updated for context APU
20:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:29 INFO  : 'con' command is executed.
20:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

20:25:29 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
20:27:27 INFO  : Disconnected from the channel tcfchan#5.
20:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
20:27:28 INFO  : 'fpga -state' command is executed.
20:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:29 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
20:27:29 INFO  : 'jtag frequency' command is executed.
20:27:29 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:29 INFO  : Context for 'APU' is selected.
20:27:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:31 INFO  : Context for 'APU' is selected.
20:27:31 INFO  : 'stop' command is executed.
20:27:31 INFO  : 'ps7_init' command is executed.
20:27:31 INFO  : 'ps7_post_config' command is executed.
20:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:32 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:32 INFO  : Memory regions updated for context APU
20:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:32 INFO  : 'con' command is executed.
20:27:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

20:27:32 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
20:29:48 INFO  : Disconnected from the channel tcfchan#6.
20:29:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:49 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
20:29:49 INFO  : 'jtag frequency' command is executed.
20:29:49 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
20:29:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:29:51 INFO  : Context for 'APU' is selected.
20:29:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:53 INFO  : Context for 'APU' is selected.
20:29:53 INFO  : 'stop' command is executed.
20:29:53 INFO  : 'ps7_init' command is executed.
20:29:53 INFO  : 'ps7_post_config' command is executed.
20:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:54 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1
fpga -file C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:54 INFO  : Memory regions updated for context APU
20:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:54 INFO  : 'con' command is executed.
20:29:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

20:29:54 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
20:39:47 INFO  : Disconnected from the channel tcfchan#7.
20:39:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
20:39:48 INFO  : 'fpga -state' command is executed.
20:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:48 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
20:39:48 INFO  : 'jtag frequency' command is executed.
20:39:48 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:48 INFO  : Context for 'APU' is selected.
20:39:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:50 INFO  : Context for 'APU' is selected.
20:39:50 INFO  : 'stop' command is executed.
20:39:51 INFO  : 'ps7_init' command is executed.
20:39:51 INFO  : 'ps7_post_config' command is executed.
20:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:51 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:51 INFO  : Memory regions updated for context APU
20:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:51 INFO  : 'con' command is executed.
20:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

20:39:51 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
20:42:03 INFO  : Disconnected from the channel tcfchan#8.
20:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
20:42:05 INFO  : 'fpga -state' command is executed.
20:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:05 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
20:42:05 INFO  : 'jtag frequency' command is executed.
20:42:05 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:05 INFO  : Context for 'APU' is selected.
20:42:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:42:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:07 INFO  : Context for 'APU' is selected.
20:42:07 INFO  : 'stop' command is executed.
20:42:08 INFO  : 'ps7_init' command is executed.
20:42:08 INFO  : 'ps7_post_config' command is executed.
20:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:08 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:08 INFO  : Memory regions updated for context APU
20:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:08 INFO  : 'con' command is executed.
20:42:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

20:42:08 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
21:24:49 INFO  : Disconnected from the channel tcfchan#9.
15:50:51 INFO  : Registering command handlers for SDK TCF services
15:50:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\temp_xsdb_launch_script.tcl
15:50:55 INFO  : XSCT server has started successfully.
15:50:58 INFO  : Processing command line option -hwspec C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper.hdf.
15:50:58 INFO  : Successfully done setting XSCT server connection channel  
15:50:58 INFO  : Successfully done setting SDK workspace  
15:50:58 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:49 INFO  : Jtag cable 'Digilent Arty Z7 003017B7EDF5A' is selected.
15:51:49 INFO  : 'jtag frequency' command is executed.
15:51:49 INFO  : Sourcing of 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1' command is executed.
15:51:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:51:52 INFO  : Context for 'APU' is selected.
15:51:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:52 INFO  : Context for 'APU' is selected.
15:51:53 INFO  : 'stop' command is executed.
15:51:54 INFO  : 'ps7_init' command is executed.
15:51:54 INFO  : 'ps7_post_config' command is executed.
15:51:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:56 INFO  : The application 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A" && level==0} -index 1
fpga -file C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
loadhw -hw C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
dow C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.sdk/system/Debug/system.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:56 INFO  : Memory regions updated for context APU
15:51:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:57 INFO  : 'con' command is executed.
15:51:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B7EDF5A"} -index 0
con
----------------End of Script----------------

15:51:57 INFO  : Launch script is exported to file 'C:\Xilinx\MyS_workspace\LedController\Sintesis\LedController\LedController.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_system.elf_on_local.tcl'
15:53:38 INFO  : Disconnected from the channel tcfchan#1.
