; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_20(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %8 = shl i32 %7, 8, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 1, !dbg !12
  %11 = and i32 %10, 254, !dbg !12
  %12 = or disjoint i32 %8, %11, !dbg !13
  %13 = icmp slt i32 %12, 7680, !dbg !14
  %.frozen = freeze i32 %12, !dbg !15
  %14 = sdiv i32 %.frozen, 16, !dbg !15
  %15 = srem i32 %14, 120, !dbg !16
  %16 = mul i32 %14, 16, !dbg !17
  %.decomposed = sub i32 %.frozen, %16, !dbg !17
  %.frozen6 = freeze i32 %12, !dbg !18
  %17 = sdiv i32 %.frozen6, 1920, !dbg !18
  %18 = mul i32 %17, 1920, !dbg !19
  %.decomposed7 = sub i32 %.frozen6, %18, !dbg !19
  %19 = icmp slt i32 %15, 96, !dbg !20
  %20 = icmp slt i32 %15, 72, !dbg !21
  %21 = icmp slt i32 %15, 48, !dbg !22
  %22 = add nsw i32 %.decomposed, 16384, !dbg !23
  %23 = shl nsw i32 %15, 4, !dbg !24
  %24 = add nsw i32 %23, %22, !dbg !25
  %25 = mul i32 %17, 17152, !dbg !26
  %26 = add i32 %24, %25, !dbg !27
  %27 = sext i32 %26 to i64, !dbg !28
  %28 = getelementptr float, ptr addrspace(1) %0, i64 %27, !dbg !28
  %29 = and i1 %13, %21, !dbg !29
  %30 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %28, i1 %29, i32 0, i1 %29, i32 0, i1 %29) #1, !dbg !30
  %31 = extractvalue { i32, i32 } %30, 0, !dbg !30
  %32 = extractvalue { i32, i32 } %30, 1, !dbg !30
  %33 = add nsw i32 %15, -48, !dbg !31
  %34 = icmp ult i32 %33, 24, !dbg !31
  %35 = mul i32 %17, 16768, !dbg !32
  %36 = add nsw i32 %24, -768, !dbg !33
  %37 = add i32 %36, %35, !dbg !34
  %38 = sext i32 %37 to i64, !dbg !35
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !35
  %40 = and i1 %13, %34, !dbg !36
  %41 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %39, i1 %40, i32 0, i1 %40, i32 0, i1 %40) #1, !dbg !37
  %42 = extractvalue { i32, i32 } %41, 0, !dbg !37
  %43 = extractvalue { i32, i32 } %41, 1, !dbg !37
  %.v = select i1 %21, i32 %31, i32 %42, !dbg !38
  %.v1 = select i1 %21, i32 %32, i32 %43, !dbg !38
  %44 = add nsw i32 %15, -72, !dbg !39
  %45 = icmp ult i32 %44, 24, !dbg !39
  %46 = add nsw i32 %24, -1152, !dbg !40
  %47 = add i32 %46, %35, !dbg !41
  %48 = sext i32 %47 to i64, !dbg !42
  %49 = getelementptr float, ptr addrspace(1) %2, i64 %48, !dbg !42
  %50 = and i1 %13, %45, !dbg !43
  %51 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %49, i1 %50, i32 0, i1 %50, i32 0, i1 %50) #1, !dbg !44
  %52 = extractvalue { i32, i32 } %51, 0, !dbg !44
  %53 = extractvalue { i32, i32 } %51, 1, !dbg !44
  %.v2 = select i1 %20, i32 %.v, i32 %52, !dbg !45
  %.v3 = select i1 %20, i32 %.v1, i32 %53, !dbg !45
  %54 = icmp sgt i32 %15, 95, !dbg !46
  %55 = add nsw i32 %24, -1536, !dbg !47
  %56 = add i32 %55, %35, !dbg !48
  %57 = sext i32 %56 to i64, !dbg !49
  %58 = getelementptr float, ptr addrspace(1) %3, i64 %57, !dbg !49
  %59 = and i1 %13, %54, !dbg !50
  %60 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %58, i1 %59, i32 0, i1 %59, i32 0, i1 %59) #1, !dbg !51
  %61 = extractvalue { i32, i32 } %60, 0, !dbg !51
  %62 = extractvalue { i32, i32 } %60, 1, !dbg !51
  %.v4 = select i1 %19, i32 %.v2, i32 %61, !dbg !52
  %.v5 = select i1 %19, i32 %.v3, i32 %62, !dbg !52
  %63 = mul i32 %17, 18304, !dbg !53
  %64 = add i32 %63, %.decomposed7, !dbg !54
  %65 = sext i32 %64 to i64, !dbg !55
  %66 = getelementptr float, ptr addrspace(1) %4, i64 %65, !dbg !55
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.v4, i32 %.v5, ptr addrspace(1) %66, i1 %13) #1, !dbg !56
  ret void, !dbg !57
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "crkbljowexz2kd7x72gakf34oq3gkiydb5s7a7ds4ij47jibq26j.py", directory: "inductor_cache/rk")
!4 = !{ptr @triton_poi_fused_cat_20, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_20, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_20", linkageName: "triton_poi_fused_cat_20", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 27, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 27, column: 19, scope: !7)
!20 = !DILocation(line: 32, column: 18, scope: !7)
!21 = !DILocation(line: 37, column: 18, scope: !7)
!22 = !DILocation(line: 43, column: 20, scope: !7)
!23 = !DILocation(line: 45, column: 39, scope: !7)
!24 = !DILocation(line: 45, column: 48, scope: !7)
!25 = !DILocation(line: 45, column: 44, scope: !7)
!26 = !DILocation(line: 45, column: 60, scope: !7)
!27 = !DILocation(line: 45, column: 54, scope: !7)
!28 = !DILocation(line: 45, column: 31, scope: !7)
!29 = !DILocation(line: 45, column: 73, scope: !7)
!30 = !DILocation(line: 45, column: 65, scope: !7)
!31 = !DILocation(line: 49, column: 20, scope: !7)
!32 = !DILocation(line: 50, column: 70, scope: !7)
!33 = !DILocation(line: 50, column: 44, scope: !7)
!34 = !DILocation(line: 50, column: 64, scope: !7)
!35 = !DILocation(line: 50, column: 31, scope: !7)
!36 = !DILocation(line: 50, column: 83, scope: !7)
!37 = !DILocation(line: 50, column: 75, scope: !7)
!38 = !DILocation(line: 51, column: 35, scope: !7)
!39 = !DILocation(line: 57, column: 20, scope: !7)
!40 = !DILocation(line: 58, column: 44, scope: !7)
!41 = !DILocation(line: 58, column: 64, scope: !7)
!42 = !DILocation(line: 58, column: 31, scope: !7)
!43 = !DILocation(line: 58, column: 83, scope: !7)
!44 = !DILocation(line: 58, column: 75, scope: !7)
!45 = !DILocation(line: 59, column: 34, scope: !7)
!46 = !DILocation(line: 62, column: 20, scope: !7)
!47 = !DILocation(line: 65, column: 44, scope: !7)
!48 = !DILocation(line: 65, column: 62, scope: !7)
!49 = !DILocation(line: 65, column: 31, scope: !7)
!50 = !DILocation(line: 65, column: 81, scope: !7)
!51 = !DILocation(line: 65, column: 73, scope: !7)
!52 = !DILocation(line: 0, scope: !7)
!53 = !DILocation(line: 67, column: 36, scope: !7)
!54 = !DILocation(line: 67, column: 30, scope: !7)
!55 = !DILocation(line: 67, column: 25, scope: !7)
!56 = !DILocation(line: 67, column: 48, scope: !7)
!57 = !DILocation(line: 67, column: 4, scope: !7)
