Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto b671d3b3ca014f1aa104d2114834e438 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/SignExtend.v:15]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/SignExtend.v:17]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_2to1_sa.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ALUResult [D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/Main.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/Main.v" Line 2. Module Main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/PC.v" Line 8. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/PCAddFour.v" Line 4. Module PCAddFour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/InstructionMEM.v" Line 6. Module InstructionMEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/IR.v" Line 6. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/PCJump.v" Line 6. Module PCJump doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_3to1.v" Line 7. Module DataSelector_3to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/RegFile.v" Line 10. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/ADR.v" Line 5. Module ADR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/BDR.v" Line 5. Module BDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/SignExtend.v" Line 5. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_2to1_sa.v" Line 6. Module DataSelector_2to1_sa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_2to1.v" Line 6. Module DataSelector_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/ALUoutDR.v" Line 5. Module ALUoutDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataMEM.v" Line 6. Module DataMEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_2to1.v" Line 6. Module DataSelector_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DBDR.v" Line 5. Module DBDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_2to1.v" Line 6. Module DataSelector_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/PCAddImm.v" Line 5. Module PCAddImm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_4to1.v" Line 8. Module DataSelector_4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/ControlUnit.v" Line 7. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DFlipFlop.v" Line 6. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/NextState.v" Line 5. Module NextState doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/OutputFunc.v" Line 17. Module OutputFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/Main.v" Line 2. Module Main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/PC.v" Line 8. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/PCAddFour.v" Line 4. Module PCAddFour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/InstructionMEM.v" Line 6. Module InstructionMEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/IR.v" Line 6. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/PCJump.v" Line 6. Module PCJump doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_3to1.v" Line 7. Module DataSelector_3to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/RegFile.v" Line 10. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/ADR.v" Line 5. Module ADR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/BDR.v" Line 5. Module BDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/SignExtend.v" Line 5. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_2to1_sa.v" Line 6. Module DataSelector_2to1_sa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_2to1.v" Line 6. Module DataSelector_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/ALUoutDR.v" Line 5. Module ALUoutDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataMEM.v" Line 6. Module DataMEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_2to1.v" Line 6. Module DataSelector_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DBDR.v" Line 5. Module DBDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_2to1.v" Line 6. Module DataSelector_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/PCAddImm.v" Line 5. Module PCAddImm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DataSelector_4to1.v" Line 8. Module DataSelector_4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/ControlUnit.v" Line 7. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/DFlipFlop.v" Line 6. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/NextState.v" Line 5. Module NextState doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Mul_CPU_test/Mul_CPU_test.srcs/sources_1/new/OutputFunc.v" Line 17. Module OutputFunc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.InstructionMEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.PCJump
Compiling module xil_defaultlib.DataSelector_3to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.DataSelector_2to1_sa
Compiling module xil_defaultlib.DataSelector_2to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.PCAddImm
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunc
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
