<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Soundlie: Hardware Descriptive Code: rtl Architecture  Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Soundlie: Hardware Descriptive Code
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Sound Effects for the Street Musician</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="../../inherits.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d9/d94/classsdctrl64.html">sdctrl64</a></li><li class="navelem"><a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html">rtl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Attributes">Attributes</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">rtl Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a6a4c217aa7794c172eb79687f0053502"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a4c217aa7794c172eb79687f0053502"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a6a4c217aa7794c172eb79687f0053502">ctrl</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">rst</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ahbsi</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">sdi</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rbdrive</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aa7f3e608064cedcfc73aeef3dcbaf4cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7f3e608064cedcfc73aeef3dcbaf4cc"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#aa7f3e608064cedcfc73aeef3dcbaf4cc">regs</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aea7e5b6db4ff7b3956dbe53d1f8bc398"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea7e5b6db4ff7b3956dbe53d1f8bc398"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#aea7e5b6db4ff7b3956dbe53d1f8bc398">nregs</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a3a9029908024bfa4fc5aa6b1bef158bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a9029908024bfa4fc5aa6b1bef158bc"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a3a9029908024bfa4fc5aa6b1bef158bc">WPROTEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">wprot</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a18a70ec1202009b5120fee4a3d52fbab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18a70ec1202009b5120fee4a3d52fbab"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a18a70ec1202009b5120fee4a3d52fbab">SDINVCLK</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">invclk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af3fb5bc24e7ae94f43f7299454a720ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3fb5bc24e7ae94f43f7299454a720ca"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#af3fb5bc24e7ae94f43f7299454a720ca">REVISION</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae0f0a0233ae45ace7242411f66ea13a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0f0a0233ae45ace7242411f66ea13a2"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#ae0f0a0233ae45ace7242411f66ea13a2">PM_PD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 001 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac20c41e363e8e46721b84257cbdcac69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac20c41e363e8e46721b84257cbdcac69"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#ac20c41e363e8e46721b84257cbdcac69">PM_SR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 010 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a78f81f0d4970ff27899a5866a62471f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78f81f0d4970ff27899a5866a62471f7"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a78f81f0d4970ff27899a5866a62471f7">PM_DPD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 101 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af63aa7bd9be1358e2d6b3b4dfcf7d6eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af63aa7bd9be1358e2d6b3b4dfcf7d6eb"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#af63aa7bd9be1358e2d6b3b4dfcf7d6eb">std_rammask</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">Std_Logic_Vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">20</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">Conv_Std_Logic_Vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">hmask</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1ebbdb751eb4202b4d2b98e3a6ed999a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ebbdb751eb4202b4d2b98e3a6ed999a"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a1ebbdb751eb4202b4d2b98e3a6ed999a">hconfig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ahb_config_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">ahb_device_reg</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">VENDOR_GAISLER</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">GAISLER_SDCTRL64</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">REVISION</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">ahb_membar</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">haddr</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">hmask</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">ahb_iobar</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ioaddr</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">iomask</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">zero32</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a5036c20af75b6012cb6b0f24ee74c2c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5036c20af75b6012cb6b0f24ee74c2c9"></a>
<b><a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a5036c20af75b6012cb6b0f24ee74c2c9">mcycletype</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">midle</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">active</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">leadout</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a388f717d49931dfd65fc0564ca1dc100"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a388f717d49931dfd65fc0564ca1dc100"></a>
<b><a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a388f717d49931dfd65fc0564ca1dc100">sdcycletype</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">act1</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">act2</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">act3</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd2</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd3</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd4</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd5</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd6</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd7</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd8</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wr1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wr2</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wr3</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wr4</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wr5</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">sidle</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">sref</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">pd</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">dpd</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a6a6203499272514eece0f1a55c7d4507"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a6203499272514eece0f1a55c7d4507"></a>
<b><a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a6a6203499272514eece0f1a55c7d4507">icycletype</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">iidle</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">pre</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ref</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">lmode</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">emode</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">finish</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8f1d25de1cd67b8bebfb835dfac4f6cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f1d25de1cd67b8bebfb835dfac4f6cb"></a>
<b>record: <a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a8f1d25de1cd67b8bebfb835dfac4f6cb">sdram_cfg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">command</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%csize</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%bsize</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%casdel</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%trfc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%trp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%refresh</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">14%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%renable</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mobileen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ds</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%tcsr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%pasr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">5%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%pmode</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%txsr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%cke</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a83bbc54434a9682240989ec5e65af088"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83bbc54434a9682240989ec5e65af088"></a>
<b>record: <a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a83bbc54434a9682240989ec5e65af088">reg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">hready</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%hsel</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%bdrive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%nbdrive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%burst</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wprothit</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hio</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%startsd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mstate</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">mcycletype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sdstate</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">sdcycletype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%cmstate</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">mcycletype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%istate</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">icycletype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%icnt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%haddr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hrdata</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">63%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hwdata</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">63%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hwrite</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%htrans</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hresp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%size</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%cfg</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">sdram_cfg_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%trfc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%refresh</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">14%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sdcsn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sdwen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rasn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%casn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%dqm</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%address</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">16%%%downto%%%1</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%idlecnt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sref_tmpcom</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%pwron</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a5724b6e0c97a93c8b63f44397aba1504"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5724b6e0c97a93c8b63f44397aba1504"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a5724b6e0c97a93c8b63f44397aba1504">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">reg_type</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6ca30a232c71788e0bd1a0f6c31bceea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ca30a232c71788e0bd1a0f6c31bceea"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a6ca30a232c71788e0bd1a0f6c31bceea">ri</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">reg_type</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a94cfc068733e559a24407ea188dfa623"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94cfc068733e559a24407ea188dfa623"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a94cfc068733e559a24407ea188dfa623">rbdrive</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad65a0940441aca8e9dbbdde9a1773bf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad65a0940441aca8e9dbbdde9a1773bf6"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#ad65a0940441aca8e9dbbdde9a1773bf6">ribdrive</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:af285464f6ef26e914ff9f9f715fb4a6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af285464f6ef26e914ff9f9f715fb4a6a"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#af285464f6ef26e914ff9f9f715fb4a6a">syn_preserve</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9cc47cacbfce480bc9c5bfce4b75ded9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cc47cacbfce480bc9c5bfce4b75ded9"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#a9cc47cacbfce480bc9c5bfce4b75ded9">syn_preserve</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">rbdrive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:acc6b2c6c9f85f90e08b01fb364af1a87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc6b2c6c9f85f90e08b01fb364af1a87"></a>
<a class="el" href="../../d9/d32/classsdctrl64_1_1rtl.html#acc6b2c6c9f85f90e08b01fb364af1a87">bootmsg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>report_version</b>  </td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>sdctrl64.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 22 2014 20:06:21 for Soundlie: Hardware Descriptive Code by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
