# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do encoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PMLS/Desktop/Encoder {C:/Users/PMLS/Desktop/Encoder/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:09 on Dec 22,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PMLS/Desktop/Encoder" C:/Users/PMLS/Desktop/Encoder/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 10:57:09 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PMLS/Desktop/Encoder {C:/Users/PMLS/Desktop/Encoder/encoder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:09 on Dec 22,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PMLS/Desktop/Encoder" C:/Users/PMLS/Desktop/Encoder/encoder_tb.v 
# -- Compiling module encoder_tb
# 
# Top level modules:
# 	encoder_tb
# End time: 10:57:09 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  encoder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" encoder_tb 
# Start time: 10:57:09 on Dec 22,2025
# Loading work.encoder_tb
# Loading work.encoder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# --- Starting Testbench ---
# Time=0 | in=00000000 out=000
# Testing Single Bit Patterns...
# Time=5000 | in=00000001 out=000
# Time=10000 | in=00000010 out=001
# Time=15000 | in=00000100 out=010
# Time=20000 | in=00001000 out=011
# Time=25000 | in=00010000 out=100
# Time=30000 | in=00100000 out=101
# Time=35000 | in=01000000 out=110
# Time=40000 | in=10000000 out=111
# Testing Multi-Bit Priority Patterns...
# Time=45000 | in=10000001 out=111
# Time=50000 | in=00011100 out=100
# Done! Total Passed: 0
# ** Note: $stop    : C:/Users/PMLS/Desktop/Encoder/encoder_tb.v(60)
#    Time: 55 ns  Iteration: 0  Instance: /encoder_tb
# Break in Module encoder_tb at C:/Users/PMLS/Desktop/Encoder/encoder_tb.v line 60
# End time: 10:58:31 on Dec 22,2025, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
