package:
  name: cva6
  authors:
    - "Florian Zaruba <zarubaf@iis.ee.ethz.ch>"
    - "Michael Schaffner <schaffner@iis.ee.ethz.ch>"
    - "Andreas Kuster <kustera@ethz.ch>"

# WT_DCACHE
dependencies:
  axi: { git: "https://github.com/pulp-platform/axi.git", version: 0.31.0 }
  common_cells:
    { git: "https://github.com/pulp-platform/common_cells", version: 1.23.0 }
  fpnew: { git: "https://github.com/pulp-platform/cvfpu.git", rev: pulp-v0.1.1 }
  tech_cells_generic:
    { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.13 }

vendor_package:
  # Vendor in hpdcache RTL so we can include sources in bender manifest
  - name: hpdcache_vendor
    target_dir: core/cache_subsystem/hpdcache_vendor
    upstream: { git: https://github.com/openhwgroup/cv-hpdcache, rev: 019e04f64f4b2d44ff2694d4e8bed0ab152a9885 }
    include_from_upstream: [ rtl ]

frozen: true

sources:
  - files:
      - core/include/config_pkg.sv

      - target: cv64a6_imafdcv_sv39
        files:
          - core/include/cv64a6_imafdcv_sv39_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/mmu_sv39/tlb.sv
          - core/mmu_sv39/mmu.sv
          - core/mmu_sv39/ptw.sv
          - corev_apu/tb/common/mock_uart.sv

      - target: cv64a6_imafdc_sv39
        files:
          - core/include/cv64a6_imafdc_sv39_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/mmu_sv39/tlb.sv
          - core/mmu_sv39/mmu.sv
          - core/mmu_sv39/ptw.sv
          - core/cva6_accel_first_pass_decoder_stub.sv
          - core/mmu_sv39x4/cva6_tlb_sv39x4.sv
          - core/mmu_sv39x4/cva6_mmu_sv39x4.sv
          - core/mmu_sv39x4/cva6_ptw_sv39x4.sv

      - target: cv64a6_imafdcsclic_sv39
        files:
          - core/include/cv64a6_imafdcsclic_sv39_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/mmu_sv39/tlb.sv
          - core/mmu_sv39/mmu.sv
          - core/mmu_sv39/ptw.sv
          - core/cva6_accel_first_pass_decoder_stub.sv
          - core/mmu_sv39x4/cva6_tlb_sv39x4.sv
          - core/mmu_sv39x4/cva6_mmu_sv39x4.sv
          - core/mmu_sv39x4/cva6_ptw_sv39x4.sv
          - core/cva6_clic_controller.sv

      - target: cv64a6_imafdcsclic_sv39_hpdcache
        include_dirs:
          - core/cache_subsystem/hpdcache_vendor/rtl/include
        files:
          - core/include/cv64a6_imafdcsclic_sv39_hpdcache_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/include/cva6_hpdcache_default_config_pkg.sv
          # SRAM wrappers
          - core/cache_subsystem/hpdcache_tc_sram.sv
          # HPDCache sources
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_pkg.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/utils/hpdcache_l15_req_arbiter.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/utils/hpdcache_l15_resp_demux.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/utils/hpdcache_mem_resp_demux.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/utils/hpdcache_mem_to_axi_read.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/utils/hpdcache_mem_to_axi_write.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_demux.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_sync_buffer.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_fifo_reg.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_fifo_reg_initialized.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_fxarb.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_rrarb.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_mux.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_prio_1hot_encoder.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_sram.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_sram_wbyteenable.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_sram_wmask.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_regbank_wmask_1rw.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_data_downsize.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/common/hpdcache_data_upsize.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hwpf_stride/hwpf_stride_pkg.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hwpf_stride/hwpf_stride.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hwpf_stride/hwpf_stride_arb.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hwpf_stride/hwpf_stride_snooper.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_amo.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_cmo.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_core_arbiter.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_ctrl.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_ctrl_pe.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_memarray.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_memctrl.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_miss_handler.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_mshr.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_mshr_to_cache_set.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_plru.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_rtab.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_uncached.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_wbuf.sv
          - core/cache_subsystem/hpdcache_vendor/rtl/src/hpdcache_wbuf_wrapper.sv
          # CVA6 sources
          - core/mmu_sv39/tlb.sv
          - core/mmu_sv39/mmu.sv
          - core/mmu_sv39/ptw.sv
          - core/cva6_accel_first_pass_decoder_stub.sv
          - core/mmu_sv39x4/cva6_tlb_sv39x4.sv
          - core/mmu_sv39x4/cva6_mmu_sv39x4.sv
          - core/mmu_sv39x4/cva6_ptw_sv39x4.sv
          - core/cva6_clic_controller.sv

      - target: cv64a6_imafdc_sv39_wb
        files:
          - core/include/cv64a6_imafdc_sv39_wb_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/mmu_sv39/tlb.sv
          - core/mmu_sv39/mmu.sv
          - core/mmu_sv39/ptw.sv
          - core/cva6_accel_first_pass_decoder_stub.sv

      - target: cv64a6_imafdch_sv39
        files:
          - core/include/cv64a6_imafdch_sv39_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/mmu_sv39x4/cva6_tlb_sv39x4.sv
          - core/mmu_sv39x4/cva6_mmu_sv39x4.sv
          - core/mmu_sv39x4/cva6_ptw_sv39x4.sv
          - core/cva6_accel_first_pass_decoder_stub.sv

      - target: cv64a6_imafdch_sv39_wb
        files:
          - core/include/cv64a6_imafdch_sv39_wb_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/mmu_sv39x4/cva6_tlb_sv39x4.sv
          - core/mmu_sv39x4/cva6_mmu_sv39x4.sv
          - core/mmu_sv39x4/cva6_ptw_sv39x4.sv
          - core/cva6_accel_first_pass_decoder_stub.sv

      - target: cv32a6_imac_sv0
        files:
          - core/include/cv32a6_imac_sv0_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/mmu_sv32/cva6_tlb_sv32.sv
          - core/mmu_sv32/cva6_mmu_sv32.sv
          - core/mmu_sv32/cva6_ptw_sv32.sv
          - core/cva6_accel_first_pass_decoder_stub.sv

      - target: cv32a6_imac_sv32
        files:
          - core/include/cv32a6_imac_sv32_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/mmu_sv32/cva6_tlb_sv32.sv
          - core/mmu_sv32/cva6_mmu_sv32.sv
          - core/mmu_sv32/cva6_ptw_sv32.sv
          - core/cva6_accel_first_pass_decoder_stub.sv

      - target: cv32a6_imafc_sv32
        files:
          - core/include/cv32a6_imafc_sv32_config_pkg.sv
          - core/include/riscv_pkg.sv
          - core/include/ariane_pkg.sv
          - core/mmu_sv32/cva6_tlb_sv32.sv
          - core/mmu_sv32/cva6_mmu_sv32.sv
          - core/mmu_sv32/cva6_ptw_sv32.sv
          - core/cva6_accel_first_pass_decoder_stub.sv

      # included via target core/include/${TARGET_CFG}_config_pkg.sv
      # ariane_axi_pkg is dependent on this.
      # - vendor/pulp-platform/axi/src/axi_pkg.sv

      # Packages
      - core/include/wt_cache_pkg.sv
      - core/include/std_cache_pkg.sv
      - core/include/acc_pkg.sv

      # For HPDCache, these depend on the cache packages
      - target: cv64a6_imafdcsclic_sv39_hpdcache
        include_dirs:
          - core/cache_subsystem/hpdcache_vendor/rtl/include
        files:
          - core/cache_subsystem/cva6_hpdcache_if_adapter.sv
          - core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv
          - core/cache_subsystem/cva6_hpdcache_subsystem.sv

      # for all the below files use Flist.cva6 as baseline and also look at Makefile pd/synth

      # FPGA support keep vendoring here because too old
      - target: all(fpga, xilinx)
        files:
          - vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv
          - vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv
          - vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv

      # CVXIF
      - core/include/instr_tracer_pkg.sv
      - core/include/cvxif_pkg.sv
      - core/cvxif_example/include/cvxif_instr_pkg.sv
      - core/cvxif_fu.sv
      - core/cvxif_example/cvxif_example_coprocessor.sv
      - core/cvxif_example/instr_decoder.sv

      # vendored deps
      # - include_dirs: [vendor/pulp-platform/common_cells/include/, vendor/pulp-platform/common_cells/src/]
      #   files:
      #     - vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
      #     - vendor/pulp-platform/common_cells/src/fifo_v3.sv
      #     - vendor/pulp-platform/common_cells/src/lfsr.sv
      #     - vendor/pulp-platform/common_cells/src/lzc.sv
      #     - vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
      #     - vendor/pulp-platform/common_cells/src/shift_reg.sv
      #     - vendor/pulp-platform/common_cells/src/unread.sv
      #     - vendor/pulp-platform/common_cells/src/popcount.sv
      #     - vendor/pulp-platform/common_cells/src/exp_backoff.sv
      #     # Common Cells for example coprocessor
      #     - vendor/pulp-platform/common_cells/src/counter.sv
      #     - vendor/pulp-platform/common_cells/src/delta_counter.sv

      # Floating point unit
      #     - vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_fma.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv
      #     - vendor/openhwgroup/cvfpu/src/fpnew_top.sv
      #     - vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
      #     - vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
      #     - vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
      #     - vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
      #     - vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
      #     - vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
      #     - vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv

      # Top-level source files (not necessarily instantiated at the top of the cva6).
      # - corev_apu/tb/ariane.sv
      - core/cva6.sv
      - core/alu.sv
      # Note: depends on fpnew_pkg, above
      - core/fpu_wrap.sv
      - core/branch_unit.sv
      - core/compressed_decoder.sv
      - core/controller.sv
      - core/csr_buffer.sv
      - core/csr_regfile.sv
      - core/decoder.sv
      - core/ex_stage.sv
      - core/instr_realign.sv
      - core/id_stage.sv
      - core/issue_read_operands.sv
      - core/issue_stage.sv
      - core/load_unit.sv
      - core/load_store_unit.sv
      - core/lsu_bypass.sv
      - core/mult.sv
      - core/multiplier.sv
      - core/serdiv.sv
      - core/perf_counters.sv
      - core/ariane_regfile_ff.sv
      - core/ariane_regfile_fpga.sv
      # NOTE: scoreboard.sv modified for DSIM (unchanged for other simulators)
      - core/scoreboard.sv
      - core/store_buffer.sv
      - core/amo_buffer.sv
      - core/store_unit.sv
      - core/commit_stage.sv
      - core/axi_shim.sv
      - core/acc_dispatcher.sv
      - core/cva6_rvfi_probes.sv

      # What is "frontend"?
      - core/frontend/btb.sv
      - core/frontend/bht.sv
      - core/frontend/ras.sv
      - core/frontend/instr_scan.sv
      - core/frontend/instr_queue.sv
      - core/frontend/frontend.sv

      # Cache subsystem
      - core/cache_subsystem/wt_dcache_ctrl.sv
      - core/cache_subsystem/wt_dcache_mem.sv
      - core/cache_subsystem/wt_dcache_missunit.sv
      - core/cache_subsystem/wt_dcache_wbuffer.sv
      - core/cache_subsystem/wt_dcache.sv
      - core/cache_subsystem/cva6_icache.sv
      - core/cache_subsystem/wt_cache_subsystem.sv
      - core/cache_subsystem/wt_axi_adapter.sv
      - core/cache_subsystem/tag_cmp.sv
      - core/cache_subsystem/cache_ctrl.sv
      - core/cache_subsystem/amo_alu.sv
      # - core/cache_subsystem/wt_l15_adapter.sv
      - core/cache_subsystem/axi_adapter.sv
      - core/cache_subsystem/miss_handler.sv
      - core/cache_subsystem/std_nbdcache.sv
      - core/cache_subsystem/cva6_icache_axi_wrapper.sv
      - core/cache_subsystem/std_cache_subsystem.sv

      # Physical Memory Protection
      # NOTE: pmp.sv modified for DSIM (unchanged for other simulators)
      - core/pmp/src/pmp.sv
      - core/pmp/src/pmp_entry.sv

      - include_dirs:
        - common/local/util
        files:
          - common/local/util/sram_pulp.sv

      - target: not(all(fpga, xilinx))
        include_dirs:
          - common/local/util
        files:
          - common/local/util/tc_sram_wrapper.sv
          # - vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv

      - target: all(fpga, xilinx)
        include_dirs:
          - common/local/util
        files:
          - common/local/util/tc_sram_fpga_wrapper.sv
          - vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv

      - target: not(synthesis)
        include_dirs:
          - core/include
          - common/local/util
        files:
          # Tracer (behavioral code, not RTL)
          - core/include/instr_tracer_pkg.sv
          - common/local/util/instr_tracer.sv
          - common/local/util/instr_tracer_if.sv
          - common/local/util/instr_trace_item.svh
          - common/local/util/ex_trace_item.svh

    # TODO target define FPGA target + verification etc
    #   - target: test
    #     files:
    #       - corev_apu/riscv-dbg/src/dm_pkg.sv
    #       - corev_apu/tb/ariane_soc_pkg.sv
    #       - corev_apu/tb/ariane_axi_soc_pkg.sv
    #       - corev_apu/tb/ariane_testharness.sv
    #       - corev_apu/tb/ariane_peripherals.sv
    #       - corev_apu/tb/common/uart.sv
    #       - corev_apu/tb/common/SimDTM.sv
    #       - corev_apu/tb/common/SimJTAG.sv

    # - target: all(fpga, xilinx)
    #   files:
    #   - corev_apu/fpga/src/ariane_peripherals_xilinx.sv
    #   - corev_apu/fpga/src/ariane_xilinx.sv
    #   - corev_apu/fpga/src/fan_ctrl.sv
    #   - corev_apu/fpga/src/bootrom/bootrom.sv
    #   - corev_apu/fpga/src/ariane-ethernet/ssio_ddr_in.sv
    #   - corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv
    #   - corev_apu/fpga/src/ariane-ethernet/axis_gmii_rx.sv
    #   - corev_apu/fpga/src/ariane-ethernet/oddr.sv
    #   - corev_apu/fpga/src/ariane-ethernet/axis_gmii_tx.sv
    #   - corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv
    #   - corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv
    #   - corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv
    #   - corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv
    #   - corev_apu/fpga/src/ariane-ethernet/rgmii_core.sv
    #   - corev_apu/fpga/src/ariane-ethernet/eth_mac_1g.sv
    #   - corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv
    #   - corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv
    #   - corev_apu/fpga/src/ariane-ethernet/iddr.sv
    #   - corev_apu/fpga/src/ariane-ethernet/framing_top.sv
    #   - corev_apu/fpga/src/apb_uart/src/apb_uart.vhd
    #   - corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd
    #   - corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd
    #   - corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd
    #   - corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd
    #   - corev_apu/fpga/src/apb_uart/src/slib_counter.vhd
    #   - corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd
    #   - corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd
    #   - corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd
    #   - corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd
    #   - corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd
    #   - corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd
