/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [24:0] celloutsig_0_14z;
  reg [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  reg [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [27:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [21:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  reg [26:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_54z;
  wire [5:0] celloutsig_0_5z;
  wire [25:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [23:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & celloutsig_0_0z[6]);
  assign celloutsig_1_9z = ~(celloutsig_1_3z & celloutsig_1_5z[2]);
  assign celloutsig_0_48z = !(celloutsig_0_19z[1] ? celloutsig_0_4z[11] : celloutsig_0_10z);
  assign celloutsig_0_21z = !(celloutsig_0_1z ? in_data[6] : celloutsig_0_17z[5]);
  assign celloutsig_0_28z = ~(celloutsig_0_4z[16] | celloutsig_0_24z[0]);
  assign celloutsig_1_6z = in_data[159] | celloutsig_1_0z[7];
  assign celloutsig_0_27z = celloutsig_0_26z | celloutsig_0_6z[0];
  assign celloutsig_1_1z = ~(in_data[185] ^ celloutsig_1_0z[17]);
  assign celloutsig_1_11z = ~(celloutsig_1_4z[2] ^ celloutsig_1_8z);
  assign celloutsig_0_1z = ~(in_data[7] ^ celloutsig_0_0z[2]);
  assign celloutsig_0_35z = in_data[23:21] + { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_13z = { celloutsig_1_0z[13], celloutsig_1_0z, celloutsig_1_8z } + { celloutsig_1_12z[3], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_0_13z = { celloutsig_0_11z[10:3], celloutsig_0_3z } + { celloutsig_0_6z[1:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_18z = { in_data[40:33], celloutsig_0_7z, celloutsig_0_5z } + { celloutsig_0_14z[24:11], celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[20:9] & in_data[85:74];
  assign celloutsig_0_37z = celloutsig_0_19z[6:2] / { 1'h1, celloutsig_0_35z[0], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[144:123] / { 1'h1, in_data[119:99] };
  assign celloutsig_1_2z = in_data[163:150] / { 1'h1, celloutsig_1_0z[19:7] };
  assign celloutsig_1_14z = { celloutsig_1_0z[13:7], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z } / { 1'h1, in_data[124:118], celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_13z[8:2], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z } / { 1'h1, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_9z[16:1] >= celloutsig_0_11z;
  assign celloutsig_0_31z = { celloutsig_0_4z[10:6], celloutsig_0_17z } > { in_data[63:53], celloutsig_0_1z };
  assign celloutsig_0_61z = celloutsig_0_14z[8:3] <= { celloutsig_0_34z[11:7], celloutsig_0_12z };
  assign celloutsig_1_7z = celloutsig_1_0z[3:0] <= celloutsig_1_0z[16:13];
  assign celloutsig_1_3z = celloutsig_1_2z[13:1] && celloutsig_1_0z[18:6];
  assign celloutsig_1_10z = ! celloutsig_1_5z[5:2];
  assign celloutsig_0_10z = ! { celloutsig_0_5z[4], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_26z = ! celloutsig_0_4z[21:17];
  assign celloutsig_0_33z = { celloutsig_0_6z[1], celloutsig_0_10z, celloutsig_0_19z } < celloutsig_0_15z;
  assign celloutsig_0_8z = { celloutsig_0_5z[4:1], celloutsig_0_7z } < { celloutsig_0_2z[3], celloutsig_0_2z };
  assign celloutsig_0_60z = { celloutsig_0_4z[9], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_26z } % { 1'h1, celloutsig_0_11z[6:5], celloutsig_0_48z, celloutsig_0_27z, celloutsig_0_54z };
  assign celloutsig_1_18z = celloutsig_1_13z[21:14] % { 1'h1, celloutsig_1_2z[7:2], celloutsig_1_7z };
  assign celloutsig_0_34z = { celloutsig_0_0z[11:7], celloutsig_0_11z, celloutsig_0_17z } * { celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_33z };
  assign celloutsig_1_8z = in_data[150:146] != { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_7z = in_data[68:61] !== { celloutsig_0_0z[7:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_44z = ~ { celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_1_5z = ~ celloutsig_1_0z[18:9];
  assign celloutsig_0_20z = ~ { celloutsig_0_0z[4:2], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_32z = & { celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_17z[5:4], celloutsig_0_6z };
  assign celloutsig_0_12z = & { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z[10:3] };
  assign celloutsig_0_30z = celloutsig_0_4z[12] & celloutsig_0_23z;
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z } >> { celloutsig_1_2z[9:0], celloutsig_1_8z };
  assign celloutsig_0_17z = { celloutsig_0_5z[4:1], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z } >> { celloutsig_0_13z[5:4], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_25z = celloutsig_0_19z[5:0] >> celloutsig_0_19z[6:1];
  assign celloutsig_0_11z = { in_data[53:41], celloutsig_0_6z } <<< { celloutsig_0_0z[10:7], celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_4z[16:11] - { in_data[48:47], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z[13:8], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } - in_data[161:153];
  assign celloutsig_0_24z = { celloutsig_0_18z[13:3], celloutsig_0_1z } - { celloutsig_0_11z[11:10], celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_0_54z = { celloutsig_0_44z[17:2], celloutsig_0_37z } ~^ { celloutsig_0_34z[6:3], celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_42z, celloutsig_0_20z };
  assign celloutsig_0_6z = celloutsig_0_5z[3:1] ~^ celloutsig_0_4z[7:5];
  assign celloutsig_1_19z = { celloutsig_1_14z[5:3], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z } ~^ { celloutsig_1_4z[7:2], celloutsig_1_1z };
  assign celloutsig_0_9z = in_data[65:44] ~^ in_data[53:32];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_4z = 27'h0000000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[13:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_15z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_15z = celloutsig_0_0z[8:0];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_19z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_18z[8], celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_2z = { celloutsig_0_0z[6:4], celloutsig_0_1z };
  assign celloutsig_0_42z = ~((celloutsig_0_12z & celloutsig_0_6z[1]) | (celloutsig_0_14z[11] & celloutsig_0_18z[8]));
  assign celloutsig_0_23z = ~((celloutsig_0_7z & celloutsig_0_20z[7]) | (celloutsig_0_8z & celloutsig_0_11z[11]));
  assign celloutsig_0_29z = ~((celloutsig_0_24z[11] & celloutsig_0_8z) | (celloutsig_0_8z & celloutsig_0_7z));
  assign { out_data[135:128], out_data[102:96], out_data[57:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
