#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Jul 19 10:16:30 2019
# Process ID: 19560
# Current directory: C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/top.vds
# Journal file: C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'clk_wiz_0' (customized with software release 2016.2) has a different revision in the IP Catalog.
* This IP has board specific outputs. Current project board 'digilentinc.com:zybo-z7-20:part0:1.0' and the board 'unset' used to customize the IP 'clk_wiz_0' do not match.
* Current project part 'xc7z020clg400-1' and the part 'xc7z010clg400-1' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13104 
WARNING: [Synth 8-2611] redeclaration of ansi port vga_hsync is not allowed [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/new/VGA_test.v:19]
WARNING: [Synth 8-2611] redeclaration of ansi port vga_vsync is not allowed [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/new/VGA_test.v:20]
WARNING: [Synth 8-2611] redeclaration of ansi port rgb_data is not allowed [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/new/VGA_test.v:21]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 327.457 ; gain = 117.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/.Xil/Vivado-19560-DESKTOP-AAS46BS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/.Xil/Vivado-19560-DESKTOP-AAS46BS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'VGA_test' [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/new/VGA_test.v:2]
	Parameter HMAX bound to: 800 - type: integer 
	Parameter HVALID bound to: 640 - type: integer 
	Parameter HPULSE bound to: 96 - type: integer 
	Parameter HBPORCH bound to: 16 - type: integer 
	Parameter VMAX bound to: 521 - type: integer 
	Parameter VVALID bound to: 480 - type: integer 
	Parameter VPULSE bound to: 2 - type: integer 
	Parameter VBPORCH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_test' (2#1) [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/new/VGA_test.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 346.270 ; gain = 136.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 346.270 ; gain = 136.285
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clk_wiz_0' [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/new/top.v:19]
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/.Xil/Vivado-19560-DESKTOP-AAS46BS/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/.Xil/Vivado-19560-DESKTOP-AAS46BS/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/constrs_1/new/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/constrs_1/new/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 680.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_125. (constraint file  C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/.Xil/Vivado-19560-DESKTOP-AAS46BS/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_125. (constraint file  C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/.Xil/Vivado-19560-DESKTOP-AAS46BS/dcp/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "VGA/vcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'VGA/data_reg[0]' (FDC) to 'VGA/data_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/data_reg[1]' (FDC) to 'VGA/data_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/data_reg[2]' (FDC) to 'VGA/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/data_reg[4]' (FDC) to 'VGA/data_reg[5]'
INFO: [Synth 8-3886] merging instance 'VGA/data_reg[5]' (FDC) to 'VGA/data_reg[6]'
INFO: [Synth 8-3886] merging instance 'VGA/data_reg[6]' (FDC) to 'VGA/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/data_reg[8]' (FDC) to 'VGA/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'VGA/data_reg[9]' (FDC) to 'VGA/data_reg[10]'
INFO: [Synth 8-3886] merging instance 'VGA/data_reg[10]' (FDC) to 'VGA/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_data_reg[0]' (FDR) to 'VGA/rgb_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_data_reg[1]' (FDR) to 'VGA/rgb_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_data_reg[2]' (FDR) to 'VGA/rgb_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_data_reg[4]' (FDR) to 'VGA/rgb_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_data_reg[5]' (FDR) to 'VGA/rgb_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_data_reg[6]' (FDR) to 'VGA/rgb_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_data_reg[8]' (FDR) to 'VGA/rgb_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_data_reg[9]' (FDR) to 'VGA/rgb_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_data_reg[10]' (FDR) to 'VGA/rgb_data_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_out1' to pin 'clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |LUT1      |     2|
|3     |LUT2      |     4|
|4     |LUT3      |     6|
|5     |LUT4      |     5|
|6     |LUT5      |     6|
|7     |LUT6      |    14|
|8     |FDCE      |     4|
|9     |FDRE      |    25|
|10    |IBUF      |     4|
|11    |OBUF      |    15|
+------+----------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    86|
|2     |  VGA    |VGA_test |    66|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 680.078 ; gain = 102.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 680.078 ; gain = 470.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 680.078 ; gain = 442.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 680.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 10:17:05 2019...
