{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685543420808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685543420808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 22:30:20 2023 " "Processing started: Wed May 31 22:30:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685543420808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685543420808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Conv_code -c Conv_code " "Command: quartus_map --read_settings_files=on --write_settings_files=off Conv_code -c Conv_code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685543420809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685543421080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_sequence.v 1 1 " "Found 1 design units, including 1 entities, in source file m_sequence.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_sequence " "Found entity 1: m_sequence" {  } { { "m_sequence.v" "" { Text "E:/Program/quartus/ConvCode/m_sequence.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421129 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Conv_code Conv_code.v(7) " "Verilog Module Declaration warning at Conv_code.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Conv_code\"" {  } { { "Conv_code.v" "" { Text "E:/Program/quartus/ConvCode/Conv_code.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685543421131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_code.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conv_code " "Found entity 1: Conv_code" {  } { { "Conv_code.v" "" { Text "E:/Program/quartus/ConvCode/Conv_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_series.v 1 1 " "Found 1 design units, including 1 entities, in source file m_series.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_series " "Found entity 1: M_series" {  } { { "M_series.v" "" { Text "E:/Program/quartus/ConvCode/M_series.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_series_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file m_series_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_series_tb " "Found entity 1: M_series_tb" {  } { { "M_series_tb.v" "" { Text "E:/Program/quartus/ConvCode/M_series_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode.v 1 1 " "Found 1 design units, including 1 entities, in source file encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "encode.v" "" { Text "E:/Program/quartus/ConvCode/encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file encode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_tb " "Found entity 1: encode_tb" {  } { { "encode_tb.v" "" { Text "E:/Program/quartus/ConvCode/encode_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/vi_interface.vhd 2 0 " "Found 2 design units, including 0 entities, in source file viterbi-library/vi_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vi_interface (viterbi) " "Found design unit 1: vi_interface (viterbi)" {  } { { "viterbi-library/vi_interface.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/vi_interface.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vi_interface-body " "Found design unit 2: vi_interface-body" {  } { { "viterbi-library/vi_interface.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/vi_interface.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/vi_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file viterbi-library/vi_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vi_functions (viterbi) " "Found design unit 1: vi_functions (viterbi)" {  } { { "viterbi-library/vi_functions.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/vi_functions.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vi_functions-body " "Found design unit 2: vi_functions-body" {  } { { "viterbi-library/vi_functions.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/vi_functions.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_dspip_avalon_str_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file viterbi-library/auk_dspip_avalon_str_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_str_ctrl-rtl " "Found design unit 1: auk_dspip_avalon_str_ctrl-rtl" {  } { { "viterbi-library/auk_dspip_avalon_str_ctrl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_dspip_avalon_str_ctrl.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421462 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_str_ctrl " "Found entity 1: auk_dspip_avalon_str_ctrl" {  } { { "viterbi-library/auk_dspip_avalon_str_ctrl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_dspip_avalon_str_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_var_enc_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_var_enc_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_var_enc " "Found entity 1: auk_vit_var_enc" {  } { { "viterbi-library/auk_vit_var_enc_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_var_enc_ent.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_var_enc_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_var_enc_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_var_enc-rtl " "Found design unit 1: auk_vit_var_enc-rtl" {  } { { "viterbi-library/auk_vit_var_enc_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_var_enc_arc_rtl.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_add_tre_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_add_tre_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_add_tre " "Found entity 1: auk_vit_add_tre" {  } { { "viterbi-library/auk_vit_add_tre_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_add_tre_ent.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_add_tre_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_add_tre_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_add_tre-rtl " "Found design unit 1: auk_vit_add_tre-rtl" {  } { { "viterbi-library/auk_vit_add_tre_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_add_tre_arc_rtl.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_sel_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_sel_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_sel " "Found entity 1: auk_vit_sel" {  } { { "viterbi-library/auk_vit_sel_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_sel_ent.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_sel_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_sel_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_sel-rtl " "Found design unit 1: auk_vit_sel-rtl" {  } { { "viterbi-library/auk_vit_sel_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_sel_arc_rtl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_met_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_met_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_met_atl " "Found entity 1: auk_vit_hyb_met_atl" {  } { { "viterbi-library/auk_vit_hyb_met_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_met_atl_ent.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_met_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_met_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_met_atl-rtl " "Found design unit 1: auk_vit_hyb_met_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_met_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_met_atl_arc_rtl.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_sur_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_sur_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_sur_atl " "Found entity 1: auk_vit_hyb_sur_atl" {  } { { "viterbi-library/auk_vit_hyb_sur_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_sur_atl_ent.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_sur_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_sur_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_sur_atl-rtl " "Found design unit 1: auk_vit_hyb_sur_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_sur_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_sur_atl_arc_rtl.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_acs_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_acs_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_acs_atl " "Found entity 1: auk_vit_hyb_acs_atl" {  } { { "viterbi-library/auk_vit_hyb_acs_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_acs_atl_ent.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_acs_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_acs_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_acs_atl-rtl " "Found design unit 1: auk_vit_hyb_acs_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_acs_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_acs_atl_arc_rtl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_ber_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_ber_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_ber_atl " "Found entity 1: auk_vit_hyb_ber_atl" {  } { { "viterbi-library/auk_vit_hyb_ber_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_ber_atl_ent.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_ber_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_ber_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_ber_atl-rtl " "Found design unit 1: auk_vit_hyb_ber_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_ber_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_ber_atl_arc_rtl.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_bmp_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_bmp_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_bmp_atl " "Found entity 1: auk_vit_hyb_bmp_atl" {  } { { "viterbi-library/auk_vit_hyb_bmp_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_bmp_atl_ent.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_bmp_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_bmp_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_bmp_atl-rtl " "Found design unit 1: auk_vit_hyb_bmp_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_bmp_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_bmp_atl_arc_rtl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_trb_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_trb_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_trb_atl " "Found entity 1: auk_vit_hyb_trb_atl" {  } { { "viterbi-library/auk_vit_hyb_trb_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_trb_atl_ent.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_trb_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_trb_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_trb_atl-rtl " "Found design unit 1: auk_vit_hyb_trb_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_trb_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_trb_atl_arc_rtl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_top_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_top_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_top_atl " "Found entity 1: auk_vit_hyb_top_atl" {  } { { "viterbi-library/auk_vit_hyb_top_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_top_atl_ent.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_top_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_top_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_top_atl-rtl " "Found design unit 1: auk_vit_hyb_top_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_top_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_hyb_top_atl_arc_rtl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_ber_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_par_ber_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_par_ber_atl " "Found entity 1: auk_vit_par_ber_atl" {  } { { "viterbi-library/auk_vit_par_ber_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_ber_atl_ent.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_bmp_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_par_bmp_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_par_bmp_atl " "Found entity 1: auk_vit_par_bmp_atl" {  } { { "viterbi-library/auk_vit_par_bmp_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_bmp_atl_ent.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_trb_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_par_trb_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_par_trb_atl " "Found entity 1: auk_vit_par_trb_atl" {  } { { "viterbi-library/auk_vit_par_trb_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_trb_atl_ent.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_ber_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_ber_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_ber_atl-rtl " "Found design unit 1: auk_vit_par_ber_atl-rtl" {  } { { "viterbi-library/auk_vit_par_ber_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_ber_atl_arc_rtl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543421929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543421929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_trb_atl_arc_mem.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_trb_atl_arc_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_trb_atl-rtl_mem " "Found design unit 1: auk_vit_par_trb_atl-rtl_mem" {  } { { "viterbi-library/auk_vit_par_trb_atl_arc_mem.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_trb_atl_arc_mem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_trb_atl_arc_cnt_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_trb_atl_arc_cnt_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_trb_atl-rtl_cnt " "Found design unit 1: auk_vit_par_trb_atl-rtl_cnt" {  } { { "viterbi-library/auk_vit_par_trb_atl_arc_cnt_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_trb_atl_arc_cnt_rtl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_trb_atl_arc_blk_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_trb_atl_arc_blk_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_trb_atl-rtl_blk " "Found design unit 1: auk_vit_par_trb_atl-rtl_blk" {  } { { "viterbi-library/auk_vit_par_trb_atl_arc_blk_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_trb_atl_arc_blk_rtl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_bmp_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_bmp_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_bmp_atl-rtl " "Found design unit 1: auk_vit_par_bmp_atl-rtl" {  } { { "viterbi-library/auk_vit_par_bmp_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_bmp_atl_arc_rtl.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_top_atl_ent.vhd 1 1 " "Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_par_top_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_par_top_atl " "Found entity 1: auk_vit_par_top_atl" {  } { { "viterbi-library/auk_vit_par_top_atl_ent.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_top_atl_ent.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_top_atl_arc_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_top_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_top_atl-rtl " "Found design unit 1: auk_vit_par_top_atl-rtl" {  } { { "viterbi-library/auk_vit_par_top_atl_arc_rtl.vhd" "" { Text "E:/Program/quartus/ConvCode/viterbi-library/auk_vit_par_top_atl_arc_rtl.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi.v 1 1 " "Found 1 design units, including 1 entities, in source file viterbi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Viterbi " "Found entity 1: Viterbi" {  } { { "Viterbi.v" "" { Text "E:/Program/quartus/ConvCode/Viterbi.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422193 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(40) " "Verilog HDL information at decode.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "E:/Program/quartus/ConvCode/decode.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1685543422194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(68) " "Verilog HDL information at decode.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "E:/Program/quartus/ConvCode/decode.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1685543422195 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(96) " "Verilog HDL information at decode.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "E:/Program/quartus/ConvCode/decode.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1685543422195 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(124) " "Verilog HDL information at decode.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "E:/Program/quartus/ConvCode/decode.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1685543422195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "E:/Program/quartus/ConvCode/decode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tb " "Found entity 1: decode_tb" {  } { { "decode_tb.v" "" { Text "E:/Program/quartus/ConvCode/decode_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_code_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_code_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conv_code_tb " "Found entity 1: Conv_code_tb" {  } { { "Conv_code_tb.v" "" { Text "E:/Program/quartus/ConvCode/Conv_code_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685543422199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685543422199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Conv_code " "Elaborating entity \"Conv_code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685543422264 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "encode_noise Conv_code.v(11) " "Output port \"encode_noise\" at Conv_code.v(11) has no driver" {  } { { "Conv_code.v" "" { Text "E:/Program/quartus/ConvCode/Conv_code.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685543422265 "|Conv_code"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode encode:encode_1 " "Elaborating entity \"encode\" for hierarchy \"encode:encode_1\"" {  } { { "Conv_code.v" "encode_1" { Text "E:/Program/quartus/ConvCode/Conv_code.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685543422267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_sequence m_sequence:m_seq1 " "Elaborating entity \"m_sequence\" for hierarchy \"m_sequence:m_seq1\"" {  } { { "Conv_code.v" "m_seq1" { Text "E:/Program/quartus/ConvCode/Conv_code.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685543422269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode_1 " "Elaborating entity \"decode\" for hierarchy \"decode:decode_1\"" {  } { { "Conv_code.v" "decode_1" { Text "E:/Program/quartus/ConvCode/Conv_code.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685543422271 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "\"Viterbi\" (6AF7_0037) " "\"\"Viterbi\" (6AF7_0037)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1685543422849 ""} { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "\"Viterbi\" (6AF7_0038) " "\"\"Viterbi\" (6AF7_0038)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1685543422849 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1685543422849 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1685543422849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "encode_noise GND " "Pin \"encode_noise\" is stuck at GND" {  } { { "Conv_code.v" "" { Text "E:/Program/quartus/ConvCode/Conv_code.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685543422952 "|Conv_code|encode_noise"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685543422952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1685543423046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Program/quartus/ConvCode/output_files/Conv_code.map.smsg " "Generated suppressed messages file E:/Program/quartus/ConvCode/output_files/Conv_code.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1685543423273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685543423392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685543423392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "809 " "Implemented 809 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685543423445 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685543423445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "804 " "Implemented 804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685543423445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685543423445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685543423470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 22:30:23 2023 " "Processing ended: Wed May 31 22:30:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685543423470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685543423470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685543423470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685543423470 ""}
