<stg><name>top_Pipeline_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx1492 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx1492"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %idx1492

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i.i.i597

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i.i.i597:0 %idx1492_load = load i3 %idx1492

]]></Node>
<StgValue><ssdm name="idx1492_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.i.i597:1 %icmp_ln741 = icmp_eq  i3 %idx1492_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln741"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i.i597:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.i.i597:3 %add_ln740 = add i3 %idx1492_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln740"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i.i597:4 %br_ln740 = br i1 %icmp_ln741, void %for.inc.i.i.i597.split, void %_ZNSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm4EE4fillERKS3_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="3">
<![CDATA[
for.inc.i.i.i597.split:0 %trunc_ln741 = trunc i3 %idx1492_load

]]></Node>
<StgValue><ssdm name="trunc_ln741"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i.i597.split:1 %specpipeline_ln742 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln742"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.i.i597.split:2 %switch_ln742 = switch i2 %trunc_ln741, void %__first.addr.0.0.0.0.i.i.i5931502.case.3, i2 0, void %for.inc.i.i.i597.split.__first.addr.0.0.0.0.i.i.i5931502.exit_crit_edge, i2 1, void %for.inc.i.i.i597.split.__first.addr.0.0.0.0.i.i.i5931502.exit_crit_edge6, i2 2, void %__first.addr.0.0.0.0.i.i.i5931502.case.2

]]></Node>
<StgValue><ssdm name="switch_ln742"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
<literal name="trunc_ln741" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
__first.addr.0.0.0.0.i.i.i5931502.case.2:0 %store_ln0 = store i25 0, i25 %biases_l2_7_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
<literal name="trunc_ln741" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
__first.addr.0.0.0.0.i.i.i5931502.case.2:1 %br_ln742 = br void %__first.addr.0.0.0.0.i.i.i5931502.exit

]]></Node>
<StgValue><ssdm name="br_ln742"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
<literal name="trunc_ln741" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.i.i.i597.split.__first.addr.0.0.0.0.i.i.i5931502.exit_crit_edge6:0 %store_ln0 = store i25 0, i25 %biases_l2_8_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
<literal name="trunc_ln741" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.i597.split.__first.addr.0.0.0.0.i.i.i5931502.exit_crit_edge6:1 %br_ln742 = br void %__first.addr.0.0.0.0.i.i.i5931502.exit

]]></Node>
<StgValue><ssdm name="br_ln742"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
<literal name="trunc_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.i.i.i597.split.__first.addr.0.0.0.0.i.i.i5931502.exit_crit_edge:0 %store_ln0 = store i25 0, i25 %biases_l2_9_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
<literal name="trunc_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.i597.split.__first.addr.0.0.0.0.i.i.i5931502.exit_crit_edge:1 %br_ln742 = br void %__first.addr.0.0.0.0.i.i.i5931502.exit

]]></Node>
<StgValue><ssdm name="br_ln742"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
<literal name="trunc_ln741" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
__first.addr.0.0.0.0.i.i.i5931502.case.3:0 %store_ln0 = store i25 0, i25 %biases_l2_10_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
<literal name="trunc_ln741" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
__first.addr.0.0.0.0.i.i.i5931502.case.3:1 %br_ln742 = br void %__first.addr.0.0.0.0.i.i.i5931502.exit

]]></Node>
<StgValue><ssdm name="br_ln742"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
__first.addr.0.0.0.0.i.i.i5931502.exit:0 %store_ln740 = store i3 %add_ln740, i3 %idx1492

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
__first.addr.0.0.0.0.i.i.i5931502.exit:1 %br_ln740 = br void %for.inc.i.i.i597

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
_ZNSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm4EE4fillERKS3_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
