<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho"
   type="VHDL"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_rsp_mux_001.vho"
   type="VHDL"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_rsp_mux.vho"
   type="VHDL"
   library="rsp_mux" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_rsp_demux.vho"
   type="VHDL"
   library="rsp_demux" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_cmd_mux_001.vho"
   type="VHDL"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_cmd_mux.vho"
   type="VHDL"
   library="cmd_mux" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_cmd_demux_001.vho"
   type="VHDL"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_cmd_demux.vho"
   type="VHDL"
   library="cmd_demux" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_router_003.vho"
   type="VHDL"
   library="router_003" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_router_002.vho"
   type="VHDL"
   library="router_002" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_router_001.vho"
   type="VHDL"
   library="router_001" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_router.vho"
   type="VHDL"
   library="router" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.vho"
   type="VHDL"
   library="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="jtag_uart_0_avalon_jtag_slave_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="jtag_uart_0_avalon_jtag_slave_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="jtag_uart_0_avalon_jtag_slave_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="jtag_uart_0_avalon_jtag_slave_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_gen2_0_data_master_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_gen2_0_data_master_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="jtag_uart_0_avalon_jtag_slave_translator"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="jtag_uart_0_avalon_jtag_slave_translator"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_translator" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0_cpu_test_bench.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/processor_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_nios2_gen2_0_debug_mem_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_onchip_memory2_0_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_spi_0_spi_control_port_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_nios2_gen2_0_data_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/processor_mm_interconnect_0_nios2_gen2_0_instruction_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/processor_spi_1.vhd"
   type="VHDL"
   library="spi_1" />
 <file
   path="simulation/submodules/processor_spi_0.vhd"
   type="VHDL"
   library="spi_0" />
 <file
   path="simulation/submodules/processor_onchip_memory2_0.vhd"
   type="VHDL"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/processor_nios2_gen2_0.vhd"
   type="VHDL"
   library="nios2_gen2_0" />
 <file
   path="simulation/submodules/processor_jtag_uart_0.vhd"
   type="VHDL"
   library="jtag_uart_0" />
 <file path="simulation/processor.vhd" type="VHDL" />
 <topLevel name="processor" />
 <deviceFamily name="max10" />
 <modelMap
   controllerPath="processor.onchip_memory2_0"
   modelPath="processor.onchip_memory2_0" />
</simPackage>
