

/*******************************************************************************
*
*  $Id: 8410f584bd768792a15e60f6157c94bf8acedd47
*  Copyright 2006-2022 Microchip Technology Inc.
*  All rights reserved.
*
*  Module Description:
*     Values and constants for the ZLS3077X device internal address map
*
*******************************************************************************/

#ifndef ZL303XX_ADDRESS_MAP_77X_H_
#define ZL303XX_ADDRESS_MAP_77X_H_

#ifdef __cplusplus
extern "C" {
#endif

/*****************   INCLUDE FILES   ******************************************/

#include "zl303xx_Global.h"
#include "zl303xx_AddressMap.h"

/*****************   DEFINES   ************************************************/

#define ZLS3077X_DPLL_MAX                           6        /* DPLL 0-5 */
#define ZLS3077X_REF_MAX                            12       /* REFS 0-11 */
#define ZLS3077X_NUM_HP_OUTPUTS                     8        /* HP outputs 0-8 */
#define ZLS3077X_NUM_GP_OUTPUTS                     2        /* HP outputs 0-1 */

#define ZLS3079X_DPLL_MAX                           ZLS3077X_DPLL_MAX
#define ZLS3079X_REF_MAX                            ZLS3077X_REF_MAX

#define ZLS3082X_DPLL_MAX                           ZLS3077X_DPLL_MAX
#define ZLS3082X_MI_TOD_PTP_ASSIST_DPLL             4
#define ZLS3082X_REF_MAX                            9        /* REFS 0-8 */

#define ZLS3077X_STICKY_UPDATE_DELAY_MS             25       /* Delay in ms between sticky register updates */

/*****************    LIMITS   ************************************************/

#define DEVICE_PAGE_SEL_REG_ADDR_77X    0x7F
#define MIN_PAGED_ADDR_77X              0x00
#define MAX_PAGED_ADDR_77X              0x7F
#define MAX_PAGES_77X                   0xFF


/*****************   REGISTER ADDRESSES   *************************************/
/* Register size defines */

/* Mask to cover all possible size bits:
   - 6 bits allows a range of 0-63 (corresponds to size of 1-64 bytes) */
#define ZL303XX_MEM_SIZE_MASK_77X                     (Uint32T)0x003F0000
#define ZL303XX_MEM_SIZE_SHIFT_77X                    (Uint16T)16

/* Macro to extract the encoded SIZE (in bytes) from a virtual address */
#define ZL303XX_MEM_SIZE_EXTRACT_77X(addr)   \
      (Uint8T)(((addr & ZL303XX_MEM_SIZE_MASK_77X) >> ZL303XX_MEM_SIZE_SHIFT_77X) + 1)

/* Generic versions of the above defines */
#define ZL303XX_MEM_SIZE_MASK                         (Uint32T)0x0003F000
#define ZL303XX_MEM_SIZE_SHIFT                        (Uint16T)12

/* Macro to extract the encoded SIZE (in bytes) from a virtual address */
#define ZL303XX_MEM_SIZE_EXTRACT(addr)   \
      (Uint8T)(((addr & ZL303XX_MEM_SIZE_MASK) >> ZL303XX_MEM_SIZE_SHIFT) + 1)

/* Macro to encode the register SIZE for insertion into a virtual address */
#define ZL303XX_MEM_SIZE_INSERT_77X(bytes)       \
      (Uint32T)((((Uint32T)(bytes) - 1) << ZL303XX_MEM_SIZE_SHIFT_77X)  \
                                                      & ZL303XX_MEM_SIZE_MASK_77X)


/* Register address defines */

/* address mask, extract & insert definitions */
#define ZL303XX_MEM_ADDR_MASK_77X                     (Uint32T) 0x0000007F
#define ZL303XX_MEM_ADDR_AND_PAGE_MASK_77X            (Uint32T) 0x00007FFF

/* Macro to get the destination address from a given virtual register address. */
#define ZL303XX_MEM_ADDR_EXTRACT_77X(addr)                           \
      (Uint32T)((addr) & ZL303XX_MEM_ADDR_MASK_77X)

/* Macro to set the virtual register address into a virtual address  */
#define ZL303XX_MEM_ADDR_INSERT_77X(addr)                            \
      (Uint32T)((Uint32T)(addr) & ZL303XX_MEM_ADDR_MASK_77X)


/* Register page defines */

/*        The page number is stored in register_address[14:7].
          The page offset is stored in register_address[6:0].
*/
#define ZL303XX_MEM_PAGE_MASK_77X                     (Uint32T)0x00007F80
#define ZL303XX_MEM_PAGE_SHIFT_77X                    (Uint16T)7

/* Macro to extract the encoded PAGE value from a virtual address */
#define ZL303XX_MEM_PAGE_EXTRACT_77X(addr)   \
      (Uint8T)(((addr) & ZL303XX_MEM_PAGE_MASK_77X) >> ZL303XX_MEM_PAGE_SHIFT_77X)

/* Macro to encode the PAGE value for insertion into a virtual address */
#define ZL303XX_MEM_PAGE_INSERT_77X(page)       \
      (Uint32T)(((Uint32T)(page) << ZL303XX_MEM_PAGE_SHIFT_77X) & ZL303XX_MEM_PAGE_MASK_77X)

/* Paged addresses are within the following range */
#define ZL303XX_PAGED_ADDR_MIN_77X                    (Uint32T) MIN_PAGED_ADDR_77X
#define ZL303XX_PAGED_ADDR_MAX_77X                    (Uint32T) MAX_PAGED_ADDR_77X


/* Register construction defines */

/* Construct a memory address for a register on a specific device.
   The device field is not filled in by this macro */

/* Page can be ignored, use virtual addresses and decode the page in the driver */
#define ZL303XX_MAKE_MEM_ADDR_77X(fulladdr,size)        \
      (Uint32T)(((fulladdr) & ZL303XX_MEM_ADDR_AND_PAGE_MASK_77X) |       \
                ZL303XX_MEM_SIZE_INSERT_77X(size))

#define ZLS3077X_PAGE_REG                           ZL303XX_MAKE_MEM_ADDR_77X(DEVICE_PAGE_SEL_REG_ADDR_77X, ZL303XX_MEM_SIZE_1_BYTE)


#define ZLS3077X_INFO_REG                           ZL303XX_MAKE_MEM_ADDR_77X(0x0000, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_ID_REG                             ZL303XX_MAKE_MEM_ADDR_77X(0x0001, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REVISION_REG                       ZL303XX_MAKE_MEM_ADDR_77X(0x0003, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_FW_REVISION_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0005, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_CUSTOM_CONFIG_VER_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0007, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_CENTRAL_FREQ_OFFSET_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x000B, ZL303XX_MEM_SIZE_4_BYTE)

#define ZLS3077X_GPIO_IRQ_CONFIG_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0080, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_OUT_2_0_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0082, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_FREEZE_2_0_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0084, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_SELECT_0_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0088, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_GPIO_CONFIG_0_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x008A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_SELECT_1_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x008B, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_GPIO_CONFIG_1_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x008D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_SELECT_2_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x008E, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_GPIO_CONFIG_2_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0090, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_SELECT_5_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0097, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_CONFIG_5_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0098, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_SELECT_6_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0099, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_CONFIG_6_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x009A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_SELECT_7_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x009B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_CONFIG_7_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x009C, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_SELECT_8_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x009D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_CONFIG_8_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x009E, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_IRQ_MASK_3_0_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00A8, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_IRQ_MASK_4_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x00A9, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_IRQ_MASK_3_0_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x00AA, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_IRQ_MASK_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x00AB, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_SYNTH_IRQ_MASK_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x00AC, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_IRQ_MASK_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x00AD, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_0P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_0P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_0N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_0N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_1P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B4, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_1P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B5, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_1N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B6, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_1N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B7, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_2P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B8, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_2P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00B9, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_2N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00BA, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_2N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00BB, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_3P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00BC, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_3P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00BD, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_3N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00BE, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_3N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00BF, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_4P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00C0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_4P_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00C1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_MASK_4N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00C2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_MASK_4N_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00C3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TH_MASK_0N_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x00C8, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TL_MASK_0N_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x00C9, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TH_MASK_1N_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x00CA, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TL_MASK_1N_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x00CB, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TH_MASK_2N_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x00CC, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TL_MASK_2N_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x00CD, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TH_MASK_3N_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x00CE, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TL_MASK_3N_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x00CF, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TH_MASK_0_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00D0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TL_MASK_0_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00D1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TH_MASK_1_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00D2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TL_MASK_1_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00D3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TH_MASK_2_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00D4, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TL_MASK_2_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00D5, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TH_MASK_3_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00D6, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TL_MASK_3_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x00D7, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_MON_TH_MASK_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x00E0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_MON_TL_MASK_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x00E1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_TH_MASK_1_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00E2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_TL_MASK_1_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00E3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_TH_MASK_2_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00E4, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_TL_MASK_2_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00E5, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_MASK_0_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00E6, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_MASK_0_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00E7, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_MASK_1_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00E8, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_MASK_1_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00E9, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_MASK_2_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00E1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_MASK_2_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00EB, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_MASK_3_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00EC, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_MASK_3_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00ED, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_MASK_4_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00EE, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_MASK_4_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00EF, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_MASK_5_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00F0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_MASK_5_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00F1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_MASK_6_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00F2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_MASK_6_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00F3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_MASK_7_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00F4, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_MASK_7_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x00F5, ZL303XX_MEM_SIZE_1_BYTE)

#define ZLS3077X_GPIO_IN_STATUS_2_0_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0100, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_IN_STATUS_8_5_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0101, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_0P_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0108, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_0N_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0109, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_1P_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x010A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_1N_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x010B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_2P_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x010C, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_2N_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x010D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_3P_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x010E, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_3N_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x010F, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_4P_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0110, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_STATUS_4N_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0111, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_STATUS_0_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0114, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_STATUS_1_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0115, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_STATUS_2_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0116, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_STATUS_3_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0117, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_STATUS_0_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0118, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_STATUS_1_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0119, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_STATUS_2_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x011A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_STATUS_3_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x011B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_STATE_REFSEL_0_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0120, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_STATE_REFSEL_1_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0121, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_STATE_REFSEL_2_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0122, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_STATE_REFSEL_3_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0123, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_SPLIT_XO_SEL_STATUS_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0128, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_SYNTH_FINE_SHIFT_STATUS_REG        ZL303XX_MAKE_MEM_ADDR_77X(0x013F, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_MON_STATUS_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0140, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_STATUS_1_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0141, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_STATUS_2_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0142, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MON_STATUS_0_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0143, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MON_STATUS_1_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0144, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MON_STATUS_2_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0145, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MON_STATUS_3_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0146, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MON_STATUS_4_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0147, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MON_STATUS_5_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0148, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MON_STATUS_6_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0149, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MON_STATUS_7_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x014A, ZL303XX_MEM_SIZE_1_BYTE)

#define ZLS3077X_STICKY_LOCK_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0180, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GPIO_LATCH_STATUS_8_5_REG          ZL303XX_MAKE_MEM_ADDR_77X(0x0181, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_STATE_STICKY_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0188, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_NOTIFY_FAST_LOCK_STICKY_REG   ZL303XX_MAKE_MEM_ADDR_77X(0x0189, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_FAST_LOCK_STICKY_REG          ZL303XX_MAKE_MEM_ADDR_77X(0x018A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_FAST_LOCK_PHASE_STICKY_REG    ZL303XX_MAKE_MEM_ADDR_77X(0x018B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_FAST_LOCK_FREQ_STICKY_REG     ZL303XX_MAKE_MEM_ADDR_77X(0x018C, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_TIE_WR_STICKY_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x018D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_OUT_PHASE_STEP_STICKY_REG       ZL303XX_MAKE_MEM_ADDR_77X(0x0190, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_PHASE_STEP_STICKY_REG       ZL303XX_MAKE_MEM_ADDR_77X(0x0191, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_OUT_STEP_TIME_STICKY_REG        ZL303XX_MAKE_MEM_ADDR_77X(0x0192, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_STEP_TIME_STICKY_REG        ZL303XX_MAKE_MEM_ADDR_77X(0x0193, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_IRQ_ACTIVE_3_0_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01A8, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_IRQ_ACTIVE_4_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x01A9, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPEF_IRQ_ACTIVE_3_0_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x01AA, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_IRQ_ACTIVE_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x01AB, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_SYNTH_IRQ_ACTIVE_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x01AC, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_IRQ_ACTIVE_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x01AD, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_0P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_0P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_0N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_0N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_1P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B4, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_1P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B5, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_1N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B6, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_1N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B7, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_2P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B8, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_2P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01B9, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_2N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01BA, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_2N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01BB, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_3P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01BC, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_3P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01BD, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_3N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01BE, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_3N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01BF, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_4P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01C0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_4P_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01C1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_4N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01C2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_4N_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01C3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TH_STICKY_0_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01C8, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TL_STICKY_0_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01C9, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TH_STICKY_1_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01CA, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TL_STICKY_1_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01CB, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TH_STICKY_2_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01CC, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TL_STICKY_2_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01CD, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TH_STICKY_3_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01CE, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_MON_TL_STICKY_3_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01CF, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TH_STICKY_0_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01D0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TL_STICKY_0_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01D1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TH_STICKY_1_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01D2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TL_STICKY_1_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01D3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TH_STICKY_2_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01D4, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TL_STICKY_2_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01D5, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TH_STICKY_3_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01D6, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MON_TL_STICKY_3_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x01D7, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_MON_TH_STICKY_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x01E0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_MON_TL_STICKY_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x01E1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_TH_STICKY_1_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01E2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_TL_STICKY_1_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01E3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_TH_STICKY_2_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01E4, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_MON_TL_STICKY_2_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01E5, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_STICKY_0_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01E6, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_STICKY_0_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01E7, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_STICKY_1_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01E8, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_STICKY_1_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01E9, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_STICKY_2_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01EA, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_STICKY_2_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01EB, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_STICKY_3_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01EC, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_STICKY_3_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01ED, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_STICKY_4_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01EE, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_STICKY_4_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01EF, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_STICKY_5_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01F0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_STICKY_5_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01F1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_STICKY_6_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01F2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_STICKY_6_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01F3, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TH_STICKY_7_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01F4, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_TL_STICKY_7_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x01F5, ZL303XX_MEM_SIZE_1_BYTE)

#define ZLS3077X_REF_LOS_3_0_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0200, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_LOS_4_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x0201, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_LOS_3_0_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0202, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_FREQ_EN_3_0_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0203, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_FREQ_EN_4_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0204, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_FREQ_ERR_EN_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0206, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_ENABLE_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0208, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_SPLIT_XO_CTRL_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0209, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_SPLIT_XO_REFSEL_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x020A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_EXT_FB_CTRL_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x020B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_EXT_FB_SEL_REG                     ZL303XX_MAKE_MEM_ADDR_77X(0x020C, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MODE_REFSEL_0_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0210, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_CTRL_0_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0211, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_CMD_0_REG                     ZL303XX_MAKE_MEM_ADDR_77X(0x0212, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MODE_REFSEL_1_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0214, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_CTRL_1_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0215, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_CMD_1_REG                     ZL303XX_MAKE_MEM_ADDR_77X(0x0216, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MODE_REFSEL_2_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0218, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_CTRL_2_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0219, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_CMD_2_REG                     ZL303XX_MAKE_MEM_ADDR_77X(0x021A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_MODE_REFSEL_3_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x021C, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_CTRL_3_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x021D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_CMD_3_REG                     ZL303XX_MAKE_MEM_ADDR_77X(0x021E, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_CMD_X_REG(dpllId)              ZL303XX_MAKE_MEM_ADDR_77X(0x0211 + (0x4*dpllId), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_PHASE_STEP_CTRL_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0230, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_PHASE_STEP_DATA_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0234, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_PHASE_STEP_MASK_GP_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0238, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_PHASE_STEP_MASK_HP_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0239, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_STEP_TIME_MASK_GP_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x023A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_STEP_TIME_MASK_HP_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x023B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_PHASE_STEP_MAX_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x023E, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_BROADSYNC_FREQ_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0240, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_BROADSYNC_DELAY_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0242, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_BROADSYNC_CLKACC_0_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0244, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_BROADSYNC_CLKACC_1_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0245, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_BROADSYNC_CLKACC_2_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0246, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_OUT_SQUELCH_CTRL_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x024C, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_OUT_SQUELCH_MASK_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x024D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_SQUELCH_MASK_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x024E, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_PHERR_MEAS_CTRL_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0250, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_PHERR_MEAS_REFSEL_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0251, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_PHERR_DATA_REG                     ZL303XX_MAKE_MEM_ADDR_77X(0x0252, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_PHERR_MEAS_REFSEL_1_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0258, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_PHERR_DATA_1_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0259, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_PHERR_READ_RQST_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x025F, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_PHASE_ERR_READ_MASK_REG       ZL303XX_MAKE_MEM_ADDR_77X(0x0260, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_PHASE_ERR_DATA_0_REG          ZL303XX_MAKE_MEM_ADDR_77X(0x0261, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_PHASE_ERR_DATA_1_REG          ZL303XX_MAKE_MEM_ADDR_77X(0x0267, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_PHASE_ERR_DATA_2_REG          ZL303XX_MAKE_MEM_ADDR_77X(0x026D, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_PHASE_ERR_DATA_3_REG          ZL303XX_MAKE_MEM_ADDR_77X(0x0273, ZL303XX_MEM_SIZE_6_BYTE)

#define ZLS3077X_REF_FREQ_0P_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0280, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_0N_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0284, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_1P_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0288, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_1N_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x028C, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_2P_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0290, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_2N_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0294, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_3P_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0298, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_3N_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x029C, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_4P_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x02A0, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_4N_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x02A4, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_10_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x02A8, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REF_FREQ_11_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x02AC, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLL_FREQ_ERR_0_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x02C4, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_FREQ_ERR_1_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x02CA, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_FREQ_ERR_2_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x02D0, ZL303XX_MEM_SIZE_6_BYTE)

#define ZLS3077X_DPLL_DF_OFFSET_0_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0300, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_DF_CTRL_0_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0306, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_DF_MANUAL_0_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0307, ZL303XX_MEM_SIZE_5_BYTE)
#define ZLS3077X_DPLL_DF_TIMED_0_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x030C, ZL303XX_MEM_SIZE_5_BYTE)
#define ZLS3077X_DPLL_DF_TIMER_0_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0311, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLL_TIE_DATA_0_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0313, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLL_TIE_CTRL_0_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0317, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_DF_OFFSET_1_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0320, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_DF_CTRL_1_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0326, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_DF_MANUAL_1_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0327, ZL303XX_MEM_SIZE_5_BYTE)
#define ZLS3077X_DPLL_DF_TIMED_1_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x032C, ZL303XX_MEM_SIZE_5_BYTE)
#define ZLS3077X_DPLL_DF_TIMER_1_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0331, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLL_TIE_DATA_1_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0333, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLL_TIE_CTRL_1_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0337, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_DF_OFFSET_3_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0340, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_DF_CTRL_3_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0346, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_DF_MANUAL_3_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0347, ZL303XX_MEM_SIZE_5_BYTE)
#define ZLS3077X_DPLL_DF_TIMED_3_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x034C, ZL303XX_MEM_SIZE_5_BYTE)
#define ZLS3077X_DPLL_DF_TIMER_3_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0351, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLL_TIE_DATA_3_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0353, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLL_TIE_CTRL_3_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0357, ZL303XX_MEM_SIZE_1_BYTE)

#define ZLS3077X_DPLL_TOD_SEC_0_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0380, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_TOD_NS_0_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0386, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLL_TOD_CTRL_0_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x038A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_TOD_SEC_1_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x038C, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_TOD_NS_1_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0392, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLL_TOD_CTRL_1_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0396, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_TOD_SEC_2_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0398, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPLL_TOD_NS_2_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x039E, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLL_TOD_CTRL_2_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x03A2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPER_RATE_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x03C0, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPER_DATA_0_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x03C2, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPER_DATA_1_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x03C8, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPER_DATA_2_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x03CE, ZL303XX_MEM_SIZE_6_BYTE)
#define ZLS3077X_DPER_DATA_3_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x03D4, ZL303XX_MEM_SIZE_6_BYTE)

#define ZLS3077X_GP_CTRL_REG                        ZL303XX_MAKE_MEM_ADDR_77X(0x0400, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_CMD_REG                         ZL303XX_MAKE_MEM_ADDR_77X(0x0401, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_FREQ_BASE_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0404, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_GP_FREQ_MULT_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0406, ZL303XX_MEM_SIZE_3_BYTE)
#define ZLS3077X_GP_FREQ_M_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x0409, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_GP_FREQ_N_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x040B, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_GP_FREQ_FINE_SHIFT_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x040D, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_GP_FREQ_FINE_SHIFT_INTVL_REG       ZL303XX_MAKE_MEM_ADDR_77X(0x040F, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_DF_OFFSET_MANUAL_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0410, ZL303XX_MEM_SIZE_5_BYTE)
#define ZLS3077X_GP_OUT_CTRL_0_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0420, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_OUT_DIV_0_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0422, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_GP_OUT_WIDTH_0_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0426, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_GP_OUT_CTRL_1_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0430, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_OUT_DIV_1_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0432, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_GP_OUT_WIDTH_1_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0436, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_GP_OUT_EN_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x0450, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_GP_OUT_DRIVE_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0451, ZL303XX_MEM_SIZE_1_BYTE)

#define ZLS3077X_HP_CTRL_1_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x0480, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_SRC_1_REG                       ZL303XX_MAKE_MEM_ADDR_77X(0x0481, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_FREQ_BASE_1_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0484, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FREQ_M_1_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x0488, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FREQ_N_1_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x048C, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_HSDIV_1_REG                     ZL303XX_MAKE_MEM_ADDR_77X(0x0490, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_FDIV_BASE_1_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0491, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FDIV_NUM_1_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0495, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FDIV_DEV_1_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0499, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FINE_SHIFT_1_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x04A4, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_CTRL_2_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x04B0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_SRC_2_REG                       ZL303XX_MAKE_MEM_ADDR_77X(0x04B1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_FREQ_BASE_2_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x04B4, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FREQ_M_2_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x04B8, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FREQ_N_2_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x04BC, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_HSDIV_2_REG                     ZL303XX_MAKE_MEM_ADDR_77X(0x04C0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_FDIV_BASE_2_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x04C1, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FDIV_NUM_2_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x04C5, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FDIV_DEV_2_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x04C9, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_FINE_SHIFT_2_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x04D4, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_OUT_EN_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x04E0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MUX_REG                     ZL303XX_MAKE_MEM_ADDR_77X(0x04E1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_STOP_CTRL_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x04E2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_STOPALL_CTRL_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x04E3, ZL303XX_MEM_SIZE_1_BYTE)


#define ZLS3077X_HP_OUT_MSDIV_0_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0500, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSDIV_0_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0501, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_OUT_CTRL_0_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0505, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_DIFF_0_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0506, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_REG_0_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0507, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSCTRL_0_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0508, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_WIDTH_0_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0509, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_SHIFT_0_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x050A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_STOP_0_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x050B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MSDIV_1_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0510, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSDIV_1_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0511, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_OUT_CTRL_1_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0515, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_DIFF_1_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0516, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_REG_1_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0517, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSCTRL_1_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0518, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_WIDTH_1_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0519, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_SHIFT_1_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x051A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_STOP_1_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x051B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MSDIV_2_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0520, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSDIV_2_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0521, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_OUT_CTRL_2_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0525, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_DIFF_2_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0526, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_REG_2_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0527, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSCTRL_2_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0528, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_WIDTH_2_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0529, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_SHIFT_2_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x052A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_STOP_2_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x052B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MSDIV_3_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0530, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSDIV_3_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0531, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_OUT_CTRL_3_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0535, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_DIFF_3_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0536, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_REG_3_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0537, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSCTRL_3_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0538, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_WIDTH_3_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0539, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_SHIFT_3_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x053A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_STOP_3_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x053B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MSDIV_4_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0540, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSDIV_4_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0541, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_OUT_CTRL_4_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0545, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_DIFF_4_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0546, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_REG_4_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0547, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSCTRL_4_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0548, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_WIDTH_4_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0549, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_SHIFT_4_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x054A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_STOP_4_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x054B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MSDIV_5_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0550, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSDIV_5_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0551, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_OUT_CTRL_5_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0555, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_DIFF_5_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0556, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_REG_5_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0557, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSCTRL_5_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0558, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_WIDTH_5_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0559, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_SHIFT_5_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x055A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_STOP_5_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x055B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MSDIV_6_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0560, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSDIV_6_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0561, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_OUT_CTRL_6_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0565, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_DIFF_6_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0566, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_REG_6_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0567, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSCTRL_6_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0568, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_WIDTH_6_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0569, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_SHIFT_6_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x056A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_STOP_6_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x056B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_MSDIV_7_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0570, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSDIV_7_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0571, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_HP_OUT_CTRL_7_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0575, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_DIFF_7_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0576, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_REG_7_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0577, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_LSCTRL_7_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0578, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_WIDTH_7_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0579, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_SHIFT_7_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x057A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HP_OUT_STOP_7_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x057B, ZL303XX_MEM_SIZE_1_BYTE)

#define ZLS3077X_REF_CTRL_REG                       ZL303XX_MAKE_MEM_ADDR_77X(0x0582, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REF_SEMAPHORE_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0584, ZL303XX_MEM_SIZE_1_BYTE)

/* Generic ref registers since all mailboxes use the same address */
#define ZLS3077X_REFX_FREQ_BASE_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0585, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REFX_FREQ_MULT_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0587, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REFX_RATIO_M_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0589, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REFX_RATIO_N_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x058B, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REFX_CONFIG_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x058D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REFX_SCM_REG                       ZL303XX_MAKE_MEM_ADDR_77X(0x0590, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REFX_CFM_REG                       ZL303XX_MAKE_MEM_ADDR_77X(0x0591, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REFX_GST_DISQUAL_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0592, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REFX_GST_QUAL_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0594, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REFX_SFM_REG                       ZL303XX_MAKE_MEM_ADDR_77X(0x0596, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REFX_PFM_CTRL_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0597, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REFX_PFM_DISQUALIFY_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0598, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REFX_PFM_QUALIFY_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x059A, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REFX_PFM_PERIOD_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x059C, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_REFX_PFM_FILTER_LIMIT_REG          ZL303XX_MAKE_MEM_ADDR_77X(0x059E, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REFX_SYNC_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x05A0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REFX_SYNC_MISC_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x05A1, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REFX_SYNC_OFFSET_COMP_REG          ZL303XX_MAKE_MEM_ADDR_77X(0x05A2, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REFX_PHASE_OFFSET_COMP_REG         ZL303XX_MAKE_MEM_ADDR_77X(0x05A3, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_REFX_SCM_FINE_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x05A8, ZL303XX_MEM_SIZE_4_BYTE)

#define ZLS3077X_DPLL_CTRL_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x0602, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLL_SEMAPHORE_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0604, ZL303XX_MEM_SIZE_1_BYTE)

/* Generic dpll register since all mailboxes use the same address */
#define ZLS3077X_DPLLX_BW_FIXED_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x0605, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_BW_VAR_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0606, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_CONFIG_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0607, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_PSL_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x0608, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLLX_PSL_MAX_PHASE_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x060A, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLLX_PSL_SCALING_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x060C, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_PSL_DECAY_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x060D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_RANGE_REG                    ZL303XX_MAKE_MEM_ADDR_77X(0x060E, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLLX_REF_SW_MASK_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0610, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_REF_HO_MASK_REG              ZL303XX_MAKE_MEM_ADDR_77X(0x0611, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_DPER_SW_MASK_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0612, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_DPER_HO_MASK_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0613, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_REF_PRIO_0_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0614, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_REF_PRIO_1_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0615, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_REF_PRIO_2_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0616, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_REF_PRIO_3_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0617, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_REF_PRIO_4_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0618, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_DPER_PRIO_1_0_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0619, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_DPER_PRIO_3_2_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x061A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_HO_FILTER_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x061C, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_HO_DELAY_REG                 ZL303XX_MAKE_MEM_ADDR_77X(0x061D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_SPLIT_XO_CONFIG_REG          ZL303XX_MAKE_MEM_ADDR_77X(0x061E, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_FAST_LOCK_CTRL_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x0620, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_FAST_LOCK_PHASE_ERR_REG      ZL303XX_MAKE_MEM_ADDR_77X(0x0621, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_FAST_LOCK_FREQ_ERR_REG       ZL303XX_MAKE_MEM_ADDR_77X(0x0622, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_FAST_LOCK_IDEAL_TIME_REG     ZL303XX_MAKE_MEM_ADDR_77X(0x0623, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLLX_FAST_LOCK_NOTIFY_TIME_REG    ZL303XX_MAKE_MEM_ADDR_77X(0x0625, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_FAST_LOCK_FOL_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0626, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLLX_FAST_LOCK_FCL_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0628, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLLX_FCL_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x062C, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLLX_DAMPING_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x062E, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_PHASE_BAD_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0630, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLLX_PHASE_GOOD_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0634, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLLX_GOOD_DURATION_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0638, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_LOCK_DELAY_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x0639, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_TIE_REG                      ZL303XX_MAKE_MEM_ADDR_77X(0x063A, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_TIE_THRESH_REG               ZL303XX_MAKE_MEM_ADDR_77X(0x063B, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_FP_FIRST_REALIGN_REG         ZL303XX_MAKE_MEM_ADDR_77X(0x063C, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_FP_REALIGN_INTVL_REG         ZL303XX_MAKE_MEM_ADDR_77X(0x063D, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_FP_LOCK_THRESH_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x063E, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLLX_STEP_TIME_THRESH_REG         ZL303XX_MAKE_MEM_ADDR_77X(0x0640, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLLX_STEP_TIME_RESO_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x0644, ZL303XX_MEM_SIZE_4_BYTE)


typedef enum
{
   ZLS3077X_GPOUT0  = 0x00,
   ZLS3077X_GPOUT1  = 0x01,

   ZLS3077X_HPOUT0  = 0x00,
   ZLS3077X_HPOUT1  = 0x01,
   ZLS3077X_HPOUT2  = 0x02,
   ZLS3077X_HPOUT3  = 0x03,
   ZLS3077X_HPOUT4  = 0x04,
   ZLS3077X_HPOUT5  = 0x05,
   ZLS3077X_HPOUT6  = 0x06,
   ZLS3077X_HPOUT7  = 0x07
} ZLS3077X_OutputsE;

typedef enum
{
   ZLS3077X_OUTPUT_TYPE_GP,
   ZLS3077X_OUTPUT_TYPE_HP,
   ZLS3077X_OUTPUT_TYPE_NONE
} ZLS3077X_OutputTypesE;

typedef enum
{
   ZLS3077X_SYNTH_TYPE_GP,
   ZLS3077X_SYNTH_TYPE_HP_1,
   ZLS3077X_SYNTH_TYPE_HP_2
} ZLS3077X_SynthNumE;

/*****************   REGISTER FIELD DEFINES   ******************************/

#define ZLS3077X_CHECK_DPLLID(dpllId) \
            (((dpllId) >= ZLS3077X_DPLL_MAX) \
                ? (ZL303XX_ERROR_NOTIFY("Invalid dpllId: "#dpllId), ZL303XX_PARAMETER_INVALID) \
                : ZL303XX_OK)

#define ZLS3077X_CHECK_REF_ID(refId) \
            (((refId) >= ZLS3077X_REF_MAX) \
                ? ZL303XX_TRACE_ERROR("Invalid refId: %u", refId, 0,0,0,0,0), ZL303XX_PARAMETER_INVALID \
                : ZL303XX_OK)

#define ZLS3077X_CHECK_SYNC_ID(syncId) \
            ((((syncId) >= ZLS3077X_REF_MAX) || (((Sint32T)syncId) < -1)) \
                ? ZL303XX_TRACE_ERROR("Invalid syncId: %u", refId, 0,0,0,0,0), ZL303XX_PARAMETER_INVALID \
                : ZL303XX_OK)

#define ZLS3079X_CHECK_DPLLID(dpllId) \
            (((dpllId) >= ZLS3079X_DPLL_MAX) \
                ? (ZL303XX_ERROR_NOTIFY("Invalid dpllId: "#dpllId), ZL303XX_PARAMETER_INVALID) \
                : ZL303XX_OK)

#define ZLS3079X_CHECK_REF_ID(refId) \
            (((refId) >= ZLS3079X_REF_MAX) \
                ? ZL303XX_TRACE_ERROR("Invalid refId: %u", refId, 0,0,0,0,0), ZL303XX_PARAMETER_INVALID \
                : ZL303XX_OK)

#define ZLS3079X_CHECK_SYNC_ID(syncId) \
            ((((syncId) >= ZLS3079X_REF_MAX) || (((Sint32T)syncId) < -1)) \
                ? ZL303XX_TRACE_ERROR("Invalid syncId: %u", refId, 0,0,0,0,0), ZL303XX_PARAMETER_INVALID \
                : ZL303XX_OK)

#define ZLS3082X_CHECK_DPLLID(dpllId) \
            (((dpllId) >= ZLS3082X_DPLL_MAX) \
                ? (ZL303XX_ERROR_NOTIFY("Invalid dpllId: "#dpllId), ZL303XX_PARAMETER_INVALID) \
                : ZL303XX_OK)

#define ZLS3082X_CHECK_REF_ID(refId) \
            (((refId) >= ZLS3082X_REF_MAX) \
                ? ZL303XX_TRACE_ERROR("Invalid refId: %u", refId, 0,0,0,0,0), ZL303XX_PARAMETER_INVALID \
                : ZL303XX_OK)

#define ZLS3082X_CHECK_SYNC_ID(syncId) \
            ((((syncId) >= ZLS3082X_REF_MAX) || (((Sint32T)syncId) < -1)) \
                ? ZL303XX_TRACE_ERROR("Invalid syncId: %u", refId, 0,0,0,0,0), ZL303XX_PARAMETER_INVALID \
                : ZL303XX_OK)


/* Sticky lock register options */
typedef enum
{
   ZLS3077X_STICKY_UNLOCK   = 0,
   ZLS3077X_STICKY_LOCK     = 1
} ZLS3077X_StickyLockE;

#define ZLS3077X_CHECK_STICKY_LOCK(s) \
            (((ZLS3077X_StickyLockE)(s) > ZLS3077X_STICKY_LOCK) \
                ? ZL303XX_PARAMETER_INVALID \
                : ZL303XX_OK)


/* Reference monitor fail bits */
typedef enum
{
   ZLS3077X_REF_MON_FAIL_LOS        = 0x01,
   ZLS3077X_REF_MON_FAIL_SCM        = 0x02,
   ZLS3077X_REF_MON_FAIL_CFM        = 0x04,
   ZLS3077X_REF_MON_FAIL_GST        = 0x08,
   ZLS3077X_REF_MON_FAIL_PFM        = 0x10,
   ZLS3077X_REF_MON_FAIL_SFM        = 0x20,
   ZLS3077X_REF_MON_FAIL_EPPSM      = 0x40,
   ZLS3077X_REF_MON_FAIL_TCXO       = 0x80,
   ZLS3077X_REF_MON_FAIL_ESYNC      = ZLS3077X_REF_MON_FAIL_EPPSM,
   ZLS3077X_REF_MON_FAIL_SPLIT_XO   = ZLS3077X_REF_MON_FAIL_TCXO,

   ZLS3077X_REF_MON_FAIL_MASK       = 0xFF
} ZLS3077X_RefMonFailE;

/* Dpll reference selection and mode register options */
typedef enum
{
   ZLS3077X_DPLL_MODE_FREERUN       = 0x0,
   ZLS3077X_DPLL_MODE_HOLDOVER      = 0x1,
   ZLS3077X_DPLL_MODE_REFLOCK       = 0x2,
   ZLS3077X_DPLL_MODE_AUTO_LOCK     = 0x3,
   ZLS3077X_DPLL_MODE_NCO           = 0x4,

   ZLS3077X_DPLL_REF_MASK           = 0xF0,
   ZLS3077X_DPLL_MODE_MASK          = 0x07,
   ZLS3077X_DPLL_REFMODE_MASK       = 0xF7
} ZLS3077X_DpllHWModeE;

#define ZLS3077X_CHECK_DPLL_MODE(mode) \
            (((mode) > ZLS3077X_DPLL_MODE_NCO) \
                ? ZL303XX_PARAMETER_INVALID \
                : ZL303XX_OK)

#define ZLS3077X_CHECK_POST_DIV(div) \
           (((div) > ZLS3077X_POST_DIV_D) ? ZL303XX_PARAMETER_INVALID : ZL303XX_OK)




/* Mailbox defines */
#define ZL303XX_MB_SEM_WRITE  (1)
#define ZL303XX_MB_SEM_READ   (2)

typedef enum {
    ZLS3077X_SemStatus_busy,
    ZLS3077X_SemStatus_available
} ZLS3077X_SemStatusE;

typedef enum {
    ZLS3077X_MB_ref,
    ZLS3077X_MB_DPLL,
    ZLS3077X_MB_last
} ZLS3077X_MailboxE;

typedef enum {
    ZLS3077X_RMBN_0 = 0,
    ZLS3077X_RMBN_1 = 1,
    ZLS3077X_RMBN_2 = 2,
    ZLS3077X_RMBN_3 = 3,
    ZLS3077X_RMBN_4 = 4,
    ZLS3077X_RMBN_5 = 5,
    ZLS3077X_RMBN_6 = 6,
    ZLS3077X_RMBN_7 = 7,
    ZLS3077X_RMBN_8 = 8,
    ZLS3077X_RMBN_9 = 9,
    ZLS3077X_RMBN_10 = 10,
    ZLS3077X_RMBN_11 = 11,
    ZLS3077X_RMBN_last = ZLS3077X_REF_MAX
} ZLS3077X_RefMailboxNumberE;

typedef enum {
    ZLS3077X_DMBN_0 = 0,
    ZLS3077X_DMBN_1 = 1,
    ZLS3077X_DMBN_2 = 2,
    ZLS3077X_DMBN_3 = 3,
    ZLS3077X_DMBN_4 = 4,
    ZLS3077X_DMBN_last = ZLS3077X_DPLL_MAX
} ZLS3077X_DPLLMailboxNumberE;

#define ZLS3077X_CHECK_MAILBOX_ID(mbId) \
           (((mbId) >= ZLS3077X_MB_last) \
               ? ZL303XX_TRACE_ERROR("Invalid mailbox id: %u", mbId, 0,0,0,0,0), ZL303XX_PARAMETER_INVALID \
               : ZL303XX_OK)


/* ref_sync register field */
typedef enum {
    ZLS3077X_RSPM_disabled                     = 0,
    ZLS3077X_RSPM_enabled                      = 1,
    ZLS3077X_RSPM_50_50_clk_25_75_PPS_sync     = 2,
    ZLS3077X_RSPM_50_50_clk_75_25_PPS_sync     = 3,
    ZLS3077X_RSPM_25_75_clk_75_25_PPS_sync     = 4,
    ZLS3077X_RSPM_75_25_clk_25_75_PPS_sync     = 5,
    ZLS3077X_RSPM_50_50_clk_25_75_PPS2_sync    = 6,
    ZLS3077X_RSPM_50_50_clk_75_25_PPS2_sync    = 7,
    ZLS3077X_RSPM_25_75_clk_75_35_PPS2_sync    = 8,
    ZLS3077X_RSPM_75_25_clk_25_75_PPS2_sync    = 9,
    ZLS3077X_RSPM_last
} ZLS3077X_RefSynchPairModeE;


/* pll bandwidth */
typedef enum {
    ZLS3077X_BW_14Hz     = 0,
    ZLS3077X_BW_29Hz     = 1,
    ZLS3077X_BW_61Hz     = 2,
    ZLS3077X_BW_130Hz    = 3,
    ZLS3077X_BW_380Hz    = 4,
    ZLS3077X_BW_470Hz_1  = 5,
    ZLS3077X_BW_470Hz_2  = 6,
    ZLS3077X_BW_custom   = 7
} ZLS3077X_BandwidthE;

#define ZL303XX_DPLL_77X_BANDWIDTH_MASK                   (0x7)

#define ZLS3077X_CHECK_BANDWIDTH(bw) \
           (((bw) > ZLS3077X_BW_custom) ? ZL303XX_PARAMETER_INVALID : ZL303XX_OK)

/* Phase step control bitfield options */
typedef enum
{
   ZLS3077X_PHASE_STEP_CTRL_READY = 0x00,
   ZLS3077X_PHASE_STEP_CTRL_RESET = 0x01,
   ZLS3077X_PHASE_STEP_CTRL_READ  = 0x02,
   ZLS3077X_PHASE_STEP_CTRL_WRITE = 0x03,

   ZLS3077X_PHASE_STEP_CTRL_MASK  = 0x03
} ZLS3077X_PhaseStepCtrlE;


/* time-of-day (ToD) */
typedef enum {
    ZLS3077X_TRT_currentToD           = 0x8,
    ZLS3077X_TRT_predictedToD         = 0x9,
    ZLS3077X_TRT_ToDLatchedOnNCOWrite = 0xa,
    ZLS3077X_TRT_ToDLatchedOnNCORead  = 0xb
} ZLS3077X_TODReadTypeE;

typedef enum {
    ZLS3077X_TWT_writeOnInternal1Hz    = 0x1,
    ZLS3077X_TWT_writeOnNextInputSync  = 0x2
} ZLS3077X_ToDWriteTypeE;

/* GP Synth output type */
typedef enum
{
   ZLS3077X_DPLL_REGULAR_CLOCK    = 0, /* 000 */
   ZLS3077X_DPLL_PWM_PPS_25_75    = 1, /* 001 */
   ZLS3077X_DPLL_PWM_PPS_75_25    = 2, /* 010 */
   ZLS3077X_DPLL_PWM_PP2S_25_75   = 3, /* 011 */
   ZLS3077X_DPLL_PWM_PP2S_75_25   = 4, /* 100 */
   ZLS3082X_DPLL_MI_TOD_HYBRID    = 5  /* 101 */
} ZLS3077X_DpllGpOutputCtrlE;

#define ZLS3077X_GP_OUT_CTRL_MASK 0x7

typedef enum {
    ZLS3077X_RISING_EDGE = 0,
    ZLS3077X_FALLING_EDGE = 1
} ZLS3077X_EdgeDirectionE;

/* Interval between checks of the mailbox semaphore waiting for it to be available */
#define ZLS3077X_MAILBOX_SEMAPHORE_CHECK_INTERVAL       (1)
/* Max time to wait for a mailbox semaphore in milliseconds */
#define ZLS3077X_MAX_MAILBOX_SEMAPHORE_WAIT             (50)

/* DPLL refsel registers */
#define ZLS3077X_DPLL_MODE_REFSEL_REG(dpllId)           ZL303XX_MAKE_MEM_ADDR_77X((0x0210 + ((dpllId) * 0x4)), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_REFSEL_FORCE_GET(data)            (((data) & 0xF0) >> 4)
#define ZLS3077X_DPLL_REFSEL_STAT_REG(dpllId)           ZL303XX_MAKE_MEM_ADDR_77X((0x0120 + (dpllId) * 0x1), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_REFSEL_AUTO_GET(data)             (((data) & 0xF0) >> 4)
#define ZLS3077X_DPLL_REF_SEL_MASK                      (0xF)
#define ZLS3077X_REF_SEL_OFFSET_SHIFT                   (4)
#define ZLS3077X_MODE_ONLY_MASK                         (ZLS3077X_DPLL_MODE_MASK)
#define ZLS3077X_DPLL_MODE_ONLY_GET(data)               ((data) & ZLS3077X_DPLL_MODE_MASK)
#define ZLS3077X_DPLL_REF_ONLY_GET(data)                (((data) & ZLS3077X_DPLL_REF_MASK) >> ZLS3077X_REF_SEL_OFFSET_SHIFT)


/* Dpll freq offset register when in NCO mode (6 bytes, high order 2 bytes) */
#define ZLS3077X_NCO_FREQ_OFFSET_WR_HI_DPLL(dpllId)     ZL303XX_MAKE_MEM_ADDR_77X((dpllId < 4) ? (0x0300 + ((dpllId) * 0x20)) : ((0x368 + (((dpllId)-4) * 0x8))), ZL303XX_MEM_SIZE_2_BYTE)
/* Dpll freq offset register when in NCO mode (6 bytes, low order 4 bytes) */
#define ZLS3077X_NCO_FREQ_OFFSET_WR_LO_DPLL(dpllId)     ZL303XX_MAKE_MEM_ADDR_77X((dpllId < 4) ? (0x0302 + ((dpllId) * 0x20)) : ((0x36A + (((dpllId)-4) * 0x8))), ZL303XX_MEM_SIZE_4_BYTE)
                                                        
/* Dpll delta frequency read request registers */
#define ZLS3077X_DPLL_DF_CTRL(dpllId)                   ZL303XX_MAKE_MEM_ADDR_77X((dpllId < 4) ? (0x306 + ((dpllId) * 0x20)) : ((0x36E + (((dpllId)-4) * 0x8))), ZL303XX_MEM_SIZE_1_BYTE)

#define ZLS3077X_DPLL_DF_CTRL_SEM_GET(data)             (((data) & 0x10) >> 4)
#define ZLS3077X_DPLL_DF_CTRL_SEM_SET                   (1 << 4)
#define ZLS3077X_DPLL_DF_CTRL_CMD_SET(data)             ((data) & 0x7)

/* Dpll holdover lock status registers */
#define ZLS3077X_HOLDOVER_LOCK_STATUS_REG(dpllId)       ZL303XX_MAKE_MEM_ADDR_77X(0x0118 + ((dpllId) * 0x1), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HOLDOVER_LOCK_STATUS_MASK_DPLL         (0x3)
#define ZLS3077X_LOCK_STATUS_DPLL_GET(data)             ((data) & 0x1)
#define ZLS3077X_LOSS_OF_LOCK_STATUS_DPLL_GET(data)     ((data) & 0x1)
#define ZLS3077X_HOLDOVER_STATUS_DPLL_GET(data)         (((data) & 0x2) >> 1)
#define ZLS3077X_HOLDOVER_LOCK_TH_STICKY_REG(dpllId)    ZL303XX_MAKE_MEM_ADDR_77X(0x01D0 + ((dpllId) * 0x2), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_HOLDOVER_LOCK_TL_STICKY_REG(dpllId)    ZL303XX_MAKE_MEM_ADDR_77X(0x01D1 + ((dpllId) * 0x2), ZL303XX_MEM_SIZE_1_BYTE)

/* Reference monitor failure registers */
#define ZLS3077X_REF_MON_FAIL_REG(refId)                ZL303XX_MAKE_MEM_ADDR_77X(0x0108 + ((refId) * 0x1), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TH_STICKY_REG(refId)           ZL303XX_MAKE_MEM_ADDR_77X(0x01B0 + ((refId) * 0x2), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_MON_TL_STICKY_REG(refId)           ZL303XX_MAKE_MEM_ADDR_77X(0x01B1 + ((refId) * 0x2), ZL303XX_MEM_SIZE_1_BYTE)

/* Reference clock-sync pair registers */
#define ZLS3077X_REF_CLK_SYNC_PAIR_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x5A0, ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_REF_CLK_SYNC_PAIR_GET(data)            (((data) >> 4) & 0x0F)
#define ZLS3077X_REF_CLK_SYNC_MODE_GET(data)            ((data) & 0x0F)
#define ZLS3077X_REF_CLK_SYNC_MODE_MASK                 (0x0F)

/* Ref Freq */
#define ZLS3077X_REF_PRE_DIVIDE(data)                   (((data) & 0x10) >> 4)

/* DPLL reference priority registers */
#define ZLS3077X_DPLL_REF_PRIORITY_REG(refId)           ZL303XX_MAKE_MEM_ADDR_77X((0x0614 + (refId / 2)), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_REF_PRIORITY_GET_UPPER(data)      (((data) >> 4) & 0x0F)
#define ZLS3077X_DPLL_REF_PRIORITY_GET_LOWER(data)      ((data) & 0x0F)
#define ZLS3077X_DPLL_REF_PRIORITY_GET(data, refId)     (((refId) % 2 == 0) ? ZLS3077X_DPLL_REF_PRIORITY_GET_LOWER(data) : \
                                                                              ZLS3077X_DPLL_REF_PRIORITY_GET_UPPER(data))
#define ZLS3077X_DPLL_REF_PRIORITY_NEVER_LOCK           (0xF)

/* DPLL config registers */
#define ZLS3077X_DPLL_BANDWIDTH(data)                   (data & 7)

/* Dpll control registers (non-mailbox) */
#define ZLS3077X_DPLL_TIE_CLEAR_REG(dpllId)             ZL303XX_MAKE_MEM_ADDR_77X(0x0211 + ((dpllId) * 4), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_TIE_CLEAR_EN_SHIFT                0
#define ZLS3077X_DPLL_TIE_CLEAR_EN_MASK                 0x01
#define ZLS3077X_DPLL_TIE_CLEAR_EN(data)                (((data) >> ZLS3077X_DPLL_TIE_CLEAR_EN_SHIFT) & ZLS3077X_DPLL_TIE_CLEAR_EN_MASK)
#define ZLS3077X_DPLL_NCO_AUTO_READ_REG(dpllId)         ZL303XX_MAKE_MEM_ADDR_77X(0x0211 + ((dpllId) * 4), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_NCO_AUTO_READ_SHIFT               2
#define ZLS3077X_DPLL_NCO_AUTO_READ_MASK                0x01
#define ZLS3077X_DPLL_NCO_ASSIST_EN_REG(dpllId)         ZL303XX_MAKE_MEM_ADDR_77X(0x0211 + ((dpllId) * 4), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_NCO_ASSIST_EN_SHIFT               3
#define ZLS3077X_DPLL_NCO_ASSIST_EN_MASK                0x01
#define ZLS3077X_DPLL_TOD_STEP_RESET_EN_MASK            0x02

/* Dpll control registers (mailbox) */
#define ZLS3077X_DPLL_TIE_SWITCH_CLEAR_EN_MASK          0x01
#define ZLS3077X_DPLL_TIE_REF_SYNC_TIE_WR_MASK          0x02
#define ZLS3077X_DPLL_TIE_TIE_WR_MEAS_SYNC_MASK         0x04
#define ZLS3077X_DPLL_TIE_REF_SYNC_AFTER_LOCK_MASK      0x08

/* Pull-in range in ppm */
#define ZLS3077X_DPLL_PULL_IN_GET(data)                 ((data))

#define ZLS3077X_DPLL_EDGE_SEL(data)                    (((data) >> 6) & 0x03)

/* scm, and cfm registers */
#define ZLS3077X_SCM_LIMIT_GET(data)                    (((data) >> 0) & 0x07)
#define ZLS3077X_CFM_LIMIT_GET(data)                    (((data) >> 0) & 0x07)

/* Reference config registers */
#define ZLS3077X_DIFF_EN_GET(data)                      (((data) >> 2) & 0x01)

#define ZLS3077X_PHASE_STEP_CTRL_TOD_STEP               (1 << 3)

/* Dpll TIE control registers */
#define ZLS3077X_DPLL_TIE_CTRL_REG(dpllId)              ZL303XX_MAKE_MEM_ADDR_77X(0x0317 + ((dpllId) * 0x20), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_TIE_DATA_REG(dpllId)              ZL303XX_MAKE_MEM_ADDR_77X(0x0313 + ((dpllId) * 0x20), ZL303XX_MEM_SIZE_4_BYTE)

/* Output configuration */
#define ZLS3077X_NUM_OUTPUT_CONFIGS                     (10)

/* Fast lock control */
#define ZLS3077X_FAST_LOCK_NCO_ENABLE_MASK              (0x4)
#define ZLS3077X_FAST_LOCK_FORCE_ENABLE_MASK            (0x2)
#define ZLS3077X_FAST_LOCK_ENABLE_MASK                  (0x1)
#define ZLS3077X_FAST_LOCK_MASK                         (0x7)
#define ZLS3077X_FAST_LOCK_NCO_ENABLE_SHIFT             (0x2)
#define ZLS3077X_FAST_LOCK_FORCE_ENABLE_SHIFT           (0x1)
#define ZLS3077X_FAST_LOCK_ENABLE_SHIFT                 (0x0)

/* ToD */
#define ZLS3077X_DPLL_TOD_CTRL_REG(dpllId)              ZL303XX_MAKE_MEM_ADDR_77X(0x038A + ((dpllId) * 0xc), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_DPLL_TOD_SEC_HI_REG(dpllId)            ZL303XX_MAKE_MEM_ADDR_77X(0x0380 + ((dpllId) * 0xc), ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DPLL_TOD_SEC_LO_REG(dpllId)            ZL303XX_MAKE_MEM_ADDR_77X(0x0382 + ((dpllId) * 0xc), ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLL_TOD_NS_REG(dpllId)                ZL303XX_MAKE_MEM_ADDR_77X(0x0386 + ((dpllId) * 0xc), ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_DPLL_TOD_CMD_MASK                      (0xf)
#define ZLS3077X_DPLL_TOD_CMD_DONE                      (0)

/* Device id registers */
#define ZLS3077X_DEVICE_ID_REG                          ZL303XX_MAKE_MEM_ADDR_77X(0x01, ZL303XX_MEM_SIZE_2_BYTE)
#define ZLS3077X_DEVICE_REV_REG                         ZL303XX_MAKE_MEM_ADDR_77X(0x03, ZL303XX_MEM_SIZE_1_BYTE)

/* DPLL Monitor */
#define ZLS3077X_DPLL_MON_STATUS_X_REG(dpllId)          ZL303XX_MAKE_MEM_ADDR_77X(0x0118 + (dpllId), ZL303XX_MEM_SIZE_1_BYTE)

/* H/W HoldoverReady */
/* Sticky Low to High transition */
#define ZLS3077X_DPLL_MON_TH_STICKY_REG(dpllId)         ZL303XX_MAKE_MEM_ADDR_77X(0x01D0 + ((dpllId) * 2), ZL303XX_MEM_SIZE_1_BYTE)
/* Sticky High to Low transition */
#define ZLS3077X_DPLL_MON_TL_STICKY_REG(dpllId)         ZL303XX_MAKE_MEM_ADDR_77X(0x01D1 + ((dpllId) * 2), ZL303XX_MEM_SIZE_1_BYTE)

#define ZLS3077X_HO_READY_BIT                           (0x4)
#define ZLS3077X_IN_HO_BIT                              (0x2)
#define ZLS3077X_LOCKBIT                                (0x1)

/* HO in NCO Mode */
#define NCO_HO_READY_ENABLE_BIT_77X_MASK                (0x8)

/* Holdover in NCO Mode */
#define ZLS3077X_NCO_HO_ENABLE_BIT_MASK                 (0x10)

/* H/W StepTime */
/* Mon Low to High transition */
#define ZLS3077X_DPLL_MON_TH_MASKX_REG(dpllId)          ZL303XX_MAKE_MEM_ADDR_77X(0x00D0 + ((dpllId) * 2), ZL303XX_MEM_SIZE_1_BYTE)
/* Mon High to Low transition */                        
#define ZLS3077X_DPLL_MON_TL_MASKX_REG(dpllId)          ZL303XX_MAKE_MEM_ADDR_77X(0x00D1 + ((dpllId) * 2), ZL303XX_MEM_SIZE_1_BYTE)
#define DPLL79X_STEPTIME_MON_UNMASK_BIT                 (1 << 3)   /* 1 = unmask */

#define ZLS3077X_PHASE_STEP_TIME_REG(dpllId)   ZL303XX_MAKE_MEM_ADDR_77X(0x750 + (dpllId) * 4, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_INPUT_PHASE_STEP_REG(dpllId)   ZL303XX_MAKE_MEM_ADDR_77X(0x760 + (dpllId) * 4, ZL303XX_MEM_SIZE_4_BYTE)
#define ZLS3077X_MISC_SW_HOST_REG(dpllId) ZL303XX_MAKE_MEM_ADDR_77X(0x770 + (dpllId), ZL303XX_MEM_SIZE_1_BYTE)
#define ZLS3077X_MISC_SW_HOST_HYBRID_TRANSIENT_MASK (0x3)

#define ZLS3077X_PFM_CTRL_RESOLUTION_GET_REG(data)      (data & 0x1)

/*****************   79X/82X/85X SPECIFIC   ***************************************/

#define ZLS3079X_REF_FREQ_CMD_REG                   ZL303XX_MAKE_MEM_ADDR_77X(0x0205, ZL303XX_MEM_SIZE_1_BYTE)  /* Read ref freq */
#define ZLS3079X_DPLL_FREQ_CMD_REG                  ZL303XX_MAKE_MEM_ADDR_77X(0x0206, ZL303XX_MEM_SIZE_1_BYTE)  /* Read Dpll freq */
#define ZLS3079X_DPLL_MEAS_REF_FREQ_CTRL_REG        ZL303XX_MAKE_MEM_ADDR_77X(0x020D, ZL303XX_MEM_SIZE_1_BYTE)  /* Dpll vs RefX freq */
#define ZLS3079X_DPLL_MEAS_CNTRL_PHZ_REG            ZL303XX_MAKE_MEM_ADDR_77X(0x0240, ZL303XX_MEM_SIZE_1_BYTE)  /* Dpll phase measurement */
#define ZLS3079X_DPLL_MEAS_INDX_PHZ_REG             ZL303XX_MAKE_MEM_ADDR_77X(0x0241, ZL303XX_MEM_SIZE_1_BYTE)  /* Dpll ID vs RefX phase */
#define ZLS3079X_DPLL_MEAS_REF_EDGE_0TO3_REG        ZL303XX_MAKE_MEM_ADDR_77X(0x0242, ZL303XX_MEM_SIZE_1_BYTE)  /* Ref# for dpll 0-3 specifics */
#define ZLS3079X_DPLL_MEAS_REF_EDGE_4_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x0243, ZL303XX_MEM_SIZE_1_BYTE)  /* Ref# for dpll 4 specifics */
#define ZLS3079X_DPLL_PHERR_MEAS_REFSEL_REG         ZL303XX_MAKE_MEM_ADDR_77X(0x0251, ZL303XX_MEM_SIZE_6_BYTE)  /* Phase error specify RefX vs RefY */
#define ZLS3079X_DPLL_PHERR_DATA_REG                ZL303XX_MAKE_MEM_ADDR_77X(0x0252, ZL303XX_MEM_SIZE_6_BYTE)  /* Phase error of RefX vs RefY  */
#define ZLS3079X_DPLL_PHERR_READ_RQST_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x025F, ZL303XX_MEM_SIZE_1_BYTE)  /* Read phase, 0 when latched */
#define ZLS3079X_DPLL_PHERR_READ_MASK_REG           ZL303XX_MAKE_MEM_ADDR_77X(0x0260, ZL303XX_MEM_SIZE_1_BYTE)  /* Phase error of Dpll vs its ref */
#define ZLS3079X_DPLL_PHASE_ERR_DATAX_REG(dpllId)   (ZL303XX_MAKE_MEM_ADDR_77X(0x0261 + (0x6 * dpllId), ZL303XX_MEM_SIZE_6_BYTE)) /* Dpll vs its ref phase */
#define ZLS3079X_DPLL_REF_FREQ_OFFSET_REG(refId)    (ZL303XX_MAKE_MEM_ADDR_77X(0x0280 + (0x4 * refId), ZL303XX_MEM_SIZE_4_BYTE))  /* Dpll vs a ref freq */
#define ZLS3079X_DPLL_REF_PHASE_REG(refId)          (ZL303XX_MAKE_MEM_ADDR_77X(0x02B0 + (0x6 * refId), ZL303XX_MEM_SIZE_6_BYTE))  /* Dpll vs REFX phase */
#define ZLS3079X_DPLL_DF_OFFSET_X_REG(dpllId)       (ZL303XX_MAKE_MEM_ADDR_77X(0x0300 + (0x0020 * dpllId), ZL303XX_MEM_SIZE_6_BYTE))/* Dpll vs REFX freq */
#define ZLS3079X_DPLL_PHASE_X_REG(dpllId)           (ZL303XX_MAKE_MEM_ADDR_77X(0x03D0 + (0x6 * dpllId), ZL303XX_MEM_SIZE_6_BYTE)) /* Dpll vs DPLL phase */
#define ZLS3079X_REF_MEAS_FREQ_PERIOD               ZL303XX_MAKE_MEM_ADDR_77X(0x05AC, ZL303XX_MEM_SIZE_1_BYTE)  /* Sample period for ref freq (secs) */

#define DPLL79X_ID_MASK_BITS                  (0x7)
#define DPLL79X_DPLL_PHX_MASK_BITS            (0xF)
#define DPLL79X_PHZ_MEAS(dpllId)     (Uint32T)((dpllId & DPLL79X_ID_MASK_BITS))
#define DPLL79X_FRQ_MEAS(dpllId)     (Uint32T)((dpllId & DPLL79X_ID_MASK_BITS) << 4)
#define DPLL79X_FRQ_MASK_BITS                 (DPLL79X_ID_MASK_BITS << 4)              /* Dpll bits: 6-4 */
                                              
#define DPLL79X_ENABLE_BIT                    (0x1)                                    /* Enable bit: 0 */
#define DPLL79X_ENABLE_FREQ                   (0x3)                                    /* Enable freq bits: 1-0 */
                                     
#define ZLS3077X_RISING_EDGE                   (0)
#define ZLS3077X_FALLING_EDGE                  (1)
#define DPLL79X_REF_MEAS_PHZ_MASK_0TO3(refId) (1 << refId)
#define DPLL79X_REF_MEAS_PHZ_MASK_4(refId)    (1 << (refId -8))

#define DPLL79X_AVG_FACTOR_SHIFT              (4)
#define DPLL79X_AVG_FACTOR_MASK               (0xF << DPLL79X_AVG_FACTOR_SHIFT)

typedef enum {
    ZLS3082X_MI_TOD_HYBRID_SEL_PTP   = 0x0,
    ZLS3082X_MI_TOD_HYBRID_SEL_SYNCE = 0x1
} ZLS3082X_MiTodHybridSelE;

#define ZLS3082X_MI_TOD_REF_MASK              0x0F
#define ZLS3082X_MI_TOD_REF_SET               0xA

#define ZLS3082X_MI_TOD_HYBRID_EN_SHIFT       5
#define ZLS3082X_MI_TOD_HYBRID_EN_MASK        0x20
#define ZLS3082X_MI_TOD_HYBRID_SEL_SHIFT      6
#define ZLS3082X_MI_TOD_HYBRID_SEL_MASK       0x40

#define ZLS3082X_MI_TOD_HYBRID_SRC_REG         ZL303XX_MAKE_MEM_ADDR_77X(0x710, ZL303XX_MEM_SIZE_1_BYTE)  /* MiTod Hybrid source settings */
#define ZLS3082X_MI_TOD_GP_SRC_PTP_MASK        0x0F
#define ZLS3082X_MI_TOD_GP_SRC_SYNC_SHIFT      4
#define ZLS3082X_MI_TOD_GP_SRC_SYNC_MASK       0xF0
#define ZLS3082X_MI_TOD_GP_SRC_DISABLE         0xF

#ifdef __cplusplus
}
#endif

#endif /* MULTIPLE INCLUDE BARRIER */

