Reading netlist file: "/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/gwsynthesis/picorv32.vg"
Parsing netlist file "/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/gwsynthesis/picorv32.vg" completed
Processing netlist completed
Reading constraint file: "/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/picorv32.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'tck_pad_i' was determined to be a clock but was not created.
WARN  (TA1117) : Can't calculate clocks' relationship between: "tck_pad_i" and "pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk" and "tck_pad_i"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/pnr/picorv32.power.html" completed
Generate file "/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/pnr/picorv32.pin.html" completed
Generate file "/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/pnr/picorv32.rpt.html" completed
Generate file "/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/pnr/picorv32.rpt.txt" completed
Generate file "/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/pnr/picorv32.tr.html" completed
Wed Jan 28 08:43:57 2026

