
LAB3_ExerciseNew.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080031d0  080031d0  000131d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031f4  080031f4  00020058  2**0
                  CONTENTS
  4 .ARM          00000000  080031f4  080031f4  00020058  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031f4  080031f4  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031f4  080031f4  000131f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031f8  080031f8  000131f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  080031fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  20000058  08003254  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08003254  0002012c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009838  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bd1  00000000  00000000  000298b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  0002b490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002bf08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f34  00000000  00000000  0002c860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c083  00000000  00000000  00043794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000827d2  00000000  00000000  0004f817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1fe9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028dc  00000000  00000000  000d203c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000058 	.word	0x20000058
 8000128:	00000000 	.word	0x00000000
 800012c:	080031b8 	.word	0x080031b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000005c 	.word	0x2000005c
 8000148:	080031b8 	.word	0x080031b8

0800014c <Increasing_time>:
 *      Author: tri
 */

#include "Increasing_time.h"

void Increasing_time(int *display_manual){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(isButton2Pressed()==1){
 8000154:	f000 fdba 	bl	8000ccc <isButton2Pressed>
 8000158:	4603      	mov	r3, r0
 800015a:	2b01      	cmp	r3, #1
 800015c:	d10b      	bne.n	8000176 <Increasing_time+0x2a>
		*display_manual = *display_manual+1;
 800015e:	687b      	ldr	r3, [r7, #4]
 8000160:	681b      	ldr	r3, [r3, #0]
 8000162:	1c5a      	adds	r2, r3, #1
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	601a      	str	r2, [r3, #0]
		if (*display_manual >= 99) *display_manual = 1;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	2b62      	cmp	r3, #98	; 0x62
 800016e:	dd02      	ble.n	8000176 <Increasing_time+0x2a>
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	2201      	movs	r2, #1
 8000174:	601a      	str	r2, [r3, #0]
	}
}
 8000176:	bf00      	nop
 8000178:	3708      	adds	r7, #8
 800017a:	46bd      	mov	sp, r7
 800017c:	bd80      	pop	{r7, pc}

0800017e <Saving_time>:
void Saving_time(int *display_manual, int *default_led){
 800017e:	b580      	push	{r7, lr}
 8000180:	b082      	sub	sp, #8
 8000182:	af00      	add	r7, sp, #0
 8000184:	6078      	str	r0, [r7, #4]
 8000186:	6039      	str	r1, [r7, #0]
	if(isButton3Pressed()==1){
 8000188:	f000 fdb2 	bl	8000cf0 <isButton3Pressed>
 800018c:	4603      	mov	r3, r0
 800018e:	2b01      	cmp	r3, #1
 8000190:	d107      	bne.n	80001a2 <Saving_time+0x24>
		*default_led=*display_manual*1000;
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	681b      	ldr	r3, [r3, #0]
 8000196:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800019a:	fb02 f203 	mul.w	r2, r2, r3
 800019e:	683b      	ldr	r3, [r7, #0]
 80001a0:	601a      	str	r2, [r3, #0]
	}
}
 80001a2:	bf00      	nop
 80001a4:	3708      	adds	r7, #8
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bd80      	pop	{r7, pc}
	...

080001ac <display7SEG1>:
 */

#include "LED7SEG_setting.h"


void display7SEG1(int num) {
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b082      	sub	sp, #8
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	2b09      	cmp	r3, #9
 80001b8:	f200 8180 	bhi.w	80004bc <display7SEG1+0x310>
 80001bc:	a201      	add	r2, pc, #4	; (adr r2, 80001c4 <display7SEG1+0x18>)
 80001be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001c2:	bf00      	nop
 80001c4:	080001ed 	.word	0x080001ed
 80001c8:	08000235 	.word	0x08000235
 80001cc:	0800027d 	.word	0x0800027d
 80001d0:	080002c5 	.word	0x080002c5
 80001d4:	0800030d 	.word	0x0800030d
 80001d8:	08000355 	.word	0x08000355
 80001dc:	0800039d 	.word	0x0800039d
 80001e0:	080003e5 	.word	0x080003e5
 80001e4:	0800042d 	.word	0x0800042d
 80001e8:	08000475 	.word	0x08000475
      switch(num) {
          case 0:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80001ec:	2200      	movs	r2, #0
 80001ee:	2102      	movs	r1, #2
 80001f0:	48b4      	ldr	r0, [pc, #720]	; (80004c4 <display7SEG1+0x318>)
 80001f2:	f001 ffcc 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80001f6:	2200      	movs	r2, #0
 80001f8:	2104      	movs	r1, #4
 80001fa:	48b2      	ldr	r0, [pc, #712]	; (80004c4 <display7SEG1+0x318>)
 80001fc:	f001 ffc7 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000200:	2200      	movs	r2, #0
 8000202:	2108      	movs	r1, #8
 8000204:	48af      	ldr	r0, [pc, #700]	; (80004c4 <display7SEG1+0x318>)
 8000206:	f001 ffc2 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800020a:	2200      	movs	r2, #0
 800020c:	2110      	movs	r1, #16
 800020e:	48ad      	ldr	r0, [pc, #692]	; (80004c4 <display7SEG1+0x318>)
 8000210:	f001 ffbd 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000214:	2200      	movs	r2, #0
 8000216:	2120      	movs	r1, #32
 8000218:	48aa      	ldr	r0, [pc, #680]	; (80004c4 <display7SEG1+0x318>)
 800021a:	f001 ffb8 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 800021e:	2200      	movs	r2, #0
 8000220:	2140      	movs	r1, #64	; 0x40
 8000222:	48a8      	ldr	r0, [pc, #672]	; (80004c4 <display7SEG1+0x318>)
 8000224:	f001 ffb3 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000228:	2201      	movs	r2, #1
 800022a:	2180      	movs	r1, #128	; 0x80
 800022c:	48a5      	ldr	r0, [pc, #660]	; (80004c4 <display7SEG1+0x318>)
 800022e:	f001 ffae 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000232:	e143      	b.n	80004bc <display7SEG1+0x310>
          case 1:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000234:	2201      	movs	r2, #1
 8000236:	2102      	movs	r1, #2
 8000238:	48a2      	ldr	r0, [pc, #648]	; (80004c4 <display7SEG1+0x318>)
 800023a:	f001 ffa8 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	2104      	movs	r1, #4
 8000242:	48a0      	ldr	r0, [pc, #640]	; (80004c4 <display7SEG1+0x318>)
 8000244:	f001 ffa3 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	2108      	movs	r1, #8
 800024c:	489d      	ldr	r0, [pc, #628]	; (80004c4 <display7SEG1+0x318>)
 800024e:	f001 ff9e 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000252:	2201      	movs	r2, #1
 8000254:	2110      	movs	r1, #16
 8000256:	489b      	ldr	r0, [pc, #620]	; (80004c4 <display7SEG1+0x318>)
 8000258:	f001 ff99 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 800025c:	2201      	movs	r2, #1
 800025e:	2120      	movs	r1, #32
 8000260:	4898      	ldr	r0, [pc, #608]	; (80004c4 <display7SEG1+0x318>)
 8000262:	f001 ff94 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000266:	2201      	movs	r2, #1
 8000268:	2140      	movs	r1, #64	; 0x40
 800026a:	4896      	ldr	r0, [pc, #600]	; (80004c4 <display7SEG1+0x318>)
 800026c:	f001 ff8f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000270:	2201      	movs	r2, #1
 8000272:	2180      	movs	r1, #128	; 0x80
 8000274:	4893      	ldr	r0, [pc, #588]	; (80004c4 <display7SEG1+0x318>)
 8000276:	f001 ff8a 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800027a:	e11f      	b.n	80004bc <display7SEG1+0x310>
          case 2:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 800027c:	2200      	movs	r2, #0
 800027e:	2102      	movs	r1, #2
 8000280:	4890      	ldr	r0, [pc, #576]	; (80004c4 <display7SEG1+0x318>)
 8000282:	f001 ff84 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000286:	2200      	movs	r2, #0
 8000288:	2104      	movs	r1, #4
 800028a:	488e      	ldr	r0, [pc, #568]	; (80004c4 <display7SEG1+0x318>)
 800028c:	f001 ff7f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_SET);
 8000290:	2201      	movs	r2, #1
 8000292:	2108      	movs	r1, #8
 8000294:	488b      	ldr	r0, [pc, #556]	; (80004c4 <display7SEG1+0x318>)
 8000296:	f001 ff7a 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800029a:	2200      	movs	r2, #0
 800029c:	2110      	movs	r1, #16
 800029e:	4889      	ldr	r0, [pc, #548]	; (80004c4 <display7SEG1+0x318>)
 80002a0:	f001 ff75 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 80002a4:	2200      	movs	r2, #0
 80002a6:	2120      	movs	r1, #32
 80002a8:	4886      	ldr	r0, [pc, #536]	; (80004c4 <display7SEG1+0x318>)
 80002aa:	f001 ff70 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 80002ae:	2201      	movs	r2, #1
 80002b0:	2140      	movs	r1, #64	; 0x40
 80002b2:	4884      	ldr	r0, [pc, #528]	; (80004c4 <display7SEG1+0x318>)
 80002b4:	f001 ff6b 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 80002b8:	2200      	movs	r2, #0
 80002ba:	2180      	movs	r1, #128	; 0x80
 80002bc:	4881      	ldr	r0, [pc, #516]	; (80004c4 <display7SEG1+0x318>)
 80002be:	f001 ff66 	bl	800218e <HAL_GPIO_WritePin>
              break;
 80002c2:	e0fb      	b.n	80004bc <display7SEG1+0x310>
          case 3:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80002c4:	2200      	movs	r2, #0
 80002c6:	2102      	movs	r1, #2
 80002c8:	487e      	ldr	r0, [pc, #504]	; (80004c4 <display7SEG1+0x318>)
 80002ca:	f001 ff60 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80002ce:	2200      	movs	r2, #0
 80002d0:	2104      	movs	r1, #4
 80002d2:	487c      	ldr	r0, [pc, #496]	; (80004c4 <display7SEG1+0x318>)
 80002d4:	f001 ff5b 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80002d8:	2200      	movs	r2, #0
 80002da:	2108      	movs	r1, #8
 80002dc:	4879      	ldr	r0, [pc, #484]	; (80004c4 <display7SEG1+0x318>)
 80002de:	f001 ff56 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 80002e2:	2200      	movs	r2, #0
 80002e4:	2110      	movs	r1, #16
 80002e6:	4877      	ldr	r0, [pc, #476]	; (80004c4 <display7SEG1+0x318>)
 80002e8:	f001 ff51 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 80002ec:	2201      	movs	r2, #1
 80002ee:	2120      	movs	r1, #32
 80002f0:	4874      	ldr	r0, [pc, #464]	; (80004c4 <display7SEG1+0x318>)
 80002f2:	f001 ff4c 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 80002f6:	2201      	movs	r2, #1
 80002f8:	2140      	movs	r1, #64	; 0x40
 80002fa:	4872      	ldr	r0, [pc, #456]	; (80004c4 <display7SEG1+0x318>)
 80002fc:	f001 ff47 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000300:	2200      	movs	r2, #0
 8000302:	2180      	movs	r1, #128	; 0x80
 8000304:	486f      	ldr	r0, [pc, #444]	; (80004c4 <display7SEG1+0x318>)
 8000306:	f001 ff42 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800030a:	e0d7      	b.n	80004bc <display7SEG1+0x310>
          case 4:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 800030c:	2201      	movs	r2, #1
 800030e:	2102      	movs	r1, #2
 8000310:	486c      	ldr	r0, [pc, #432]	; (80004c4 <display7SEG1+0x318>)
 8000312:	f001 ff3c 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000316:	2200      	movs	r2, #0
 8000318:	2104      	movs	r1, #4
 800031a:	486a      	ldr	r0, [pc, #424]	; (80004c4 <display7SEG1+0x318>)
 800031c:	f001 ff37 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000320:	2200      	movs	r2, #0
 8000322:	2108      	movs	r1, #8
 8000324:	4867      	ldr	r0, [pc, #412]	; (80004c4 <display7SEG1+0x318>)
 8000326:	f001 ff32 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 800032a:	2201      	movs	r2, #1
 800032c:	2110      	movs	r1, #16
 800032e:	4865      	ldr	r0, [pc, #404]	; (80004c4 <display7SEG1+0x318>)
 8000330:	f001 ff2d 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000334:	2201      	movs	r2, #1
 8000336:	2120      	movs	r1, #32
 8000338:	4862      	ldr	r0, [pc, #392]	; (80004c4 <display7SEG1+0x318>)
 800033a:	f001 ff28 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 800033e:	2200      	movs	r2, #0
 8000340:	2140      	movs	r1, #64	; 0x40
 8000342:	4860      	ldr	r0, [pc, #384]	; (80004c4 <display7SEG1+0x318>)
 8000344:	f001 ff23 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	2180      	movs	r1, #128	; 0x80
 800034c:	485d      	ldr	r0, [pc, #372]	; (80004c4 <display7SEG1+0x318>)
 800034e:	f001 ff1e 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000352:	e0b3      	b.n	80004bc <display7SEG1+0x310>
          case 5:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2102      	movs	r1, #2
 8000358:	485a      	ldr	r0, [pc, #360]	; (80004c4 <display7SEG1+0x318>)
 800035a:	f001 ff18 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 800035e:	2201      	movs	r2, #1
 8000360:	2104      	movs	r1, #4
 8000362:	4858      	ldr	r0, [pc, #352]	; (80004c4 <display7SEG1+0x318>)
 8000364:	f001 ff13 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000368:	2200      	movs	r2, #0
 800036a:	2108      	movs	r1, #8
 800036c:	4855      	ldr	r0, [pc, #340]	; (80004c4 <display7SEG1+0x318>)
 800036e:	f001 ff0e 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000372:	2200      	movs	r2, #0
 8000374:	2110      	movs	r1, #16
 8000376:	4853      	ldr	r0, [pc, #332]	; (80004c4 <display7SEG1+0x318>)
 8000378:	f001 ff09 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 800037c:	2201      	movs	r2, #1
 800037e:	2120      	movs	r1, #32
 8000380:	4850      	ldr	r0, [pc, #320]	; (80004c4 <display7SEG1+0x318>)
 8000382:	f001 ff04 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000386:	2200      	movs	r2, #0
 8000388:	2140      	movs	r1, #64	; 0x40
 800038a:	484e      	ldr	r0, [pc, #312]	; (80004c4 <display7SEG1+0x318>)
 800038c:	f001 feff 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000390:	2200      	movs	r2, #0
 8000392:	2180      	movs	r1, #128	; 0x80
 8000394:	484b      	ldr	r0, [pc, #300]	; (80004c4 <display7SEG1+0x318>)
 8000396:	f001 fefa 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800039a:	e08f      	b.n	80004bc <display7SEG1+0x310>
          case 6:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	2102      	movs	r1, #2
 80003a0:	4848      	ldr	r0, [pc, #288]	; (80004c4 <display7SEG1+0x318>)
 80003a2:	f001 fef4 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 80003a6:	2201      	movs	r2, #1
 80003a8:	2104      	movs	r1, #4
 80003aa:	4846      	ldr	r0, [pc, #280]	; (80004c4 <display7SEG1+0x318>)
 80003ac:	f001 feef 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80003b0:	2200      	movs	r2, #0
 80003b2:	2108      	movs	r1, #8
 80003b4:	4843      	ldr	r0, [pc, #268]	; (80004c4 <display7SEG1+0x318>)
 80003b6:	f001 feea 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2110      	movs	r1, #16
 80003be:	4841      	ldr	r0, [pc, #260]	; (80004c4 <display7SEG1+0x318>)
 80003c0:	f001 fee5 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 80003c4:	2200      	movs	r2, #0
 80003c6:	2120      	movs	r1, #32
 80003c8:	483e      	ldr	r0, [pc, #248]	; (80004c4 <display7SEG1+0x318>)
 80003ca:	f001 fee0 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	2140      	movs	r1, #64	; 0x40
 80003d2:	483c      	ldr	r0, [pc, #240]	; (80004c4 <display7SEG1+0x318>)
 80003d4:	f001 fedb 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	2180      	movs	r1, #128	; 0x80
 80003dc:	4839      	ldr	r0, [pc, #228]	; (80004c4 <display7SEG1+0x318>)
 80003de:	f001 fed6 	bl	800218e <HAL_GPIO_WritePin>
              break;
 80003e2:	e06b      	b.n	80004bc <display7SEG1+0x310>
          case 7:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2102      	movs	r1, #2
 80003e8:	4836      	ldr	r0, [pc, #216]	; (80004c4 <display7SEG1+0x318>)
 80003ea:	f001 fed0 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80003ee:	2200      	movs	r2, #0
 80003f0:	2104      	movs	r1, #4
 80003f2:	4834      	ldr	r0, [pc, #208]	; (80004c4 <display7SEG1+0x318>)
 80003f4:	f001 fecb 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80003f8:	2200      	movs	r2, #0
 80003fa:	2108      	movs	r1, #8
 80003fc:	4831      	ldr	r0, [pc, #196]	; (80004c4 <display7SEG1+0x318>)
 80003fe:	f001 fec6 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000402:	2201      	movs	r2, #1
 8000404:	2110      	movs	r1, #16
 8000406:	482f      	ldr	r0, [pc, #188]	; (80004c4 <display7SEG1+0x318>)
 8000408:	f001 fec1 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 800040c:	2201      	movs	r2, #1
 800040e:	2120      	movs	r1, #32
 8000410:	482c      	ldr	r0, [pc, #176]	; (80004c4 <display7SEG1+0x318>)
 8000412:	f001 febc 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000416:	2201      	movs	r2, #1
 8000418:	2140      	movs	r1, #64	; 0x40
 800041a:	482a      	ldr	r0, [pc, #168]	; (80004c4 <display7SEG1+0x318>)
 800041c:	f001 feb7 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000420:	2201      	movs	r2, #1
 8000422:	2180      	movs	r1, #128	; 0x80
 8000424:	4827      	ldr	r0, [pc, #156]	; (80004c4 <display7SEG1+0x318>)
 8000426:	f001 feb2 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800042a:	e047      	b.n	80004bc <display7SEG1+0x310>
          case 8:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	2102      	movs	r1, #2
 8000430:	4824      	ldr	r0, [pc, #144]	; (80004c4 <display7SEG1+0x318>)
 8000432:	f001 feac 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000436:	2200      	movs	r2, #0
 8000438:	2104      	movs	r1, #4
 800043a:	4822      	ldr	r0, [pc, #136]	; (80004c4 <display7SEG1+0x318>)
 800043c:	f001 fea7 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000440:	2200      	movs	r2, #0
 8000442:	2108      	movs	r1, #8
 8000444:	481f      	ldr	r0, [pc, #124]	; (80004c4 <display7SEG1+0x318>)
 8000446:	f001 fea2 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800044a:	2200      	movs	r2, #0
 800044c:	2110      	movs	r1, #16
 800044e:	481d      	ldr	r0, [pc, #116]	; (80004c4 <display7SEG1+0x318>)
 8000450:	f001 fe9d 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000454:	2200      	movs	r2, #0
 8000456:	2120      	movs	r1, #32
 8000458:	481a      	ldr	r0, [pc, #104]	; (80004c4 <display7SEG1+0x318>)
 800045a:	f001 fe98 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 800045e:	2200      	movs	r2, #0
 8000460:	2140      	movs	r1, #64	; 0x40
 8000462:	4818      	ldr	r0, [pc, #96]	; (80004c4 <display7SEG1+0x318>)
 8000464:	f001 fe93 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000468:	2200      	movs	r2, #0
 800046a:	2180      	movs	r1, #128	; 0x80
 800046c:	4815      	ldr	r0, [pc, #84]	; (80004c4 <display7SEG1+0x318>)
 800046e:	f001 fe8e 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000472:	e023      	b.n	80004bc <display7SEG1+0x310>
          case 9:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000474:	2200      	movs	r2, #0
 8000476:	2102      	movs	r1, #2
 8000478:	4812      	ldr	r0, [pc, #72]	; (80004c4 <display7SEG1+0x318>)
 800047a:	f001 fe88 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	2104      	movs	r1, #4
 8000482:	4810      	ldr	r0, [pc, #64]	; (80004c4 <display7SEG1+0x318>)
 8000484:	f001 fe83 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000488:	2200      	movs	r2, #0
 800048a:	2108      	movs	r1, #8
 800048c:	480d      	ldr	r0, [pc, #52]	; (80004c4 <display7SEG1+0x318>)
 800048e:	f001 fe7e 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000492:	2200      	movs	r2, #0
 8000494:	2110      	movs	r1, #16
 8000496:	480b      	ldr	r0, [pc, #44]	; (80004c4 <display7SEG1+0x318>)
 8000498:	f001 fe79 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 800049c:	2201      	movs	r2, #1
 800049e:	2120      	movs	r1, #32
 80004a0:	4808      	ldr	r0, [pc, #32]	; (80004c4 <display7SEG1+0x318>)
 80004a2:	f001 fe74 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 80004a6:	2200      	movs	r2, #0
 80004a8:	2140      	movs	r1, #64	; 0x40
 80004aa:	4806      	ldr	r0, [pc, #24]	; (80004c4 <display7SEG1+0x318>)
 80004ac:	f001 fe6f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 80004b0:	2200      	movs	r2, #0
 80004b2:	2180      	movs	r1, #128	; 0x80
 80004b4:	4803      	ldr	r0, [pc, #12]	; (80004c4 <display7SEG1+0x318>)
 80004b6:	f001 fe6a 	bl	800218e <HAL_GPIO_WritePin>
              break;
 80004ba:	bf00      	nop
      }
  }
 80004bc:	bf00      	nop
 80004be:	3708      	adds	r7, #8
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	40010c00 	.word	0x40010c00

080004c8 <display7SEG2>:
void display7SEG2(int num) {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	2b09      	cmp	r3, #9
 80004d4:	f200 81c9 	bhi.w	800086a <display7SEG2+0x3a2>
 80004d8:	a201      	add	r2, pc, #4	; (adr r2, 80004e0 <display7SEG2+0x18>)
 80004da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004de:	bf00      	nop
 80004e0:	08000509 	.word	0x08000509
 80004e4:	0800055f 	.word	0x0800055f
 80004e8:	080005b5 	.word	0x080005b5
 80004ec:	0800060b 	.word	0x0800060b
 80004f0:	08000661 	.word	0x08000661
 80004f4:	080006b7 	.word	0x080006b7
 80004f8:	0800070d 	.word	0x0800070d
 80004fc:	08000763 	.word	0x08000763
 8000500:	080007b9 	.word	0x080007b9
 8000504:	08000815 	.word	0x08000815
      switch(num) {
          case 0:
              HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800050e:	48c0      	ldr	r0, [pc, #768]	; (8000810 <display7SEG2+0x348>)
 8000510:	f001 fe3d 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8000514:	2200      	movs	r2, #0
 8000516:	f44f 7100 	mov.w	r1, #512	; 0x200
 800051a:	48bd      	ldr	r0, [pc, #756]	; (8000810 <display7SEG2+0x348>)
 800051c:	f001 fe37 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000520:	2200      	movs	r2, #0
 8000522:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000526:	48ba      	ldr	r0, [pc, #744]	; (8000810 <display7SEG2+0x348>)
 8000528:	f001 fe31 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 800052c:	2200      	movs	r2, #0
 800052e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000532:	48b7      	ldr	r0, [pc, #732]	; (8000810 <display7SEG2+0x348>)
 8000534:	f001 fe2b 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 8000538:	2200      	movs	r2, #0
 800053a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800053e:	48b4      	ldr	r0, [pc, #720]	; (8000810 <display7SEG2+0x348>)
 8000540:	f001 fe25 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800054a:	48b1      	ldr	r0, [pc, #708]	; (8000810 <display7SEG2+0x348>)
 800054c:	f001 fe1f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_SET);
 8000550:	2201      	movs	r2, #1
 8000552:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000556:	48ae      	ldr	r0, [pc, #696]	; (8000810 <display7SEG2+0x348>)
 8000558:	f001 fe19 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800055c:	e185      	b.n	800086a <display7SEG2+0x3a2>
          case 1:
              HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_SET);
 800055e:	2201      	movs	r2, #1
 8000560:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000564:	48aa      	ldr	r0, [pc, #680]	; (8000810 <display7SEG2+0x348>)
 8000566:	f001 fe12 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000570:	48a7      	ldr	r0, [pc, #668]	; (8000810 <display7SEG2+0x348>)
 8000572:	f001 fe0c 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000576:	2200      	movs	r2, #0
 8000578:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800057c:	48a4      	ldr	r0, [pc, #656]	; (8000810 <display7SEG2+0x348>)
 800057e:	f001 fe06 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_SET);
 8000582:	2201      	movs	r2, #1
 8000584:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000588:	48a1      	ldr	r0, [pc, #644]	; (8000810 <display7SEG2+0x348>)
 800058a:	f001 fe00 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 800058e:	2201      	movs	r2, #1
 8000590:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000594:	489e      	ldr	r0, [pc, #632]	; (8000810 <display7SEG2+0x348>)
 8000596:	f001 fdfa 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 800059a:	2201      	movs	r2, #1
 800059c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005a0:	489b      	ldr	r0, [pc, #620]	; (8000810 <display7SEG2+0x348>)
 80005a2:	f001 fdf4 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_SET);
 80005a6:	2201      	movs	r2, #1
 80005a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005ac:	4898      	ldr	r0, [pc, #608]	; (8000810 <display7SEG2+0x348>)
 80005ae:	f001 fdee 	bl	800218e <HAL_GPIO_WritePin>
              break;
 80005b2:	e15a      	b.n	800086a <display7SEG2+0x3a2>
          case 2:
              HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 80005b4:	2200      	movs	r2, #0
 80005b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005ba:	4895      	ldr	r0, [pc, #596]	; (8000810 <display7SEG2+0x348>)
 80005bc:	f001 fde7 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005c6:	4892      	ldr	r0, [pc, #584]	; (8000810 <display7SEG2+0x348>)
 80005c8:	f001 fde1 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_SET);
 80005cc:	2201      	movs	r2, #1
 80005ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005d2:	488f      	ldr	r0, [pc, #572]	; (8000810 <display7SEG2+0x348>)
 80005d4:	f001 fddb 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 80005d8:	2200      	movs	r2, #0
 80005da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005de:	488c      	ldr	r0, [pc, #560]	; (8000810 <display7SEG2+0x348>)
 80005e0:	f001 fdd5 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005ea:	4889      	ldr	r0, [pc, #548]	; (8000810 <display7SEG2+0x348>)
 80005ec:	f001 fdcf 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005f6:	4886      	ldr	r0, [pc, #536]	; (8000810 <display7SEG2+0x348>)
 80005f8:	f001 fdc9 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 80005fc:	2200      	movs	r2, #0
 80005fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000602:	4883      	ldr	r0, [pc, #524]	; (8000810 <display7SEG2+0x348>)
 8000604:	f001 fdc3 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000608:	e12f      	b.n	800086a <display7SEG2+0x3a2>
          case 3:
              HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000610:	487f      	ldr	r0, [pc, #508]	; (8000810 <display7SEG2+0x348>)
 8000612:	f001 fdbc 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8000616:	2200      	movs	r2, #0
 8000618:	f44f 7100 	mov.w	r1, #512	; 0x200
 800061c:	487c      	ldr	r0, [pc, #496]	; (8000810 <display7SEG2+0x348>)
 800061e:	f001 fdb6 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000628:	4879      	ldr	r0, [pc, #484]	; (8000810 <display7SEG2+0x348>)
 800062a:	f001 fdb0 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000634:	4876      	ldr	r0, [pc, #472]	; (8000810 <display7SEG2+0x348>)
 8000636:	f001 fdaa 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 800063a:	2201      	movs	r2, #1
 800063c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000640:	4873      	ldr	r0, [pc, #460]	; (8000810 <display7SEG2+0x348>)
 8000642:	f001 fda4 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 8000646:	2201      	movs	r2, #1
 8000648:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800064c:	4870      	ldr	r0, [pc, #448]	; (8000810 <display7SEG2+0x348>)
 800064e:	f001 fd9e 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000658:	486d      	ldr	r0, [pc, #436]	; (8000810 <display7SEG2+0x348>)
 800065a:	f001 fd98 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800065e:	e104      	b.n	800086a <display7SEG2+0x3a2>
          case 4:
              HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_SET);
 8000660:	2201      	movs	r2, #1
 8000662:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000666:	486a      	ldr	r0, [pc, #424]	; (8000810 <display7SEG2+0x348>)
 8000668:	f001 fd91 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 800066c:	2200      	movs	r2, #0
 800066e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000672:	4867      	ldr	r0, [pc, #412]	; (8000810 <display7SEG2+0x348>)
 8000674:	f001 fd8b 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800067e:	4864      	ldr	r0, [pc, #400]	; (8000810 <display7SEG2+0x348>)
 8000680:	f001 fd85 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_SET);
 8000684:	2201      	movs	r2, #1
 8000686:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800068a:	4861      	ldr	r0, [pc, #388]	; (8000810 <display7SEG2+0x348>)
 800068c:	f001 fd7f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 8000690:	2201      	movs	r2, #1
 8000692:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000696:	485e      	ldr	r0, [pc, #376]	; (8000810 <display7SEG2+0x348>)
 8000698:	f001 fd79 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a2:	485b      	ldr	r0, [pc, #364]	; (8000810 <display7SEG2+0x348>)
 80006a4:	f001 fd73 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 80006a8:	2200      	movs	r2, #0
 80006aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006ae:	4858      	ldr	r0, [pc, #352]	; (8000810 <display7SEG2+0x348>)
 80006b0:	f001 fd6d 	bl	800218e <HAL_GPIO_WritePin>
              break;
 80006b4:	e0d9      	b.n	800086a <display7SEG2+0x3a2>
          case 5:
              HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006bc:	4854      	ldr	r0, [pc, #336]	; (8000810 <display7SEG2+0x348>)
 80006be:	f001 fd66 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 80006c2:	2201      	movs	r2, #1
 80006c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006c8:	4851      	ldr	r0, [pc, #324]	; (8000810 <display7SEG2+0x348>)
 80006ca:	f001 fd60 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006d4:	484e      	ldr	r0, [pc, #312]	; (8000810 <display7SEG2+0x348>)
 80006d6:	f001 fd5a 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 80006da:	2200      	movs	r2, #0
 80006dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006e0:	484b      	ldr	r0, [pc, #300]	; (8000810 <display7SEG2+0x348>)
 80006e2:	f001 fd54 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 80006e6:	2201      	movs	r2, #1
 80006e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ec:	4848      	ldr	r0, [pc, #288]	; (8000810 <display7SEG2+0x348>)
 80006ee:	f001 fd4e 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f8:	4845      	ldr	r0, [pc, #276]	; (8000810 <display7SEG2+0x348>)
 80006fa:	f001 fd48 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 80006fe:	2200      	movs	r2, #0
 8000700:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000704:	4842      	ldr	r0, [pc, #264]	; (8000810 <display7SEG2+0x348>)
 8000706:	f001 fd42 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800070a:	e0ae      	b.n	800086a <display7SEG2+0x3a2>
          case 6:
              HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000712:	483f      	ldr	r0, [pc, #252]	; (8000810 <display7SEG2+0x348>)
 8000714:	f001 fd3b 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 8000718:	2201      	movs	r2, #1
 800071a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800071e:	483c      	ldr	r0, [pc, #240]	; (8000810 <display7SEG2+0x348>)
 8000720:	f001 fd35 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 8000724:	2200      	movs	r2, #0
 8000726:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800072a:	4839      	ldr	r0, [pc, #228]	; (8000810 <display7SEG2+0x348>)
 800072c:	f001 fd2f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000736:	4836      	ldr	r0, [pc, #216]	; (8000810 <display7SEG2+0x348>)
 8000738:	f001 fd29 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000742:	4833      	ldr	r0, [pc, #204]	; (8000810 <display7SEG2+0x348>)
 8000744:	f001 fd23 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800074e:	4830      	ldr	r0, [pc, #192]	; (8000810 <display7SEG2+0x348>)
 8000750:	f001 fd1d 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800075a:	482d      	ldr	r0, [pc, #180]	; (8000810 <display7SEG2+0x348>)
 800075c:	f001 fd17 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000760:	e083      	b.n	800086a <display7SEG2+0x3a2>
          case 7:
              HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000762:	2200      	movs	r2, #0
 8000764:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000768:	4829      	ldr	r0, [pc, #164]	; (8000810 <display7SEG2+0x348>)
 800076a:	f001 fd10 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000774:	4826      	ldr	r0, [pc, #152]	; (8000810 <display7SEG2+0x348>)
 8000776:	f001 fd0a 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000780:	4823      	ldr	r0, [pc, #140]	; (8000810 <display7SEG2+0x348>)
 8000782:	f001 fd04 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_SET);
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800078c:	4820      	ldr	r0, [pc, #128]	; (8000810 <display7SEG2+0x348>)
 800078e:	f001 fcfe 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 8000792:	2201      	movs	r2, #1
 8000794:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000798:	481d      	ldr	r0, [pc, #116]	; (8000810 <display7SEG2+0x348>)
 800079a:	f001 fcf8 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_SET);
 800079e:	2201      	movs	r2, #1
 80007a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007a4:	481a      	ldr	r0, [pc, #104]	; (8000810 <display7SEG2+0x348>)
 80007a6:	f001 fcf2 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_SET);
 80007aa:	2201      	movs	r2, #1
 80007ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007b0:	4817      	ldr	r0, [pc, #92]	; (8000810 <display7SEG2+0x348>)
 80007b2:	f001 fcec 	bl	800218e <HAL_GPIO_WritePin>
              break;
 80007b6:	e058      	b.n	800086a <display7SEG2+0x3a2>
          case 8:
              HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 80007b8:	2200      	movs	r2, #0
 80007ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007be:	4814      	ldr	r0, [pc, #80]	; (8000810 <display7SEG2+0x348>)
 80007c0:	f001 fce5 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007ca:	4811      	ldr	r0, [pc, #68]	; (8000810 <display7SEG2+0x348>)
 80007cc:	f001 fcdf 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 80007d0:	2200      	movs	r2, #0
 80007d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007d6:	480e      	ldr	r0, [pc, #56]	; (8000810 <display7SEG2+0x348>)
 80007d8:	f001 fcd9 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 80007dc:	2200      	movs	r2, #0
 80007de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007e2:	480b      	ldr	r0, [pc, #44]	; (8000810 <display7SEG2+0x348>)
 80007e4:	f001 fcd3 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007ee:	4808      	ldr	r0, [pc, #32]	; (8000810 <display7SEG2+0x348>)
 80007f0:	f001 fccd 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007fa:	4805      	ldr	r0, [pc, #20]	; (8000810 <display7SEG2+0x348>)
 80007fc:	f001 fcc7 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 8000800:	2200      	movs	r2, #0
 8000802:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000806:	4802      	ldr	r0, [pc, #8]	; (8000810 <display7SEG2+0x348>)
 8000808:	f001 fcc1 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800080c:	e02d      	b.n	800086a <display7SEG2+0x3a2>
 800080e:	bf00      	nop
 8000810:	40010c00 	.word	0x40010c00
          case 9:
              HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, GPIO_PIN_RESET);
 8000814:	2200      	movs	r2, #0
 8000816:	f44f 7180 	mov.w	r1, #256	; 0x100
 800081a:	4816      	ldr	r0, [pc, #88]	; (8000874 <display7SEG2+0x3ac>)
 800081c:	f001 fcb7 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8000820:	2200      	movs	r2, #0
 8000822:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000826:	4813      	ldr	r0, [pc, #76]	; (8000874 <display7SEG2+0x3ac>)
 8000828:	f001 fcb1 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000832:	4810      	ldr	r0, [pc, #64]	; (8000874 <display7SEG2+0x3ac>)
 8000834:	f001 fcab 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800083e:	480d      	ldr	r0, [pc, #52]	; (8000874 <display7SEG2+0x3ac>)
 8000840:	f001 fca5 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800084a:	480a      	ldr	r0, [pc, #40]	; (8000874 <display7SEG2+0x3ac>)
 800084c:	f001 fc9f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000856:	4807      	ldr	r0, [pc, #28]	; (8000874 <display7SEG2+0x3ac>)
 8000858:	f001 fc99 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, GPIO_PIN_RESET);
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000862:	4804      	ldr	r0, [pc, #16]	; (8000874 <display7SEG2+0x3ac>)
 8000864:	f001 fc93 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000868:	bf00      	nop
      }
  }
 800086a:	bf00      	nop
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40010c00 	.word	0x40010c00

08000878 <display7SEGMODE>:
void display7SEGMODE(int num) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2b09      	cmp	r3, #9
 8000884:	f200 81bc 	bhi.w	8000c00 <display7SEGMODE+0x388>
 8000888:	a201      	add	r2, pc, #4	; (adr r2, 8000890 <display7SEGMODE+0x18>)
 800088a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088e:	bf00      	nop
 8000890:	080008b9 	.word	0x080008b9
 8000894:	0800090d 	.word	0x0800090d
 8000898:	08000961 	.word	0x08000961
 800089c:	080009b5 	.word	0x080009b5
 80008a0:	08000a09 	.word	0x08000a09
 80008a4:	08000a5d 	.word	0x08000a5d
 80008a8:	08000ab1 	.word	0x08000ab1
 80008ac:	08000b05 	.word	0x08000b05
 80008b0:	08000b59 	.word	0x08000b59
 80008b4:	08000bad 	.word	0x08000bad
      switch(num) {
          case 0:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008be:	48d2      	ldr	r0, [pc, #840]	; (8000c08 <display7SEGMODE+0x390>)
 80008c0:	f001 fc65 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_RESET);
 80008c4:	2200      	movs	r2, #0
 80008c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008ca:	48cf      	ldr	r0, [pc, #828]	; (8000c08 <display7SEGMODE+0x390>)
 80008cc:	f001 fc5f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_RESET);
 80008d0:	2200      	movs	r2, #0
 80008d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008d6:	48cc      	ldr	r0, [pc, #816]	; (8000c08 <display7SEGMODE+0x390>)
 80008d8:	f001 fc59 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e2:	48c9      	ldr	r0, [pc, #804]	; (8000c08 <display7SEGMODE+0x390>)
 80008e4:	f001 fc53 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_RESET);
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ee:	48c6      	ldr	r0, [pc, #792]	; (8000c08 <display7SEGMODE+0x390>)
 80008f0:	f001 fc4d 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_RESET);
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008fa:	48c3      	ldr	r0, [pc, #780]	; (8000c08 <display7SEGMODE+0x390>)
 80008fc:	f001 fc47 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_SET);
 8000900:	2201      	movs	r2, #1
 8000902:	2101      	movs	r1, #1
 8000904:	48c1      	ldr	r0, [pc, #772]	; (8000c0c <display7SEGMODE+0x394>)
 8000906:	f001 fc42 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800090a:	e179      	b.n	8000c00 <display7SEGMODE+0x388>
          case 1:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000912:	48bd      	ldr	r0, [pc, #756]	; (8000c08 <display7SEGMODE+0x390>)
 8000914:	f001 fc3b 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800091e:	48ba      	ldr	r0, [pc, #744]	; (8000c08 <display7SEGMODE+0x390>)
 8000920:	f001 fc35 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800092a:	48b7      	ldr	r0, [pc, #732]	; (8000c08 <display7SEGMODE+0x390>)
 800092c:	f001 fc2f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000936:	48b4      	ldr	r0, [pc, #720]	; (8000c08 <display7SEGMODE+0x390>)
 8000938:	f001 fc29 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_SET);
 800093c:	2201      	movs	r2, #1
 800093e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000942:	48b1      	ldr	r0, [pc, #708]	; (8000c08 <display7SEGMODE+0x390>)
 8000944:	f001 fc23 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_SET);
 8000948:	2201      	movs	r2, #1
 800094a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800094e:	48ae      	ldr	r0, [pc, #696]	; (8000c08 <display7SEGMODE+0x390>)
 8000950:	f001 fc1d 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2101      	movs	r1, #1
 8000958:	48ac      	ldr	r0, [pc, #688]	; (8000c0c <display7SEGMODE+0x394>)
 800095a:	f001 fc18 	bl	800218e <HAL_GPIO_WritePin>
              break;
 800095e:	e14f      	b.n	8000c00 <display7SEGMODE+0x388>
          case 2:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000966:	48a8      	ldr	r0, [pc, #672]	; (8000c08 <display7SEGMODE+0x390>)
 8000968:	f001 fc11 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000972:	48a5      	ldr	r0, [pc, #660]	; (8000c08 <display7SEGMODE+0x390>)
 8000974:	f001 fc0b 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_SET);
 8000978:	2201      	movs	r2, #1
 800097a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800097e:	48a2      	ldr	r0, [pc, #648]	; (8000c08 <display7SEGMODE+0x390>)
 8000980:	f001 fc05 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_RESET);
 8000984:	2200      	movs	r2, #0
 8000986:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800098a:	489f      	ldr	r0, [pc, #636]	; (8000c08 <display7SEGMODE+0x390>)
 800098c:	f001 fbff 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_RESET);
 8000990:	2200      	movs	r2, #0
 8000992:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000996:	489c      	ldr	r0, [pc, #624]	; (8000c08 <display7SEGMODE+0x390>)
 8000998:	f001 fbf9 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_SET);
 800099c:	2201      	movs	r2, #1
 800099e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009a2:	4899      	ldr	r0, [pc, #612]	; (8000c08 <display7SEGMODE+0x390>)
 80009a4:	f001 fbf3 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_RESET);
 80009a8:	2200      	movs	r2, #0
 80009aa:	2101      	movs	r1, #1
 80009ac:	4897      	ldr	r0, [pc, #604]	; (8000c0c <display7SEGMODE+0x394>)
 80009ae:	f001 fbee 	bl	800218e <HAL_GPIO_WritePin>
              break;
 80009b2:	e125      	b.n	8000c00 <display7SEGMODE+0x388>
          case 3:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_RESET);
 80009b4:	2200      	movs	r2, #0
 80009b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009ba:	4893      	ldr	r0, [pc, #588]	; (8000c08 <display7SEGMODE+0x390>)
 80009bc:	f001 fbe7 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009c6:	4890      	ldr	r0, [pc, #576]	; (8000c08 <display7SEGMODE+0x390>)
 80009c8:	f001 fbe1 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_RESET);
 80009cc:	2200      	movs	r2, #0
 80009ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d2:	488d      	ldr	r0, [pc, #564]	; (8000c08 <display7SEGMODE+0x390>)
 80009d4:	f001 fbdb 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009de:	488a      	ldr	r0, [pc, #552]	; (8000c08 <display7SEGMODE+0x390>)
 80009e0:	f001 fbd5 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_SET);
 80009e4:	2201      	movs	r2, #1
 80009e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009ea:	4887      	ldr	r0, [pc, #540]	; (8000c08 <display7SEGMODE+0x390>)
 80009ec:	f001 fbcf 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_SET);
 80009f0:	2201      	movs	r2, #1
 80009f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009f6:	4884      	ldr	r0, [pc, #528]	; (8000c08 <display7SEGMODE+0x390>)
 80009f8:	f001 fbc9 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_RESET);
 80009fc:	2200      	movs	r2, #0
 80009fe:	2101      	movs	r1, #1
 8000a00:	4882      	ldr	r0, [pc, #520]	; (8000c0c <display7SEGMODE+0x394>)
 8000a02:	f001 fbc4 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000a06:	e0fb      	b.n	8000c00 <display7SEGMODE+0x388>
          case 4:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_SET);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a0e:	487e      	ldr	r0, [pc, #504]	; (8000c08 <display7SEGMODE+0x390>)
 8000a10:	f001 fbbd 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a1a:	487b      	ldr	r0, [pc, #492]	; (8000c08 <display7SEGMODE+0x390>)
 8000a1c:	f001 fbb7 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_RESET);
 8000a20:	2200      	movs	r2, #0
 8000a22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a26:	4878      	ldr	r0, [pc, #480]	; (8000c08 <display7SEGMODE+0x390>)
 8000a28:	f001 fbb1 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a32:	4875      	ldr	r0, [pc, #468]	; (8000c08 <display7SEGMODE+0x390>)
 8000a34:	f001 fbab 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_SET);
 8000a38:	2201      	movs	r2, #1
 8000a3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a3e:	4872      	ldr	r0, [pc, #456]	; (8000c08 <display7SEGMODE+0x390>)
 8000a40:	f001 fba5 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_RESET);
 8000a44:	2200      	movs	r2, #0
 8000a46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a4a:	486f      	ldr	r0, [pc, #444]	; (8000c08 <display7SEGMODE+0x390>)
 8000a4c:	f001 fb9f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_RESET);
 8000a50:	2200      	movs	r2, #0
 8000a52:	2101      	movs	r1, #1
 8000a54:	486d      	ldr	r0, [pc, #436]	; (8000c0c <display7SEGMODE+0x394>)
 8000a56:	f001 fb9a 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000a5a:	e0d1      	b.n	8000c00 <display7SEGMODE+0x388>
          case 5:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_RESET);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a62:	4869      	ldr	r0, [pc, #420]	; (8000c08 <display7SEGMODE+0x390>)
 8000a64:	f001 fb93 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_SET);
 8000a68:	2201      	movs	r2, #1
 8000a6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a6e:	4866      	ldr	r0, [pc, #408]	; (8000c08 <display7SEGMODE+0x390>)
 8000a70:	f001 fb8d 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_RESET);
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a7a:	4863      	ldr	r0, [pc, #396]	; (8000c08 <display7SEGMODE+0x390>)
 8000a7c:	f001 fb87 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a86:	4860      	ldr	r0, [pc, #384]	; (8000c08 <display7SEGMODE+0x390>)
 8000a88:	f001 fb81 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_SET);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a92:	485d      	ldr	r0, [pc, #372]	; (8000c08 <display7SEGMODE+0x390>)
 8000a94:	f001 fb7b 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_RESET);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a9e:	485a      	ldr	r0, [pc, #360]	; (8000c08 <display7SEGMODE+0x390>)
 8000aa0:	f001 fb75 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_RESET);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	4858      	ldr	r0, [pc, #352]	; (8000c0c <display7SEGMODE+0x394>)
 8000aaa:	f001 fb70 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000aae:	e0a7      	b.n	8000c00 <display7SEGMODE+0x388>
          case 6:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_RESET);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ab6:	4854      	ldr	r0, [pc, #336]	; (8000c08 <display7SEGMODE+0x390>)
 8000ab8:	f001 fb69 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_SET);
 8000abc:	2201      	movs	r2, #1
 8000abe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ac2:	4851      	ldr	r0, [pc, #324]	; (8000c08 <display7SEGMODE+0x390>)
 8000ac4:	f001 fb63 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ace:	484e      	ldr	r0, [pc, #312]	; (8000c08 <display7SEGMODE+0x390>)
 8000ad0:	f001 fb5d 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_RESET);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ada:	484b      	ldr	r0, [pc, #300]	; (8000c08 <display7SEGMODE+0x390>)
 8000adc:	f001 fb57 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_RESET);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ae6:	4848      	ldr	r0, [pc, #288]	; (8000c08 <display7SEGMODE+0x390>)
 8000ae8:	f001 fb51 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_RESET);
 8000aec:	2200      	movs	r2, #0
 8000aee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000af2:	4845      	ldr	r0, [pc, #276]	; (8000c08 <display7SEGMODE+0x390>)
 8000af4:	f001 fb4b 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_RESET);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2101      	movs	r1, #1
 8000afc:	4843      	ldr	r0, [pc, #268]	; (8000c0c <display7SEGMODE+0x394>)
 8000afe:	f001 fb46 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000b02:	e07d      	b.n	8000c00 <display7SEGMODE+0x388>
          case 7:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_RESET);
 8000b04:	2200      	movs	r2, #0
 8000b06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b0a:	483f      	ldr	r0, [pc, #252]	; (8000c08 <display7SEGMODE+0x390>)
 8000b0c:	f001 fb3f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b16:	483c      	ldr	r0, [pc, #240]	; (8000c08 <display7SEGMODE+0x390>)
 8000b18:	f001 fb39 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b22:	4839      	ldr	r0, [pc, #228]	; (8000c08 <display7SEGMODE+0x390>)
 8000b24:	f001 fb33 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_SET);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b2e:	4836      	ldr	r0, [pc, #216]	; (8000c08 <display7SEGMODE+0x390>)
 8000b30:	f001 fb2d 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_SET);
 8000b34:	2201      	movs	r2, #1
 8000b36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b3a:	4833      	ldr	r0, [pc, #204]	; (8000c08 <display7SEGMODE+0x390>)
 8000b3c:	f001 fb27 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_SET);
 8000b40:	2201      	movs	r2, #1
 8000b42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b46:	4830      	ldr	r0, [pc, #192]	; (8000c08 <display7SEGMODE+0x390>)
 8000b48:	f001 fb21 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	2101      	movs	r1, #1
 8000b50:	482e      	ldr	r0, [pc, #184]	; (8000c0c <display7SEGMODE+0x394>)
 8000b52:	f001 fb1c 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000b56:	e053      	b.n	8000c00 <display7SEGMODE+0x388>
          case 8:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_RESET);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b5e:	482a      	ldr	r0, [pc, #168]	; (8000c08 <display7SEGMODE+0x390>)
 8000b60:	f001 fb15 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b6a:	4827      	ldr	r0, [pc, #156]	; (8000c08 <display7SEGMODE+0x390>)
 8000b6c:	f001 fb0f 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b76:	4824      	ldr	r0, [pc, #144]	; (8000c08 <display7SEGMODE+0x390>)
 8000b78:	f001 fb09 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b82:	4821      	ldr	r0, [pc, #132]	; (8000c08 <display7SEGMODE+0x390>)
 8000b84:	f001 fb03 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_RESET);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8e:	481e      	ldr	r0, [pc, #120]	; (8000c08 <display7SEGMODE+0x390>)
 8000b90:	f001 fafd 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b9a:	481b      	ldr	r0, [pc, #108]	; (8000c08 <display7SEGMODE+0x390>)
 8000b9c:	f001 faf7 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2101      	movs	r1, #1
 8000ba4:	4819      	ldr	r0, [pc, #100]	; (8000c0c <display7SEGMODE+0x394>)
 8000ba6:	f001 faf2 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000baa:	e029      	b.n	8000c00 <display7SEGMODE+0x388>
          case 9:
              HAL_GPIO_WritePin(SEGM0_GPIO_Port, SEGM0_Pin, GPIO_PIN_RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bb2:	4815      	ldr	r0, [pc, #84]	; (8000c08 <display7SEGMODE+0x390>)
 8000bb4:	f001 faeb 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM1_GPIO_Port, SEGM1_Pin, GPIO_PIN_RESET);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bbe:	4812      	ldr	r0, [pc, #72]	; (8000c08 <display7SEGMODE+0x390>)
 8000bc0:	f001 fae5 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM2_GPIO_Port, SEGM2_Pin, GPIO_PIN_RESET);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bca:	480f      	ldr	r0, [pc, #60]	; (8000c08 <display7SEGMODE+0x390>)
 8000bcc:	f001 fadf 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM3_GPIO_Port, SEGM3_Pin, GPIO_PIN_RESET);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd6:	480c      	ldr	r0, [pc, #48]	; (8000c08 <display7SEGMODE+0x390>)
 8000bd8:	f001 fad9 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM4_GPIO_Port, SEGM4_Pin, GPIO_PIN_SET);
 8000bdc:	2201      	movs	r2, #1
 8000bde:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be2:	4809      	ldr	r0, [pc, #36]	; (8000c08 <display7SEGMODE+0x390>)
 8000be4:	f001 fad3 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM5_GPIO_Port, SEGM5_Pin, GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bee:	4806      	ldr	r0, [pc, #24]	; (8000c08 <display7SEGMODE+0x390>)
 8000bf0:	f001 facd 	bl	800218e <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(SEGM6_GPIO_Port, SEGM6_Pin, GPIO_PIN_RESET);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2101      	movs	r1, #1
 8000bf8:	4804      	ldr	r0, [pc, #16]	; (8000c0c <display7SEGMODE+0x394>)
 8000bfa:	f001 fac8 	bl	800218e <HAL_GPIO_WritePin>
              break;
 8000bfe:	bf00      	nop
      }
  }
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40010800 	.word	0x40010800
 8000c0c:	40010c00 	.word	0x40010c00

08000c10 <update7SEGMODE>:
void update7SEGMODE(int index){
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	switch(index){
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d003      	beq.n	8000c26 <update7SEGMODE+0x16>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d017      	beq.n	8000c54 <update7SEGMODE+0x44>
		HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin, GPIO_PIN_RESET);
		display7SEGMODE(mode%10);
		break;
	default:
		break;
 8000c24:	e032      	b.n	8000c8c <update7SEGMODE+0x7c>
		HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin, GPIO_PIN_RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	2101      	movs	r1, #1
 8000c2a:	481a      	ldr	r0, [pc, #104]	; (8000c94 <update7SEGMODE+0x84>)
 8000c2c:	f001 faaf 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin, GPIO_PIN_SET);
 8000c30:	2201      	movs	r2, #1
 8000c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c36:	4818      	ldr	r0, [pc, #96]	; (8000c98 <update7SEGMODE+0x88>)
 8000c38:	f001 faa9 	bl	800218e <HAL_GPIO_WritePin>
		display7SEGMODE(mode/100);
 8000c3c:	4b17      	ldr	r3, [pc, #92]	; (8000c9c <update7SEGMODE+0x8c>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a17      	ldr	r2, [pc, #92]	; (8000ca0 <update7SEGMODE+0x90>)
 8000c42:	fb82 1203 	smull	r1, r2, r2, r3
 8000c46:	1152      	asrs	r2, r2, #5
 8000c48:	17db      	asrs	r3, r3, #31
 8000c4a:	1ad3      	subs	r3, r2, r3
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff fe13 	bl	8000878 <display7SEGMODE>
		break;
 8000c52:	e01b      	b.n	8000c8c <update7SEGMODE+0x7c>
		HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	2101      	movs	r1, #1
 8000c58:	480e      	ldr	r0, [pc, #56]	; (8000c94 <update7SEGMODE+0x84>)
 8000c5a:	f001 fa98 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin, GPIO_PIN_RESET);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c64:	480c      	ldr	r0, [pc, #48]	; (8000c98 <update7SEGMODE+0x88>)
 8000c66:	f001 fa92 	bl	800218e <HAL_GPIO_WritePin>
		display7SEGMODE(mode%10);
 8000c6a:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <update7SEGMODE+0x8c>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <update7SEGMODE+0x94>)
 8000c70:	fb83 1302 	smull	r1, r3, r3, r2
 8000c74:	1099      	asrs	r1, r3, #2
 8000c76:	17d3      	asrs	r3, r2, #31
 8000c78:	1ac9      	subs	r1, r1, r3
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	009b      	lsls	r3, r3, #2
 8000c7e:	440b      	add	r3, r1
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	1ad1      	subs	r1, r2, r3
 8000c84:	4608      	mov	r0, r1
 8000c86:	f7ff fdf7 	bl	8000878 <display7SEGMODE>
		break;
 8000c8a:	bf00      	nop
	}
}
 8000c8c:	bf00      	nop
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40010800 	.word	0x40010800
 8000c98:	40010c00 	.word	0x40010c00
 8000c9c:	2000008c 	.word	0x2000008c
 8000ca0:	51eb851f 	.word	0x51eb851f
 8000ca4:	66666667 	.word	0x66666667

08000ca8 <isButton1Pressed>:

int TimerForKeyPress1 = 200;
int TimerForKeyPress2 = 200;
int TimerForKeyPress3 = 200;

int isButton1Pressed(){
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
	if(button1_flag==1){
 8000cac:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <isButton1Pressed+0x20>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d104      	bne.n	8000cbe <isButton1Pressed+0x16>
		button1_flag=0;
 8000cb4:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <isButton1Pressed+0x20>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
		return 1;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e000      	b.n	8000cc0 <isButton1Pressed+0x18>
	}
	return 0;
 8000cbe:	2300      	movs	r3, #0
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr
 8000cc8:	20000074 	.word	0x20000074

08000ccc <isButton2Pressed>:
int isButton2Pressed(){
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
	if(button2_flag==1){
 8000cd0:	4b06      	ldr	r3, [pc, #24]	; (8000cec <isButton2Pressed+0x20>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d104      	bne.n	8000ce2 <isButton2Pressed+0x16>
		button2_flag=0;
 8000cd8:	4b04      	ldr	r3, [pc, #16]	; (8000cec <isButton2Pressed+0x20>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
		return 1;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e000      	b.n	8000ce4 <isButton2Pressed+0x18>
	}
	return 0;
 8000ce2:	2300      	movs	r3, #0
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bc80      	pop	{r7}
 8000cea:	4770      	bx	lr
 8000cec:	20000078 	.word	0x20000078

08000cf0 <isButton3Pressed>:
int isButton3Pressed(){
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
	if(button3_flag==1){
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <isButton3Pressed+0x20>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d104      	bne.n	8000d06 <isButton3Pressed+0x16>
		button3_flag=0;
 8000cfc:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <isButton3Pressed+0x20>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
		return 1;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e000      	b.n	8000d08 <isButton3Pressed+0x18>
	}
	return 0;
 8000d06:	2300      	movs	r3, #0
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	2000007c 	.word	0x2000007c

08000d14 <subKeyProcess1>:

void subKeyProcess1(){
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
	button1_flag=1;
 8000d18:	4b03      	ldr	r3, [pc, #12]	; (8000d28 <subKeyProcess1+0x14>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	601a      	str	r2, [r3, #0]
	//todo
}
 8000d1e:	bf00      	nop
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bc80      	pop	{r7}
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	20000074 	.word	0x20000074

08000d2c <subKeyProcess2>:
void subKeyProcess2(){
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
	button2_flag=1;
 8000d30:	4b03      	ldr	r3, [pc, #12]	; (8000d40 <subKeyProcess2+0x14>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	601a      	str	r2, [r3, #0]
	//todo
}
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bc80      	pop	{r7}
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000078 	.word	0x20000078

08000d44 <subKeyProcess3>:
void subKeyProcess3(){
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
	button3_flag=1;
 8000d48:	4b03      	ldr	r3, [pc, #12]	; (8000d58 <subKeyProcess3+0x14>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	601a      	str	r2, [r3, #0]
	//todo
}
 8000d4e:	bf00      	nop
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bc80      	pop	{r7}
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	2000007c 	.word	0x2000007c

08000d5c <getKeyInput>:
void getKeyInput(){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
	B1KeyReg0=B1KeyReg1;
 8000d60:	4b5a      	ldr	r3, [pc, #360]	; (8000ecc <getKeyInput+0x170>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a5a      	ldr	r2, [pc, #360]	; (8000ed0 <getKeyInput+0x174>)
 8000d66:	6013      	str	r3, [r2, #0]
	B1KeyReg1=B1KeyReg2;
 8000d68:	4b5a      	ldr	r3, [pc, #360]	; (8000ed4 <getKeyInput+0x178>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a57      	ldr	r2, [pc, #348]	; (8000ecc <getKeyInput+0x170>)
 8000d6e:	6013      	str	r3, [r2, #0]
	B1KeyReg2=HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 8000d70:	2102      	movs	r1, #2
 8000d72:	4859      	ldr	r0, [pc, #356]	; (8000ed8 <getKeyInput+0x17c>)
 8000d74:	f001 f9f4 	bl	8002160 <HAL_GPIO_ReadPin>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	4b55      	ldr	r3, [pc, #340]	; (8000ed4 <getKeyInput+0x178>)
 8000d7e:	601a      	str	r2, [r3, #0]
	if((B1KeyReg0==B1KeyReg1) && (B1KeyReg1==B1KeyReg2)){
 8000d80:	4b53      	ldr	r3, [pc, #332]	; (8000ed0 <getKeyInput+0x174>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4b51      	ldr	r3, [pc, #324]	; (8000ecc <getKeyInput+0x170>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d125      	bne.n	8000dd8 <getKeyInput+0x7c>
 8000d8c:	4b4f      	ldr	r3, [pc, #316]	; (8000ecc <getKeyInput+0x170>)
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	4b50      	ldr	r3, [pc, #320]	; (8000ed4 <getKeyInput+0x178>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d11f      	bne.n	8000dd8 <getKeyInput+0x7c>
		if(B1KeyReg3!=B1KeyReg2){
 8000d98:	4b50      	ldr	r3, [pc, #320]	; (8000edc <getKeyInput+0x180>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b4d      	ldr	r3, [pc, #308]	; (8000ed4 <getKeyInput+0x178>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d00d      	beq.n	8000dc0 <getKeyInput+0x64>
			B1KeyReg3 = B1KeyReg2;
 8000da4:	4b4b      	ldr	r3, [pc, #300]	; (8000ed4 <getKeyInput+0x178>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a4c      	ldr	r2, [pc, #304]	; (8000edc <getKeyInput+0x180>)
 8000daa:	6013      	str	r3, [r2, #0]
			if(B1KeyReg2==PRESSED_STATE){
 8000dac:	4b49      	ldr	r3, [pc, #292]	; (8000ed4 <getKeyInput+0x178>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d111      	bne.n	8000dd8 <getKeyInput+0x7c>
				//
				subKeyProcess1();
 8000db4:	f7ff ffae 	bl	8000d14 <subKeyProcess1>
				TimerForKeyPress1=200;
 8000db8:	4b49      	ldr	r3, [pc, #292]	; (8000ee0 <getKeyInput+0x184>)
 8000dba:	22c8      	movs	r2, #200	; 0xc8
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	e00b      	b.n	8000dd8 <getKeyInput+0x7c>
			}
		}
		else{
			TimerForKeyPress1--;
 8000dc0:	4b47      	ldr	r3, [pc, #284]	; (8000ee0 <getKeyInput+0x184>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	4a46      	ldr	r2, [pc, #280]	; (8000ee0 <getKeyInput+0x184>)
 8000dc8:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress1==0){
 8000dca:	4b45      	ldr	r3, [pc, #276]	; (8000ee0 <getKeyInput+0x184>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d102      	bne.n	8000dd8 <getKeyInput+0x7c>
				B1KeyReg3= NORMAL_STATE;
 8000dd2:	4b42      	ldr	r3, [pc, #264]	; (8000edc <getKeyInput+0x180>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	601a      	str	r2, [r3, #0]
			}
		}
	}
	B2KeyReg0=B2KeyReg1;
 8000dd8:	4b42      	ldr	r3, [pc, #264]	; (8000ee4 <getKeyInput+0x188>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a42      	ldr	r2, [pc, #264]	; (8000ee8 <getKeyInput+0x18c>)
 8000dde:	6013      	str	r3, [r2, #0]
	B2KeyReg1=B2KeyReg2;
 8000de0:	4b42      	ldr	r3, [pc, #264]	; (8000eec <getKeyInput+0x190>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a3f      	ldr	r2, [pc, #252]	; (8000ee4 <getKeyInput+0x188>)
 8000de6:	6013      	str	r3, [r2, #0]
	B2KeyReg2=HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 8000de8:	2104      	movs	r1, #4
 8000dea:	483b      	ldr	r0, [pc, #236]	; (8000ed8 <getKeyInput+0x17c>)
 8000dec:	f001 f9b8 	bl	8002160 <HAL_GPIO_ReadPin>
 8000df0:	4603      	mov	r3, r0
 8000df2:	461a      	mov	r2, r3
 8000df4:	4b3d      	ldr	r3, [pc, #244]	; (8000eec <getKeyInput+0x190>)
 8000df6:	601a      	str	r2, [r3, #0]
	if((B2KeyReg0==B2KeyReg1) && (B2KeyReg1==B2KeyReg2)){
 8000df8:	4b3b      	ldr	r3, [pc, #236]	; (8000ee8 <getKeyInput+0x18c>)
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	4b39      	ldr	r3, [pc, #228]	; (8000ee4 <getKeyInput+0x188>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d125      	bne.n	8000e50 <getKeyInput+0xf4>
 8000e04:	4b37      	ldr	r3, [pc, #220]	; (8000ee4 <getKeyInput+0x188>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	4b38      	ldr	r3, [pc, #224]	; (8000eec <getKeyInput+0x190>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d11f      	bne.n	8000e50 <getKeyInput+0xf4>
		if(B2KeyReg3!=B2KeyReg2){
 8000e10:	4b37      	ldr	r3, [pc, #220]	; (8000ef0 <getKeyInput+0x194>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b35      	ldr	r3, [pc, #212]	; (8000eec <getKeyInput+0x190>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d00d      	beq.n	8000e38 <getKeyInput+0xdc>
			B2KeyReg3 = B2KeyReg2;
 8000e1c:	4b33      	ldr	r3, [pc, #204]	; (8000eec <getKeyInput+0x190>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a33      	ldr	r2, [pc, #204]	; (8000ef0 <getKeyInput+0x194>)
 8000e22:	6013      	str	r3, [r2, #0]
			if(B2KeyReg2==PRESSED_STATE){
 8000e24:	4b31      	ldr	r3, [pc, #196]	; (8000eec <getKeyInput+0x190>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d111      	bne.n	8000e50 <getKeyInput+0xf4>
				//
				subKeyProcess2();
 8000e2c:	f7ff ff7e 	bl	8000d2c <subKeyProcess2>
				TimerForKeyPress2=200;
 8000e30:	4b30      	ldr	r3, [pc, #192]	; (8000ef4 <getKeyInput+0x198>)
 8000e32:	22c8      	movs	r2, #200	; 0xc8
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	e00b      	b.n	8000e50 <getKeyInput+0xf4>
			}
		}
		else{
			TimerForKeyPress2--;
 8000e38:	4b2e      	ldr	r3, [pc, #184]	; (8000ef4 <getKeyInput+0x198>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	4a2d      	ldr	r2, [pc, #180]	; (8000ef4 <getKeyInput+0x198>)
 8000e40:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress2==0){
 8000e42:	4b2c      	ldr	r3, [pc, #176]	; (8000ef4 <getKeyInput+0x198>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d102      	bne.n	8000e50 <getKeyInput+0xf4>
				B2KeyReg3= NORMAL_STATE;
 8000e4a:	4b29      	ldr	r3, [pc, #164]	; (8000ef0 <getKeyInput+0x194>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	601a      	str	r2, [r3, #0]
			}
		}
	}

	B3KeyReg0=B3KeyReg1;
 8000e50:	4b29      	ldr	r3, [pc, #164]	; (8000ef8 <getKeyInput+0x19c>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a29      	ldr	r2, [pc, #164]	; (8000efc <getKeyInput+0x1a0>)
 8000e56:	6013      	str	r3, [r2, #0]
	B3KeyReg1=B3KeyReg2;
 8000e58:	4b29      	ldr	r3, [pc, #164]	; (8000f00 <getKeyInput+0x1a4>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a26      	ldr	r2, [pc, #152]	; (8000ef8 <getKeyInput+0x19c>)
 8000e5e:	6013      	str	r3, [r2, #0]
	B3KeyReg2=HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 8000e60:	2108      	movs	r1, #8
 8000e62:	481d      	ldr	r0, [pc, #116]	; (8000ed8 <getKeyInput+0x17c>)
 8000e64:	f001 f97c 	bl	8002160 <HAL_GPIO_ReadPin>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	4b24      	ldr	r3, [pc, #144]	; (8000f00 <getKeyInput+0x1a4>)
 8000e6e:	601a      	str	r2, [r3, #0]
	if((B3KeyReg0==B3KeyReg1) && (B3KeyReg1==B3KeyReg2)){
 8000e70:	4b22      	ldr	r3, [pc, #136]	; (8000efc <getKeyInput+0x1a0>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4b20      	ldr	r3, [pc, #128]	; (8000ef8 <getKeyInput+0x19c>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d125      	bne.n	8000ec8 <getKeyInput+0x16c>
 8000e7c:	4b1e      	ldr	r3, [pc, #120]	; (8000ef8 <getKeyInput+0x19c>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	4b1f      	ldr	r3, [pc, #124]	; (8000f00 <getKeyInput+0x1a4>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d11f      	bne.n	8000ec8 <getKeyInput+0x16c>
		if(B3KeyReg3!=B3KeyReg2){
 8000e88:	4b1e      	ldr	r3, [pc, #120]	; (8000f04 <getKeyInput+0x1a8>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b1c      	ldr	r3, [pc, #112]	; (8000f00 <getKeyInput+0x1a4>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d00d      	beq.n	8000eb0 <getKeyInput+0x154>
			B3KeyReg3 = B3KeyReg2;
 8000e94:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <getKeyInput+0x1a4>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a1a      	ldr	r2, [pc, #104]	; (8000f04 <getKeyInput+0x1a8>)
 8000e9a:	6013      	str	r3, [r2, #0]
			if(B3KeyReg2==PRESSED_STATE){
 8000e9c:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <getKeyInput+0x1a4>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d111      	bne.n	8000ec8 <getKeyInput+0x16c>
				//
				subKeyProcess3();
 8000ea4:	f7ff ff4e 	bl	8000d44 <subKeyProcess3>
				TimerForKeyPress3=200;
 8000ea8:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <getKeyInput+0x1ac>)
 8000eaa:	22c8      	movs	r2, #200	; 0xc8
 8000eac:	601a      	str	r2, [r3, #0]
			if (TimerForKeyPress3==0){
				B3KeyReg3= NORMAL_STATE;
			}
		}
	}
}
 8000eae:	e00b      	b.n	8000ec8 <getKeyInput+0x16c>
			TimerForKeyPress3--;
 8000eb0:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <getKeyInput+0x1ac>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	3b01      	subs	r3, #1
 8000eb6:	4a14      	ldr	r2, [pc, #80]	; (8000f08 <getKeyInput+0x1ac>)
 8000eb8:	6013      	str	r3, [r2, #0]
			if (TimerForKeyPress3==0){
 8000eba:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <getKeyInput+0x1ac>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d102      	bne.n	8000ec8 <getKeyInput+0x16c>
				B3KeyReg3= NORMAL_STATE;
 8000ec2:	4b10      	ldr	r3, [pc, #64]	; (8000f04 <getKeyInput+0x1a8>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	601a      	str	r2, [r3, #0]
}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000004 	.word	0x20000004
 8000ed0:	20000000 	.word	0x20000000
 8000ed4:	20000008 	.word	0x20000008
 8000ed8:	40010800 	.word	0x40010800
 8000edc:	2000000c 	.word	0x2000000c
 8000ee0:	20000030 	.word	0x20000030
 8000ee4:	20000014 	.word	0x20000014
 8000ee8:	20000010 	.word	0x20000010
 8000eec:	20000018 	.word	0x20000018
 8000ef0:	2000001c 	.word	0x2000001c
 8000ef4:	20000034 	.word	0x20000034
 8000ef8:	20000024 	.word	0x20000024
 8000efc:	20000020 	.word	0x20000020
 8000f00:	20000028 	.word	0x20000028
 8000f04:	2000002c 	.word	0x2000002c
 8000f08:	20000038 	.word	0x20000038

08000f0c <fsm_automatic_run>:
int counter_green1;
int counter_yellow1;
int default_green1;
int default_red1;
int default_yellow1;
void fsm_automatic_run(){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
	default_green1 = default_green;
 8000f10:	4bb2      	ldr	r3, [pc, #712]	; (80011dc <fsm_automatic_run+0x2d0>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4ab2      	ldr	r2, [pc, #712]	; (80011e0 <fsm_automatic_run+0x2d4>)
 8000f16:	6013      	str	r3, [r2, #0]
	default_red1 = default_red;
 8000f18:	4bb2      	ldr	r3, [pc, #712]	; (80011e4 <fsm_automatic_run+0x2d8>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4ab2      	ldr	r2, [pc, #712]	; (80011e8 <fsm_automatic_run+0x2dc>)
 8000f1e:	6013      	str	r3, [r2, #0]
	default_yellow1 = default_yellow;
 8000f20:	4bb2      	ldr	r3, [pc, #712]	; (80011ec <fsm_automatic_run+0x2e0>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4ab2      	ldr	r2, [pc, #712]	; (80011f0 <fsm_automatic_run+0x2e4>)
 8000f26:	6013      	str	r3, [r2, #0]
	switch(status){
 8000f28:	4bb2      	ldr	r3, [pc, #712]	; (80011f4 <fsm_automatic_run+0x2e8>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	2b03      	cmp	r3, #3
 8000f30:	f200 8118 	bhi.w	8001164 <fsm_automatic_run+0x258>
 8000f34:	a201      	add	r2, pc, #4	; (adr r2, 8000f3c <fsm_automatic_run+0x30>)
 8000f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f3a:	bf00      	nop
 8000f3c:	08000f4d 	.word	0x08000f4d
 8000f40:	08000f95 	.word	0x08000f95
 8000f44:	08001031 	.word	0x08001031
 8000f48:	080010cb 	.word	0x080010cb
	case INIT:
		HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin, GPIO_PIN_SET);
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	2140      	movs	r1, #64	; 0x40
 8000f50:	48a9      	ldr	r0, [pc, #676]	; (80011f8 <fsm_automatic_run+0x2ec>)
 8000f52:	f001 f91c 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port,YELLOW_LED_Pin, GPIO_PIN_SET);
 8000f56:	2201      	movs	r2, #1
 8000f58:	2120      	movs	r1, #32
 8000f5a:	48a7      	ldr	r0, [pc, #668]	; (80011f8 <fsm_automatic_run+0x2ec>)
 8000f5c:	f001 f917 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2110      	movs	r1, #16
 8000f64:	48a4      	ldr	r0, [pc, #656]	; (80011f8 <fsm_automatic_run+0x2ec>)
 8000f66:	f001 f912 	bl	800218e <HAL_GPIO_WritePin>

		status = AUTO_RED;
 8000f6a:	4ba2      	ldr	r3, [pc, #648]	; (80011f4 <fsm_automatic_run+0x2e8>)
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	601a      	str	r2, [r3, #0]

		setTimer1(1000);
 8000f70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f74:	f000 fc98 	bl	80018a8 <setTimer1>
		setTimer4(250);
 8000f78:	20fa      	movs	r0, #250	; 0xfa
 8000f7a:	f000 fce3 	bl	8001944 <setTimer4>

		counter_red=default_red/1000;
 8000f7e:	4b99      	ldr	r3, [pc, #612]	; (80011e4 <fsm_automatic_run+0x2d8>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a9e      	ldr	r2, [pc, #632]	; (80011fc <fsm_automatic_run+0x2f0>)
 8000f84:	fb82 1203 	smull	r1, r2, r2, r3
 8000f88:	1192      	asrs	r2, r2, #6
 8000f8a:	17db      	asrs	r3, r3, #31
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	4a9c      	ldr	r2, [pc, #624]	; (8001200 <fsm_automatic_run+0x2f4>)
 8000f90:	6013      	str	r3, [r2, #0]
		break;
 8000f92:	e0ee      	b.n	8001172 <fsm_automatic_run+0x266>
	case AUTO_RED:
		HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2140      	movs	r1, #64	; 0x40
 8000f98:	4897      	ldr	r0, [pc, #604]	; (80011f8 <fsm_automatic_run+0x2ec>)
 8000f9a:	f001 f8f8 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port,YELLOW_LED_Pin, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2120      	movs	r1, #32
 8000fa2:	4895      	ldr	r0, [pc, #596]	; (80011f8 <fsm_automatic_run+0x2ec>)
 8000fa4:	f001 f8f3 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin, GPIO_PIN_SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	2110      	movs	r1, #16
 8000fac:	4892      	ldr	r0, [pc, #584]	; (80011f8 <fsm_automatic_run+0x2ec>)
 8000fae:	f001 f8ee 	bl	800218e <HAL_GPIO_WritePin>

		if(timer1_flag==1){
 8000fb2:	4b94      	ldr	r3, [pc, #592]	; (8001204 <fsm_automatic_run+0x2f8>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d123      	bne.n	8001002 <fsm_automatic_run+0xf6>
			counter_red--;
 8000fba:	4b91      	ldr	r3, [pc, #580]	; (8001200 <fsm_automatic_run+0x2f4>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	4a8f      	ldr	r2, [pc, #572]	; (8001200 <fsm_automatic_run+0x2f4>)
 8000fc2:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000fc4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fc8:	f000 fc6e 	bl	80018a8 <setTimer1>
			display7SEG1(counter_red/10);
 8000fcc:	4b8c      	ldr	r3, [pc, #560]	; (8001200 <fsm_automatic_run+0x2f4>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a8d      	ldr	r2, [pc, #564]	; (8001208 <fsm_automatic_run+0x2fc>)
 8000fd2:	fb82 1203 	smull	r1, r2, r2, r3
 8000fd6:	1092      	asrs	r2, r2, #2
 8000fd8:	17db      	asrs	r3, r3, #31
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff f8e5 	bl	80001ac <display7SEG1>
			display7SEG2(counter_red%10);
 8000fe2:	4b87      	ldr	r3, [pc, #540]	; (8001200 <fsm_automatic_run+0x2f4>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	4b88      	ldr	r3, [pc, #544]	; (8001208 <fsm_automatic_run+0x2fc>)
 8000fe8:	fb83 1302 	smull	r1, r3, r3, r2
 8000fec:	1099      	asrs	r1, r3, #2
 8000fee:	17d3      	asrs	r3, r2, #31
 8000ff0:	1ac9      	subs	r1, r1, r3
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	440b      	add	r3, r1
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	1ad1      	subs	r1, r2, r3
 8000ffc:	4608      	mov	r0, r1
 8000ffe:	f7ff fa63 	bl	80004c8 <display7SEG2>
		}
		if (counter_red<=0){
 8001002:	4b7f      	ldr	r3, [pc, #508]	; (8001200 <fsm_automatic_run+0x2f4>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	f300 80ae 	bgt.w	8001168 <fsm_automatic_run+0x25c>
			status=AUTO_GREEN;
 800100c:	4b79      	ldr	r3, [pc, #484]	; (80011f4 <fsm_automatic_run+0x2e8>)
 800100e:	2203      	movs	r2, #3
 8001010:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001012:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001016:	f000 fc47 	bl	80018a8 <setTimer1>
			counter_green=default_green/1000;
 800101a:	4b70      	ldr	r3, [pc, #448]	; (80011dc <fsm_automatic_run+0x2d0>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a77      	ldr	r2, [pc, #476]	; (80011fc <fsm_automatic_run+0x2f0>)
 8001020:	fb82 1203 	smull	r1, r2, r2, r3
 8001024:	1192      	asrs	r2, r2, #6
 8001026:	17db      	asrs	r3, r3, #31
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	4a78      	ldr	r2, [pc, #480]	; (800120c <fsm_automatic_run+0x300>)
 800102c:	6013      	str	r3, [r2, #0]
		}
		break;
 800102e:	e09b      	b.n	8001168 <fsm_automatic_run+0x25c>
	case AUTO_GREEN:
		HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin, GPIO_PIN_SET);
 8001030:	2201      	movs	r2, #1
 8001032:	2140      	movs	r1, #64	; 0x40
 8001034:	4870      	ldr	r0, [pc, #448]	; (80011f8 <fsm_automatic_run+0x2ec>)
 8001036:	f001 f8aa 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port,YELLOW_LED_Pin, GPIO_PIN_SET);
 800103a:	2201      	movs	r2, #1
 800103c:	2120      	movs	r1, #32
 800103e:	486e      	ldr	r0, [pc, #440]	; (80011f8 <fsm_automatic_run+0x2ec>)
 8001040:	f001 f8a5 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2110      	movs	r1, #16
 8001048:	486b      	ldr	r0, [pc, #428]	; (80011f8 <fsm_automatic_run+0x2ec>)
 800104a:	f001 f8a0 	bl	800218e <HAL_GPIO_WritePin>
		if(timer1_flag==1){
 800104e:	4b6d      	ldr	r3, [pc, #436]	; (8001204 <fsm_automatic_run+0x2f8>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2b01      	cmp	r3, #1
 8001054:	d123      	bne.n	800109e <fsm_automatic_run+0x192>
			counter_green--;
 8001056:	4b6d      	ldr	r3, [pc, #436]	; (800120c <fsm_automatic_run+0x300>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	3b01      	subs	r3, #1
 800105c:	4a6b      	ldr	r2, [pc, #428]	; (800120c <fsm_automatic_run+0x300>)
 800105e:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8001060:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001064:	f000 fc20 	bl	80018a8 <setTimer1>
			display7SEG1(counter_green/10);
 8001068:	4b68      	ldr	r3, [pc, #416]	; (800120c <fsm_automatic_run+0x300>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a66      	ldr	r2, [pc, #408]	; (8001208 <fsm_automatic_run+0x2fc>)
 800106e:	fb82 1203 	smull	r1, r2, r2, r3
 8001072:	1092      	asrs	r2, r2, #2
 8001074:	17db      	asrs	r3, r3, #31
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff f897 	bl	80001ac <display7SEG1>
			display7SEG2(counter_green%10);
 800107e:	4b63      	ldr	r3, [pc, #396]	; (800120c <fsm_automatic_run+0x300>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	4b61      	ldr	r3, [pc, #388]	; (8001208 <fsm_automatic_run+0x2fc>)
 8001084:	fb83 1302 	smull	r1, r3, r3, r2
 8001088:	1099      	asrs	r1, r3, #2
 800108a:	17d3      	asrs	r3, r2, #31
 800108c:	1ac9      	subs	r1, r1, r3
 800108e:	460b      	mov	r3, r1
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	440b      	add	r3, r1
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	1ad1      	subs	r1, r2, r3
 8001098:	4608      	mov	r0, r1
 800109a:	f7ff fa15 	bl	80004c8 <display7SEG2>
		}
		if (counter_green<=0){
 800109e:	4b5b      	ldr	r3, [pc, #364]	; (800120c <fsm_automatic_run+0x300>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	dc62      	bgt.n	800116c <fsm_automatic_run+0x260>
			status=AUTO_YELLOW;
 80010a6:	4b53      	ldr	r3, [pc, #332]	; (80011f4 <fsm_automatic_run+0x2e8>)
 80010a8:	2204      	movs	r2, #4
 80010aa:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80010ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010b0:	f000 fbfa 	bl	80018a8 <setTimer1>
			counter_yellow=default_yellow/1000;
 80010b4:	4b4d      	ldr	r3, [pc, #308]	; (80011ec <fsm_automatic_run+0x2e0>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a50      	ldr	r2, [pc, #320]	; (80011fc <fsm_automatic_run+0x2f0>)
 80010ba:	fb82 1203 	smull	r1, r2, r2, r3
 80010be:	1192      	asrs	r2, r2, #6
 80010c0:	17db      	asrs	r3, r3, #31
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	4a52      	ldr	r2, [pc, #328]	; (8001210 <fsm_automatic_run+0x304>)
 80010c6:	6013      	str	r3, [r2, #0]
		}
		break;
 80010c8:	e050      	b.n	800116c <fsm_automatic_run+0x260>
	case AUTO_YELLOW:
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 80010ca:	2201      	movs	r2, #1
 80010cc:	2140      	movs	r1, #64	; 0x40
 80010ce:	484a      	ldr	r0, [pc, #296]	; (80011f8 <fsm_automatic_run+0x2ec>)
 80010d0:	f001 f85d 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2120      	movs	r1, #32
 80010d8:	4847      	ldr	r0, [pc, #284]	; (80011f8 <fsm_automatic_run+0x2ec>)
 80010da:	f001 f858 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 80010de:	2201      	movs	r2, #1
 80010e0:	2110      	movs	r1, #16
 80010e2:	4845      	ldr	r0, [pc, #276]	; (80011f8 <fsm_automatic_run+0x2ec>)
 80010e4:	f001 f853 	bl	800218e <HAL_GPIO_WritePin>

		if(timer1_flag==1){
 80010e8:	4b46      	ldr	r3, [pc, #280]	; (8001204 <fsm_automatic_run+0x2f8>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d123      	bne.n	8001138 <fsm_automatic_run+0x22c>
			counter_yellow--;
 80010f0:	4b47      	ldr	r3, [pc, #284]	; (8001210 <fsm_automatic_run+0x304>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	3b01      	subs	r3, #1
 80010f6:	4a46      	ldr	r2, [pc, #280]	; (8001210 <fsm_automatic_run+0x304>)
 80010f8:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 80010fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010fe:	f000 fbd3 	bl	80018a8 <setTimer1>
			display7SEG1(counter_yellow/10);
 8001102:	4b43      	ldr	r3, [pc, #268]	; (8001210 <fsm_automatic_run+0x304>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a40      	ldr	r2, [pc, #256]	; (8001208 <fsm_automatic_run+0x2fc>)
 8001108:	fb82 1203 	smull	r1, r2, r2, r3
 800110c:	1092      	asrs	r2, r2, #2
 800110e:	17db      	asrs	r3, r3, #31
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff f84a 	bl	80001ac <display7SEG1>
			display7SEG2(counter_yellow%10);
 8001118:	4b3d      	ldr	r3, [pc, #244]	; (8001210 <fsm_automatic_run+0x304>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4b3a      	ldr	r3, [pc, #232]	; (8001208 <fsm_automatic_run+0x2fc>)
 800111e:	fb83 1302 	smull	r1, r3, r3, r2
 8001122:	1099      	asrs	r1, r3, #2
 8001124:	17d3      	asrs	r3, r2, #31
 8001126:	1ac9      	subs	r1, r1, r3
 8001128:	460b      	mov	r3, r1
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	440b      	add	r3, r1
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	1ad1      	subs	r1, r2, r3
 8001132:	4608      	mov	r0, r1
 8001134:	f7ff f9c8 	bl	80004c8 <display7SEG2>
		}
		if (counter_yellow<=0){
 8001138:	4b35      	ldr	r3, [pc, #212]	; (8001210 <fsm_automatic_run+0x304>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	dc17      	bgt.n	8001170 <fsm_automatic_run+0x264>
			status=AUTO_RED;
 8001140:	4b2c      	ldr	r3, [pc, #176]	; (80011f4 <fsm_automatic_run+0x2e8>)
 8001142:	2202      	movs	r2, #2
 8001144:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001146:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800114a:	f000 fbad 	bl	80018a8 <setTimer1>
			counter_red=default_red/1000;
 800114e:	4b25      	ldr	r3, [pc, #148]	; (80011e4 <fsm_automatic_run+0x2d8>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a2a      	ldr	r2, [pc, #168]	; (80011fc <fsm_automatic_run+0x2f0>)
 8001154:	fb82 1203 	smull	r1, r2, r2, r3
 8001158:	1192      	asrs	r2, r2, #6
 800115a:	17db      	asrs	r3, r3, #31
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	4a28      	ldr	r2, [pc, #160]	; (8001200 <fsm_automatic_run+0x2f4>)
 8001160:	6013      	str	r3, [r2, #0]
		}
		break;
 8001162:	e005      	b.n	8001170 <fsm_automatic_run+0x264>
	default:
		break;
 8001164:	bf00      	nop
 8001166:	e004      	b.n	8001172 <fsm_automatic_run+0x266>
		break;
 8001168:	bf00      	nop
 800116a:	e002      	b.n	8001172 <fsm_automatic_run+0x266>
		break;
 800116c:	bf00      	nop
 800116e:	e000      	b.n	8001172 <fsm_automatic_run+0x266>
		break;
 8001170:	bf00      	nop
	}
	switch(status1){
 8001172:	4b28      	ldr	r3, [pc, #160]	; (8001214 <fsm_automatic_run+0x308>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	3b01      	subs	r3, #1
 8001178:	2b03      	cmp	r3, #3
 800117a:	f200 80eb 	bhi.w	8001354 <fsm_automatic_run+0x448>
 800117e:	a201      	add	r2, pc, #4	; (adr r2, 8001184 <fsm_automatic_run+0x278>)
 8001180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001184:	08001195 	.word	0x08001195
 8001188:	080012ed 	.word	0x080012ed
 800118c:	0800121d 	.word	0x0800121d
 8001190:	08001285 	.word	0x08001285
	case INIT:
		HAL_GPIO_WritePin(RED_LED1_GPIO_Port,RED_LED1_Pin, GPIO_PIN_SET);
 8001194:	2201      	movs	r2, #1
 8001196:	f44f 7100 	mov.w	r1, #512	; 0x200
 800119a:	4817      	ldr	r0, [pc, #92]	; (80011f8 <fsm_automatic_run+0x2ec>)
 800119c:	f000 fff7 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_LED1_GPIO_Port,YELLOW_LED1_Pin, GPIO_PIN_SET);
 80011a0:	2201      	movs	r2, #1
 80011a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011a6:	4814      	ldr	r0, [pc, #80]	; (80011f8 <fsm_automatic_run+0x2ec>)
 80011a8:	f000 fff1 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port,GREEN_LED1_Pin, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2180      	movs	r1, #128	; 0x80
 80011b0:	4811      	ldr	r0, [pc, #68]	; (80011f8 <fsm_automatic_run+0x2ec>)
 80011b2:	f000 ffec 	bl	800218e <HAL_GPIO_WritePin>
		status1 = AUTO_GREEN;
 80011b6:	4b17      	ldr	r3, [pc, #92]	; (8001214 <fsm_automatic_run+0x308>)
 80011b8:	2203      	movs	r2, #3
 80011ba:	601a      	str	r2, [r3, #0]
		setTimer2(1000);
 80011bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011c0:	f000 fb8c 	bl	80018dc <setTimer2>
		counter_green1=default_green1/1000;
 80011c4:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <fsm_automatic_run+0x2d4>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a0c      	ldr	r2, [pc, #48]	; (80011fc <fsm_automatic_run+0x2f0>)
 80011ca:	fb82 1203 	smull	r1, r2, r2, r3
 80011ce:	1192      	asrs	r2, r2, #6
 80011d0:	17db      	asrs	r3, r3, #31
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	4a10      	ldr	r2, [pc, #64]	; (8001218 <fsm_automatic_run+0x30c>)
 80011d6:	6013      	str	r3, [r2, #0]
		break;
 80011d8:	e0c3      	b.n	8001362 <fsm_automatic_run+0x456>
 80011da:	bf00      	nop
 80011dc:	2000003c 	.word	0x2000003c
 80011e0:	200000c0 	.word	0x200000c0
 80011e4:	20000040 	.word	0x20000040
 80011e8:	200000b8 	.word	0x200000b8
 80011ec:	20000044 	.word	0x20000044
 80011f0:	200000d0 	.word	0x200000d0
 80011f4:	20000084 	.word	0x20000084
 80011f8:	40010800 	.word	0x40010800
 80011fc:	10624dd3 	.word	0x10624dd3
 8001200:	200000bc 	.word	0x200000bc
 8001204:	20000094 	.word	0x20000094
 8001208:	66666667 	.word	0x66666667
 800120c:	200000c8 	.word	0x200000c8
 8001210:	200000cc 	.word	0x200000cc
 8001214:	20000088 	.word	0x20000088
 8001218:	200000b0 	.word	0x200000b0
		case AUTO_GREEN:
			HAL_GPIO_WritePin(RED_LED1_GPIO_Port,RED_LED1_Pin, GPIO_PIN_SET);
 800121c:	2201      	movs	r2, #1
 800121e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001222:	4851      	ldr	r0, [pc, #324]	; (8001368 <fsm_automatic_run+0x45c>)
 8001224:	f000 ffb3 	bl	800218e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_LED1_GPIO_Port,YELLOW_LED1_Pin, GPIO_PIN_SET);
 8001228:	2201      	movs	r2, #1
 800122a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800122e:	484e      	ldr	r0, [pc, #312]	; (8001368 <fsm_automatic_run+0x45c>)
 8001230:	f000 ffad 	bl	800218e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port,GREEN_LED1_Pin, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	2180      	movs	r1, #128	; 0x80
 8001238:	484b      	ldr	r0, [pc, #300]	; (8001368 <fsm_automatic_run+0x45c>)
 800123a:	f000 ffa8 	bl	800218e <HAL_GPIO_WritePin>
			if(timer2_flag==1){
 800123e:	4b4b      	ldr	r3, [pc, #300]	; (800136c <fsm_automatic_run+0x460>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d108      	bne.n	8001258 <fsm_automatic_run+0x34c>
				counter_green1--;
 8001246:	4b4a      	ldr	r3, [pc, #296]	; (8001370 <fsm_automatic_run+0x464>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	3b01      	subs	r3, #1
 800124c:	4a48      	ldr	r2, [pc, #288]	; (8001370 <fsm_automatic_run+0x464>)
 800124e:	6013      	str	r3, [r2, #0]
				setTimer2(1000);
 8001250:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001254:	f000 fb42 	bl	80018dc <setTimer2>
			}
			if (counter_green1<=0){
 8001258:	4b45      	ldr	r3, [pc, #276]	; (8001370 <fsm_automatic_run+0x464>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	dc7b      	bgt.n	8001358 <fsm_automatic_run+0x44c>
				status1=AUTO_YELLOW;
 8001260:	4b44      	ldr	r3, [pc, #272]	; (8001374 <fsm_automatic_run+0x468>)
 8001262:	2204      	movs	r2, #4
 8001264:	601a      	str	r2, [r3, #0]
				counter_yellow1=default_yellow1/1000;
 8001266:	4b44      	ldr	r3, [pc, #272]	; (8001378 <fsm_automatic_run+0x46c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a44      	ldr	r2, [pc, #272]	; (800137c <fsm_automatic_run+0x470>)
 800126c:	fb82 1203 	smull	r1, r2, r2, r3
 8001270:	1192      	asrs	r2, r2, #6
 8001272:	17db      	asrs	r3, r3, #31
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	4a42      	ldr	r2, [pc, #264]	; (8001380 <fsm_automatic_run+0x474>)
 8001278:	6013      	str	r3, [r2, #0]
				setTimer2(1000);
 800127a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800127e:	f000 fb2d 	bl	80018dc <setTimer2>
			}
			break;
 8001282:	e069      	b.n	8001358 <fsm_automatic_run+0x44c>
		case AUTO_YELLOW:
			HAL_GPIO_WritePin(RED_LED1_GPIO_Port,RED_LED1_Pin, GPIO_PIN_SET);
 8001284:	2201      	movs	r2, #1
 8001286:	f44f 7100 	mov.w	r1, #512	; 0x200
 800128a:	4837      	ldr	r0, [pc, #220]	; (8001368 <fsm_automatic_run+0x45c>)
 800128c:	f000 ff7f 	bl	800218e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_LED1_GPIO_Port,YELLOW_LED1_Pin, GPIO_PIN_RESET);
 8001290:	2200      	movs	r2, #0
 8001292:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001296:	4834      	ldr	r0, [pc, #208]	; (8001368 <fsm_automatic_run+0x45c>)
 8001298:	f000 ff79 	bl	800218e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port,GREEN_LED1_Pin, GPIO_PIN_SET);
 800129c:	2201      	movs	r2, #1
 800129e:	2180      	movs	r1, #128	; 0x80
 80012a0:	4831      	ldr	r0, [pc, #196]	; (8001368 <fsm_automatic_run+0x45c>)
 80012a2:	f000 ff74 	bl	800218e <HAL_GPIO_WritePin>
			if(timer2_flag==1){
 80012a6:	4b31      	ldr	r3, [pc, #196]	; (800136c <fsm_automatic_run+0x460>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d108      	bne.n	80012c0 <fsm_automatic_run+0x3b4>
				counter_yellow1--;
 80012ae:	4b34      	ldr	r3, [pc, #208]	; (8001380 <fsm_automatic_run+0x474>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	4a32      	ldr	r2, [pc, #200]	; (8001380 <fsm_automatic_run+0x474>)
 80012b6:	6013      	str	r3, [r2, #0]
				setTimer2(1000);
 80012b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012bc:	f000 fb0e 	bl	80018dc <setTimer2>
			}
			if (counter_yellow1<=0){
 80012c0:	4b2f      	ldr	r3, [pc, #188]	; (8001380 <fsm_automatic_run+0x474>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	dc49      	bgt.n	800135c <fsm_automatic_run+0x450>
				status1=AUTO_RED;
 80012c8:	4b2a      	ldr	r3, [pc, #168]	; (8001374 <fsm_automatic_run+0x468>)
 80012ca:	2202      	movs	r2, #2
 80012cc:	601a      	str	r2, [r3, #0]
				counter_red1=default_red1/1000;
 80012ce:	4b2d      	ldr	r3, [pc, #180]	; (8001384 <fsm_automatic_run+0x478>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a2a      	ldr	r2, [pc, #168]	; (800137c <fsm_automatic_run+0x470>)
 80012d4:	fb82 1203 	smull	r1, r2, r2, r3
 80012d8:	1192      	asrs	r2, r2, #6
 80012da:	17db      	asrs	r3, r3, #31
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	4a2a      	ldr	r2, [pc, #168]	; (8001388 <fsm_automatic_run+0x47c>)
 80012e0:	6013      	str	r3, [r2, #0]
				setTimer2(1000);
 80012e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012e6:	f000 faf9 	bl	80018dc <setTimer2>
			}
			break;
 80012ea:	e037      	b.n	800135c <fsm_automatic_run+0x450>
		case AUTO_RED:
			HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, GPIO_PIN_RESET);
 80012ec:	2200      	movs	r2, #0
 80012ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012f2:	481d      	ldr	r0, [pc, #116]	; (8001368 <fsm_automatic_run+0x45c>)
 80012f4:	f000 ff4b 	bl	800218e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_LED1_GPIO_Port, YELLOW_LED1_Pin, GPIO_PIN_SET);
 80012f8:	2201      	movs	r2, #1
 80012fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012fe:	481a      	ldr	r0, [pc, #104]	; (8001368 <fsm_automatic_run+0x45c>)
 8001300:	f000 ff45 	bl	800218e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, GPIO_PIN_SET);
 8001304:	2201      	movs	r2, #1
 8001306:	2180      	movs	r1, #128	; 0x80
 8001308:	4817      	ldr	r0, [pc, #92]	; (8001368 <fsm_automatic_run+0x45c>)
 800130a:	f000 ff40 	bl	800218e <HAL_GPIO_WritePin>
			if(timer2_flag==1){
 800130e:	4b17      	ldr	r3, [pc, #92]	; (800136c <fsm_automatic_run+0x460>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d108      	bne.n	8001328 <fsm_automatic_run+0x41c>
				counter_red1--;
 8001316:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <fsm_automatic_run+0x47c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	4a1a      	ldr	r2, [pc, #104]	; (8001388 <fsm_automatic_run+0x47c>)
 800131e:	6013      	str	r3, [r2, #0]
				setTimer2(1000);
 8001320:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001324:	f000 fada 	bl	80018dc <setTimer2>
			}
			if (counter_red1<=0){
 8001328:	4b17      	ldr	r3, [pc, #92]	; (8001388 <fsm_automatic_run+0x47c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	dc17      	bgt.n	8001360 <fsm_automatic_run+0x454>
				status1=AUTO_GREEN;
 8001330:	4b10      	ldr	r3, [pc, #64]	; (8001374 <fsm_automatic_run+0x468>)
 8001332:	2203      	movs	r2, #3
 8001334:	601a      	str	r2, [r3, #0]
				counter_green1=default_green1/1000;
 8001336:	4b15      	ldr	r3, [pc, #84]	; (800138c <fsm_automatic_run+0x480>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a10      	ldr	r2, [pc, #64]	; (800137c <fsm_automatic_run+0x470>)
 800133c:	fb82 1203 	smull	r1, r2, r2, r3
 8001340:	1192      	asrs	r2, r2, #6
 8001342:	17db      	asrs	r3, r3, #31
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <fsm_automatic_run+0x464>)
 8001348:	6013      	str	r3, [r2, #0]
				setTimer2(1000);
 800134a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800134e:	f000 fac5 	bl	80018dc <setTimer2>
			}
			break;
 8001352:	e005      	b.n	8001360 <fsm_automatic_run+0x454>
		default:
			break;
 8001354:	bf00      	nop
 8001356:	e004      	b.n	8001362 <fsm_automatic_run+0x456>
			break;
 8001358:	bf00      	nop
 800135a:	e002      	b.n	8001362 <fsm_automatic_run+0x456>
			break;
 800135c:	bf00      	nop
 800135e:	e000      	b.n	8001362 <fsm_automatic_run+0x456>
			break;
 8001360:	bf00      	nop
		}
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40010800 	.word	0x40010800
 800136c:	2000009c 	.word	0x2000009c
 8001370:	200000b0 	.word	0x200000b0
 8001374:	20000088 	.word	0x20000088
 8001378:	200000d0 	.word	0x200000d0
 800137c:	10624dd3 	.word	0x10624dd3
 8001380:	200000b4 	.word	0x200000b4
 8001384:	200000b8 	.word	0x200000b8
 8001388:	200000c4 	.word	0x200000c4
 800138c:	200000c0 	.word	0x200000c0

08001390 <fsm_manual_run>:
int display_green;
int display_yellow;
int index_led=0;
#include "fsm_manual.h"
#include "fsm_automatic.h"
void fsm_manual_run(){
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	if (timer4_flag==1){
 8001394:	4ba6      	ldr	r3, [pc, #664]	; (8001630 <fsm_manual_run+0x2a0>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d113      	bne.n	80013c4 <fsm_manual_run+0x34>
			update7SEGMODE(index_led);
 800139c:	4ba5      	ldr	r3, [pc, #660]	; (8001634 <fsm_manual_run+0x2a4>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff fc35 	bl	8000c10 <update7SEGMODE>
			index_led++;
 80013a6:	4ba3      	ldr	r3, [pc, #652]	; (8001634 <fsm_manual_run+0x2a4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	3301      	adds	r3, #1
 80013ac:	4aa1      	ldr	r2, [pc, #644]	; (8001634 <fsm_manual_run+0x2a4>)
 80013ae:	6013      	str	r3, [r2, #0]
			if (index_led>=2) index_led=0;
 80013b0:	4ba0      	ldr	r3, [pc, #640]	; (8001634 <fsm_manual_run+0x2a4>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	dd02      	ble.n	80013be <fsm_manual_run+0x2e>
 80013b8:	4b9e      	ldr	r3, [pc, #632]	; (8001634 <fsm_manual_run+0x2a4>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
			setTimer4(250);
 80013be:	20fa      	movs	r0, #250	; 0xfa
 80013c0:	f000 fac0 	bl	8001944 <setTimer4>
		}
	if(isButton3Pressed()==1){
 80013c4:	f7ff fc94 	bl	8000cf0 <isButton3Pressed>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d108      	bne.n	80013e0 <fsm_manual_run+0x50>
		mode=INIT;
 80013ce:	4b9a      	ldr	r3, [pc, #616]	; (8001638 <fsm_manual_run+0x2a8>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	601a      	str	r2, [r3, #0]
		status = INIT;
 80013d4:	4b99      	ldr	r3, [pc, #612]	; (800163c <fsm_manual_run+0x2ac>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	601a      	str	r2, [r3, #0]
	    status1 = INIT;
 80013da:	4b99      	ldr	r3, [pc, #612]	; (8001640 <fsm_manual_run+0x2b0>)
 80013dc:	2201      	movs	r2, #1
 80013de:	601a      	str	r2, [r3, #0]
	}
	switch(mode){
 80013e0:	4b95      	ldr	r3, [pc, #596]	; (8001638 <fsm_manual_run+0x2a8>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	3b01      	subs	r3, #1
 80013e6:	2b0d      	cmp	r3, #13
 80013e8:	f200 8116 	bhi.w	8001618 <fsm_manual_run+0x288>
 80013ec:	a201      	add	r2, pc, #4	; (adr r2, 80013f4 <fsm_manual_run+0x64>)
 80013ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f2:	bf00      	nop
 80013f4:	0800142d 	.word	0x0800142d
 80013f8:	08001619 	.word	0x08001619
 80013fc:	08001619 	.word	0x08001619
 8001400:	08001619 	.word	0x08001619
 8001404:	08001619 	.word	0x08001619
 8001408:	08001619 	.word	0x08001619
 800140c:	08001619 	.word	0x08001619
 8001410:	08001619 	.word	0x08001619
 8001414:	08001619 	.word	0x08001619
 8001418:	08001619 	.word	0x08001619
 800141c:	08001619 	.word	0x08001619
 8001420:	0800145f 	.word	0x0800145f
 8001424:	080014fb 	.word	0x080014fb
 8001428:	08001593 	.word	0x08001593
	case INIT:
		fsm_automatic_run();
 800142c:	f7ff fd6e 	bl	8000f0c <fsm_automatic_run>
		if(isButton1Pressed()==1){
 8001430:	f7ff fc3a 	bl	8000ca8 <isButton1Pressed>
 8001434:	4603      	mov	r3, r0
 8001436:	2b01      	cmp	r3, #1
 8001438:	f040 80f0 	bne.w	800161c <fsm_manual_run+0x28c>
			mode=MAN_RED;
 800143c:	4b7e      	ldr	r3, [pc, #504]	; (8001638 <fsm_manual_run+0x2a8>)
 800143e:	220c      	movs	r2, #12
 8001440:	601a      	str	r2, [r3, #0]
			display_red = default_red / 1000;
 8001442:	4b80      	ldr	r3, [pc, #512]	; (8001644 <fsm_manual_run+0x2b4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a80      	ldr	r2, [pc, #512]	; (8001648 <fsm_manual_run+0x2b8>)
 8001448:	fb82 1203 	smull	r1, r2, r2, r3
 800144c:	1192      	asrs	r2, r2, #6
 800144e:	17db      	asrs	r3, r3, #31
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	4a7e      	ldr	r2, [pc, #504]	; (800164c <fsm_manual_run+0x2bc>)
 8001454:	6013      	str	r3, [r2, #0]
			setTimer3(250);
 8001456:	20fa      	movs	r0, #250	; 0xfa
 8001458:	f000 fa5a 	bl	8001910 <setTimer3>
		}
		break;
 800145c:	e0de      	b.n	800161c <fsm_manual_run+0x28c>
	case MAN_RED:
		if(timer3_flag==1){
 800145e:	4b7c      	ldr	r3, [pc, #496]	; (8001650 <fsm_manual_run+0x2c0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d121      	bne.n	80014aa <fsm_manual_run+0x11a>
			HAL_GPIO_TogglePin(RED_LED_GPIO_Port,RED_LED_Pin);
 8001466:	2140      	movs	r1, #64	; 0x40
 8001468:	487a      	ldr	r0, [pc, #488]	; (8001654 <fsm_manual_run+0x2c4>)
 800146a:	f000 fea8 	bl	80021be <HAL_GPIO_TogglePin>
			setTimer3(250);
 800146e:	20fa      	movs	r0, #250	; 0xfa
 8001470:	f000 fa4e 	bl	8001910 <setTimer3>
			display7SEG1(display_red/10);
 8001474:	4b75      	ldr	r3, [pc, #468]	; (800164c <fsm_manual_run+0x2bc>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a77      	ldr	r2, [pc, #476]	; (8001658 <fsm_manual_run+0x2c8>)
 800147a:	fb82 1203 	smull	r1, r2, r2, r3
 800147e:	1092      	asrs	r2, r2, #2
 8001480:	17db      	asrs	r3, r3, #31
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	4618      	mov	r0, r3
 8001486:	f7fe fe91 	bl	80001ac <display7SEG1>
			display7SEG2(display_red%10);
 800148a:	4b70      	ldr	r3, [pc, #448]	; (800164c <fsm_manual_run+0x2bc>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	4b72      	ldr	r3, [pc, #456]	; (8001658 <fsm_manual_run+0x2c8>)
 8001490:	fb83 1302 	smull	r1, r3, r3, r2
 8001494:	1099      	asrs	r1, r3, #2
 8001496:	17d3      	asrs	r3, r2, #31
 8001498:	1ac9      	subs	r1, r1, r3
 800149a:	460b      	mov	r3, r1
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	440b      	add	r3, r1
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	1ad1      	subs	r1, r2, r3
 80014a4:	4608      	mov	r0, r1
 80014a6:	f7ff f80f 	bl	80004c8 <display7SEG2>
		}
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port,YELLOW_LED_Pin, GPIO_PIN_SET);
 80014aa:	2201      	movs	r2, #1
 80014ac:	2120      	movs	r1, #32
 80014ae:	4869      	ldr	r0, [pc, #420]	; (8001654 <fsm_manual_run+0x2c4>)
 80014b0:	f000 fe6d 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin, GPIO_PIN_SET);
 80014b4:	2201      	movs	r2, #1
 80014b6:	2110      	movs	r1, #16
 80014b8:	4866      	ldr	r0, [pc, #408]	; (8001654 <fsm_manual_run+0x2c4>)
 80014ba:	f000 fe68 	bl	800218e <HAL_GPIO_WritePin>
		Increasing_time(&display_red);
 80014be:	4863      	ldr	r0, [pc, #396]	; (800164c <fsm_manual_run+0x2bc>)
 80014c0:	f7fe fe44 	bl	800014c <Increasing_time>
		Saving_time(&display_red, &default_red);
 80014c4:	495f      	ldr	r1, [pc, #380]	; (8001644 <fsm_manual_run+0x2b4>)
 80014c6:	4861      	ldr	r0, [pc, #388]	; (800164c <fsm_manual_run+0x2bc>)
 80014c8:	f7fe fe59 	bl	800017e <Saving_time>
		if(isButton1Pressed()==1){
 80014cc:	f7ff fbec 	bl	8000ca8 <isButton1Pressed>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	f040 80a4 	bne.w	8001620 <fsm_manual_run+0x290>
			mode=MAN_GREEN;
 80014d8:	4b57      	ldr	r3, [pc, #348]	; (8001638 <fsm_manual_run+0x2a8>)
 80014da:	220d      	movs	r2, #13
 80014dc:	601a      	str	r2, [r3, #0]
			display_green = default_green / 1000;
 80014de:	4b5f      	ldr	r3, [pc, #380]	; (800165c <fsm_manual_run+0x2cc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a59      	ldr	r2, [pc, #356]	; (8001648 <fsm_manual_run+0x2b8>)
 80014e4:	fb82 1203 	smull	r1, r2, r2, r3
 80014e8:	1192      	asrs	r2, r2, #6
 80014ea:	17db      	asrs	r3, r3, #31
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	4a5c      	ldr	r2, [pc, #368]	; (8001660 <fsm_manual_run+0x2d0>)
 80014f0:	6013      	str	r3, [r2, #0]
			setTimer3(250);
 80014f2:	20fa      	movs	r0, #250	; 0xfa
 80014f4:	f000 fa0c 	bl	8001910 <setTimer3>
		}
		break;
 80014f8:	e092      	b.n	8001620 <fsm_manual_run+0x290>
	case MAN_GREEN:
		if(timer3_flag==1){
 80014fa:	4b55      	ldr	r3, [pc, #340]	; (8001650 <fsm_manual_run+0x2c0>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d121      	bne.n	8001546 <fsm_manual_run+0x1b6>
			HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin);
 8001502:	2110      	movs	r1, #16
 8001504:	4853      	ldr	r0, [pc, #332]	; (8001654 <fsm_manual_run+0x2c4>)
 8001506:	f000 fe5a 	bl	80021be <HAL_GPIO_TogglePin>
			setTimer3(250);
 800150a:	20fa      	movs	r0, #250	; 0xfa
 800150c:	f000 fa00 	bl	8001910 <setTimer3>
			display7SEG1(display_green/10);
 8001510:	4b53      	ldr	r3, [pc, #332]	; (8001660 <fsm_manual_run+0x2d0>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a50      	ldr	r2, [pc, #320]	; (8001658 <fsm_manual_run+0x2c8>)
 8001516:	fb82 1203 	smull	r1, r2, r2, r3
 800151a:	1092      	asrs	r2, r2, #2
 800151c:	17db      	asrs	r3, r3, #31
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	4618      	mov	r0, r3
 8001522:	f7fe fe43 	bl	80001ac <display7SEG1>
			display7SEG2(display_green%10);
 8001526:	4b4e      	ldr	r3, [pc, #312]	; (8001660 <fsm_manual_run+0x2d0>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	4b4b      	ldr	r3, [pc, #300]	; (8001658 <fsm_manual_run+0x2c8>)
 800152c:	fb83 1302 	smull	r1, r3, r3, r2
 8001530:	1099      	asrs	r1, r3, #2
 8001532:	17d3      	asrs	r3, r2, #31
 8001534:	1ac9      	subs	r1, r1, r3
 8001536:	460b      	mov	r3, r1
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	440b      	add	r3, r1
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	1ad1      	subs	r1, r2, r3
 8001540:	4608      	mov	r0, r1
 8001542:	f7fe ffc1 	bl	80004c8 <display7SEG2>
		}
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port,YELLOW_LED_Pin, GPIO_PIN_SET);
 8001546:	2201      	movs	r2, #1
 8001548:	2120      	movs	r1, #32
 800154a:	4842      	ldr	r0, [pc, #264]	; (8001654 <fsm_manual_run+0x2c4>)
 800154c:	f000 fe1f 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin, GPIO_PIN_SET);
 8001550:	2201      	movs	r2, #1
 8001552:	2140      	movs	r1, #64	; 0x40
 8001554:	483f      	ldr	r0, [pc, #252]	; (8001654 <fsm_manual_run+0x2c4>)
 8001556:	f000 fe1a 	bl	800218e <HAL_GPIO_WritePin>
		Increasing_time(&display_green);
 800155a:	4841      	ldr	r0, [pc, #260]	; (8001660 <fsm_manual_run+0x2d0>)
 800155c:	f7fe fdf6 	bl	800014c <Increasing_time>
		Saving_time(&default_green);
 8001560:	483e      	ldr	r0, [pc, #248]	; (800165c <fsm_manual_run+0x2cc>)
 8001562:	f7fe fe0c 	bl	800017e <Saving_time>
		if(isButton1Pressed()==1){
 8001566:	f7ff fb9f 	bl	8000ca8 <isButton1Pressed>
 800156a:	4603      	mov	r3, r0
 800156c:	2b01      	cmp	r3, #1
 800156e:	d159      	bne.n	8001624 <fsm_manual_run+0x294>
			mode=MAN_YELLOW;
 8001570:	4b31      	ldr	r3, [pc, #196]	; (8001638 <fsm_manual_run+0x2a8>)
 8001572:	220e      	movs	r2, #14
 8001574:	601a      	str	r2, [r3, #0]
			display_yellow = default_yellow / 1000;
 8001576:	4b3b      	ldr	r3, [pc, #236]	; (8001664 <fsm_manual_run+0x2d4>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a33      	ldr	r2, [pc, #204]	; (8001648 <fsm_manual_run+0x2b8>)
 800157c:	fb82 1203 	smull	r1, r2, r2, r3
 8001580:	1192      	asrs	r2, r2, #6
 8001582:	17db      	asrs	r3, r3, #31
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	4a38      	ldr	r2, [pc, #224]	; (8001668 <fsm_manual_run+0x2d8>)
 8001588:	6013      	str	r3, [r2, #0]
			setTimer3(250);
 800158a:	20fa      	movs	r0, #250	; 0xfa
 800158c:	f000 f9c0 	bl	8001910 <setTimer3>
		}
		break;
 8001590:	e048      	b.n	8001624 <fsm_manual_run+0x294>
	case MAN_YELLOW:
		if(timer3_flag==1){
 8001592:	4b2f      	ldr	r3, [pc, #188]	; (8001650 <fsm_manual_run+0x2c0>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d121      	bne.n	80015de <fsm_manual_run+0x24e>
			HAL_GPIO_TogglePin(YELLOW_LED_GPIO_Port,YELLOW_LED_Pin);
 800159a:	2120      	movs	r1, #32
 800159c:	482d      	ldr	r0, [pc, #180]	; (8001654 <fsm_manual_run+0x2c4>)
 800159e:	f000 fe0e 	bl	80021be <HAL_GPIO_TogglePin>
			setTimer3(250);
 80015a2:	20fa      	movs	r0, #250	; 0xfa
 80015a4:	f000 f9b4 	bl	8001910 <setTimer3>
			display7SEG1(display_yellow/10);
 80015a8:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <fsm_manual_run+0x2d8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a2a      	ldr	r2, [pc, #168]	; (8001658 <fsm_manual_run+0x2c8>)
 80015ae:	fb82 1203 	smull	r1, r2, r2, r3
 80015b2:	1092      	asrs	r2, r2, #2
 80015b4:	17db      	asrs	r3, r3, #31
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7fe fdf7 	bl	80001ac <display7SEG1>
			display7SEG2(display_yellow%10);
 80015be:	4b2a      	ldr	r3, [pc, #168]	; (8001668 <fsm_manual_run+0x2d8>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	4b25      	ldr	r3, [pc, #148]	; (8001658 <fsm_manual_run+0x2c8>)
 80015c4:	fb83 1302 	smull	r1, r3, r3, r2
 80015c8:	1099      	asrs	r1, r3, #2
 80015ca:	17d3      	asrs	r3, r2, #31
 80015cc:	1ac9      	subs	r1, r1, r3
 80015ce:	460b      	mov	r3, r1
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	1ad1      	subs	r1, r2, r3
 80015d8:	4608      	mov	r0, r1
 80015da:	f7fe ff75 	bl	80004c8 <display7SEG2>
		}
		HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin, GPIO_PIN_SET);
 80015de:	2201      	movs	r2, #1
 80015e0:	2140      	movs	r1, #64	; 0x40
 80015e2:	481c      	ldr	r0, [pc, #112]	; (8001654 <fsm_manual_run+0x2c4>)
 80015e4:	f000 fdd3 	bl	800218e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin, GPIO_PIN_SET);
 80015e8:	2201      	movs	r2, #1
 80015ea:	2110      	movs	r1, #16
 80015ec:	4819      	ldr	r0, [pc, #100]	; (8001654 <fsm_manual_run+0x2c4>)
 80015ee:	f000 fdce 	bl	800218e <HAL_GPIO_WritePin>
		Increasing_time(&display_yellow);
 80015f2:	481d      	ldr	r0, [pc, #116]	; (8001668 <fsm_manual_run+0x2d8>)
 80015f4:	f7fe fdaa 	bl	800014c <Increasing_time>
		Saving_time(&display_yellow, &default_yellow);
 80015f8:	491a      	ldr	r1, [pc, #104]	; (8001664 <fsm_manual_run+0x2d4>)
 80015fa:	481b      	ldr	r0, [pc, #108]	; (8001668 <fsm_manual_run+0x2d8>)
 80015fc:	f7fe fdbf 	bl	800017e <Saving_time>
		if(isButton1Pressed()==1){
 8001600:	f7ff fb52 	bl	8000ca8 <isButton1Pressed>
 8001604:	4603      	mov	r3, r0
 8001606:	2b01      	cmp	r3, #1
 8001608:	d10e      	bne.n	8001628 <fsm_manual_run+0x298>
			mode=INIT;
 800160a:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <fsm_manual_run+0x2a8>)
 800160c:	2201      	movs	r2, #1
 800160e:	601a      	str	r2, [r3, #0]
			setTimer3(250);
 8001610:	20fa      	movs	r0, #250	; 0xfa
 8001612:	f000 f97d 	bl	8001910 <setTimer3>
		}
		break;
 8001616:	e007      	b.n	8001628 <fsm_manual_run+0x298>
	default:
		break;
 8001618:	bf00      	nop
 800161a:	e006      	b.n	800162a <fsm_manual_run+0x29a>
		break;
 800161c:	bf00      	nop
 800161e:	e004      	b.n	800162a <fsm_manual_run+0x29a>
		break;
 8001620:	bf00      	nop
 8001622:	e002      	b.n	800162a <fsm_manual_run+0x29a>
		break;
 8001624:	bf00      	nop
 8001626:	e000      	b.n	800162a <fsm_manual_run+0x29a>
		break;
 8001628:	bf00      	nop
	}
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	200000ac 	.word	0x200000ac
 8001634:	20000080 	.word	0x20000080
 8001638:	2000008c 	.word	0x2000008c
 800163c:	20000084 	.word	0x20000084
 8001640:	20000088 	.word	0x20000088
 8001644:	20000040 	.word	0x20000040
 8001648:	10624dd3 	.word	0x10624dd3
 800164c:	200000d8 	.word	0x200000d8
 8001650:	200000a4 	.word	0x200000a4
 8001654:	40010800 	.word	0x40010800
 8001658:	66666667 	.word	0x66666667
 800165c:	2000003c 	.word	0x2000003c
 8001660:	200000d4 	.word	0x200000d4
 8001664:	20000044 	.word	0x20000044
 8001668:	200000dc 	.word	0x200000dc

0800166c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001670:	f000 fa8c 	bl	8001b8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001674:	f000 f81c 	bl	80016b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001678:	f000 f8a2 	bl	80017c0 <MX_GPIO_Init>
  MX_TIM2_Init();
 800167c:	f000 f854 	bl	8001728 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001680:	4807      	ldr	r0, [pc, #28]	; (80016a0 <main+0x34>)
 8001682:	f001 f9e1 	bl	8002a48 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status=INIT;
 8001686:	4b07      	ldr	r3, [pc, #28]	; (80016a4 <main+0x38>)
 8001688:	2201      	movs	r2, #1
 800168a:	601a      	str	r2, [r3, #0]
  status1=INIT;
 800168c:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <main+0x3c>)
 800168e:	2201      	movs	r2, #1
 8001690:	601a      	str	r2, [r3, #0]
  mode=INIT;
 8001692:	4b06      	ldr	r3, [pc, #24]	; (80016ac <main+0x40>)
 8001694:	2201      	movs	r2, #1
 8001696:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  fsm_manual_run();
 8001698:	f7ff fe7a 	bl	8001390 <fsm_manual_run>
 800169c:	e7fc      	b.n	8001698 <main+0x2c>
 800169e:	bf00      	nop
 80016a0:	200000e0 	.word	0x200000e0
 80016a4:	20000084 	.word	0x20000084
 80016a8:	20000088 	.word	0x20000088
 80016ac:	2000008c 	.word	0x2000008c

080016b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b090      	sub	sp, #64	; 0x40
 80016b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016b6:	f107 0318 	add.w	r3, r7, #24
 80016ba:	2228      	movs	r2, #40	; 0x28
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f001 fd72 	bl	80031a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c4:	1d3b      	adds	r3, r7, #4
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	60da      	str	r2, [r3, #12]
 80016d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016d2:	2302      	movs	r3, #2
 80016d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016d6:	2301      	movs	r3, #1
 80016d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016da:	2310      	movs	r3, #16
 80016dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016de:	2300      	movs	r3, #0
 80016e0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e2:	f107 0318 	add.w	r3, r7, #24
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 fd82 	bl	80021f0 <HAL_RCC_OscConfig>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80016f2:	f000 f8d3 	bl	800189c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016f6:	230f      	movs	r3, #15
 80016f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016fa:	2300      	movs	r3, #0
 80016fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016fe:	2300      	movs	r3, #0
 8001700:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001702:	2300      	movs	r3, #0
 8001704:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f000 ffee 	bl	80026f0 <HAL_RCC_ClockConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800171a:	f000 f8bf 	bl	800189c <Error_Handler>
  }
}
 800171e:	bf00      	nop
 8001720:	3740      	adds	r7, #64	; 0x40
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800172e:	f107 0308 	add.w	r3, r7, #8
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
 8001738:	609a      	str	r2, [r3, #8]
 800173a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800173c:	463b      	mov	r3, r7
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001744:	4b1d      	ldr	r3, [pc, #116]	; (80017bc <MX_TIM2_Init+0x94>)
 8001746:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800174a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800174c:	4b1b      	ldr	r3, [pc, #108]	; (80017bc <MX_TIM2_Init+0x94>)
 800174e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001752:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001754:	4b19      	ldr	r3, [pc, #100]	; (80017bc <MX_TIM2_Init+0x94>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800175a:	4b18      	ldr	r3, [pc, #96]	; (80017bc <MX_TIM2_Init+0x94>)
 800175c:	2209      	movs	r2, #9
 800175e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001760:	4b16      	ldr	r3, [pc, #88]	; (80017bc <MX_TIM2_Init+0x94>)
 8001762:	2200      	movs	r2, #0
 8001764:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001766:	4b15      	ldr	r3, [pc, #84]	; (80017bc <MX_TIM2_Init+0x94>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800176c:	4813      	ldr	r0, [pc, #76]	; (80017bc <MX_TIM2_Init+0x94>)
 800176e:	f001 f91b 	bl	80029a8 <HAL_TIM_Base_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001778:	f000 f890 	bl	800189c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800177c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001780:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001782:	f107 0308 	add.w	r3, r7, #8
 8001786:	4619      	mov	r1, r3
 8001788:	480c      	ldr	r0, [pc, #48]	; (80017bc <MX_TIM2_Init+0x94>)
 800178a:	f001 fa99 	bl	8002cc0 <HAL_TIM_ConfigClockSource>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001794:	f000 f882 	bl	800189c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001798:	2300      	movs	r3, #0
 800179a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017a0:	463b      	mov	r3, r7
 80017a2:	4619      	mov	r1, r3
 80017a4:	4805      	ldr	r0, [pc, #20]	; (80017bc <MX_TIM2_Init+0x94>)
 80017a6:	f001 fc71 	bl	800308c <HAL_TIMEx_MasterConfigSynchronization>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80017b0:	f000 f874 	bl	800189c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017b4:	bf00      	nop
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	200000e0 	.word	0x200000e0

080017c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c6:	f107 0308 	add.w	r3, r7, #8
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d4:	4b28      	ldr	r3, [pc, #160]	; (8001878 <MX_GPIO_Init+0xb8>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a27      	ldr	r2, [pc, #156]	; (8001878 <MX_GPIO_Init+0xb8>)
 80017da:	f043 0304 	orr.w	r3, r3, #4
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b25      	ldr	r3, [pc, #148]	; (8001878 <MX_GPIO_Init+0xb8>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0304 	and.w	r3, r3, #4
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ec:	4b22      	ldr	r3, [pc, #136]	; (8001878 <MX_GPIO_Init+0xb8>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	4a21      	ldr	r2, [pc, #132]	; (8001878 <MX_GPIO_Init+0xb8>)
 80017f2:	f043 0308 	orr.w	r3, r3, #8
 80017f6:	6193      	str	r3, [r2, #24]
 80017f8:	4b1f      	ldr	r3, [pc, #124]	; (8001878 <MX_GPIO_Init+0xb8>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	f003 0308 	and.w	r3, r3, #8
 8001800:	603b      	str	r3, [r7, #0]
 8001802:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|GREEN_LED_Pin|YELLOW_LED_Pin|RED_LED_Pin
 8001804:	2200      	movs	r2, #0
 8001806:	f64f 71f1 	movw	r1, #65521	; 0xfff1
 800180a:	481c      	ldr	r0, [pc, #112]	; (800187c <MX_GPIO_Init+0xbc>)
 800180c:	f000 fcbf 	bl	800218e <HAL_GPIO_WritePin>
                          |GREEN_LED1_Pin|YELLOW_LED1_Pin|RED_LED1_Pin|SEGM0_Pin
                          |SEGM1_Pin|SEGM2_Pin|SEGM3_Pin|SEGM4_Pin
                          |SEGM5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEGM6_Pin|SEG0_Pin|SEG1_Pin|SEG_2_Pin
 8001810:	2200      	movs	r2, #0
 8001812:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001816:	481a      	ldr	r0, [pc, #104]	; (8001880 <MX_GPIO_Init+0xc0>)
 8001818:	f000 fcb9 	bl	800218e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN0_Pin GREEN_LED_Pin YELLOW_LED_Pin RED_LED_Pin
                           GREEN_LED1_Pin YELLOW_LED1_Pin RED_LED1_Pin SEGM0_Pin
                           SEGM1_Pin SEGM2_Pin SEGM3_Pin SEGM4_Pin
                           SEGM5_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|GREEN_LED_Pin|YELLOW_LED_Pin|RED_LED_Pin
 800181c:	f64f 73f1 	movw	r3, #65521	; 0xfff1
 8001820:	60bb      	str	r3, [r7, #8]
                          |GREEN_LED1_Pin|YELLOW_LED1_Pin|RED_LED1_Pin|SEGM0_Pin
                          |SEGM1_Pin|SEGM2_Pin|SEGM3_Pin|SEGM4_Pin
                          |SEGM5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001822:	2301      	movs	r3, #1
 8001824:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2302      	movs	r3, #2
 800182c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182e:	f107 0308 	add.w	r3, r7, #8
 8001832:	4619      	mov	r1, r3
 8001834:	4811      	ldr	r0, [pc, #68]	; (800187c <MX_GPIO_Init+0xbc>)
 8001836:	f000 fb19 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin;
 800183a:	230e      	movs	r3, #14
 800183c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001842:	2301      	movs	r3, #1
 8001844:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001846:	f107 0308 	add.w	r3, r7, #8
 800184a:	4619      	mov	r1, r3
 800184c:	480b      	ldr	r0, [pc, #44]	; (800187c <MX_GPIO_Init+0xbc>)
 800184e:	f000 fb0d 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEGM6_Pin SEG0_Pin SEG1_Pin SEG_2_Pin
                           SEG_3_Pin SEG_4_Pin SEG_5_Pin SEG_6_Pin
                           EN1_Pin SEG2_Pin SEG3_Pin SEG4_Pin
                           SEG5_Pin SEG6_Pin SEG_0_Pin SEG_1_Pin */
  GPIO_InitStruct.Pin = SEGM6_Pin|SEG0_Pin|SEG1_Pin|SEG_2_Pin
 8001852:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001856:	60bb      	str	r3, [r7, #8]
                          |SEG_3_Pin|SEG_4_Pin|SEG_5_Pin|SEG_6_Pin
                          |EN1_Pin|SEG2_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG6_Pin|SEG_0_Pin|SEG_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001858:	2301      	movs	r3, #1
 800185a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001860:	2302      	movs	r3, #2
 8001862:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001864:	f107 0308 	add.w	r3, r7, #8
 8001868:	4619      	mov	r1, r3
 800186a:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_GPIO_Init+0xc0>)
 800186c:	f000 fafe 	bl	8001e6c <HAL_GPIO_Init>

}
 8001870:	bf00      	nop
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40021000 	.word	0x40021000
 800187c:	40010800 	.word	0x40010800
 8001880:	40010c00 	.word	0x40010c00

08001884 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
	timerRun();
 800188c:	f000 f874 	bl	8001978 <timerRun>
	getKeyInput();
 8001890:	f7ff fa64 	bl	8000d5c <getKeyInput>
}
 8001894:	bf00      	nop
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018a0:	b672      	cpsid	i
}
 80018a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018a4:	e7fe      	b.n	80018a4 <Error_Handler+0x8>
	...

080018a8 <setTimer1>:
int timer3_flag = 0;

int timer4_counter = 0;
int timer4_flag = 0;

void setTimer1(int duration){
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIMER_CYCLE;
 80018b0:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <setTimer1+0x28>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80018ba:	4a06      	ldr	r2, [pc, #24]	; (80018d4 <setTimer1+0x2c>)
 80018bc:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80018be:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <setTimer1+0x30>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bc80      	pop	{r7}
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	20000048 	.word	0x20000048
 80018d4:	20000090 	.word	0x20000090
 80018d8:	20000094 	.word	0x20000094

080018dc <setTimer2>:
void setTimer2(int duration){
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TIMER_CYCLE;
 80018e4:	4b07      	ldr	r3, [pc, #28]	; (8001904 <setTimer2+0x28>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80018ee:	4a06      	ldr	r2, [pc, #24]	; (8001908 <setTimer2+0x2c>)
 80018f0:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80018f2:	4b06      	ldr	r3, [pc, #24]	; (800190c <setTimer2+0x30>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	601a      	str	r2, [r3, #0]
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	20000048 	.word	0x20000048
 8001908:	20000098 	.word	0x20000098
 800190c:	2000009c 	.word	0x2000009c

08001910 <setTimer3>:
void setTimer3(int duration){
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TIMER_CYCLE;
 8001918:	4b07      	ldr	r3, [pc, #28]	; (8001938 <setTimer3+0x28>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001922:	4a06      	ldr	r2, [pc, #24]	; (800193c <setTimer3+0x2c>)
 8001924:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001926:	4b06      	ldr	r3, [pc, #24]	; (8001940 <setTimer3+0x30>)
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	20000048 	.word	0x20000048
 800193c:	200000a0 	.word	0x200000a0
 8001940:	200000a4 	.word	0x200000a4

08001944 <setTimer4>:
void setTimer4(int duration){
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TIMER_CYCLE;
 800194c:	4b07      	ldr	r3, [pc, #28]	; (800196c <setTimer4+0x28>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	fb92 f3f3 	sdiv	r3, r2, r3
 8001956:	4a06      	ldr	r2, [pc, #24]	; (8001970 <setTimer4+0x2c>)
 8001958:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <setTimer4+0x30>)
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
}
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	bc80      	pop	{r7}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	20000048 	.word	0x20000048
 8001970:	200000a8 	.word	0x200000a8
 8001974:	200000ac 	.word	0x200000ac

08001978 <timerRun>:
void timerRun(){
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 800197c:	4b21      	ldr	r3, [pc, #132]	; (8001a04 <timerRun+0x8c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	dd0b      	ble.n	800199c <timerRun+0x24>
		timer1_counter--;
 8001984:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <timerRun+0x8c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	3b01      	subs	r3, #1
 800198a:	4a1e      	ldr	r2, [pc, #120]	; (8001a04 <timerRun+0x8c>)
 800198c:	6013      	str	r3, [r2, #0]
		if(timer1_counter <=0){
 800198e:	4b1d      	ldr	r3, [pc, #116]	; (8001a04 <timerRun+0x8c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	dc02      	bgt.n	800199c <timerRun+0x24>
			timer1_flag = 1;
 8001996:	4b1c      	ldr	r3, [pc, #112]	; (8001a08 <timerRun+0x90>)
 8001998:	2201      	movs	r2, #1
 800199a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0){
 800199c:	4b1b      	ldr	r3, [pc, #108]	; (8001a0c <timerRun+0x94>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	dd0b      	ble.n	80019bc <timerRun+0x44>
			timer2_counter--;
 80019a4:	4b19      	ldr	r3, [pc, #100]	; (8001a0c <timerRun+0x94>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	3b01      	subs	r3, #1
 80019aa:	4a18      	ldr	r2, [pc, #96]	; (8001a0c <timerRun+0x94>)
 80019ac:	6013      	str	r3, [r2, #0]
			if(timer2_counter <=0){
 80019ae:	4b17      	ldr	r3, [pc, #92]	; (8001a0c <timerRun+0x94>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	dc02      	bgt.n	80019bc <timerRun+0x44>
				timer2_flag = 1;
 80019b6:	4b16      	ldr	r3, [pc, #88]	; (8001a10 <timerRun+0x98>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	601a      	str	r2, [r3, #0]
			}
		}
	if(timer3_counter > 0){
 80019bc:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <timerRun+0x9c>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	dd0b      	ble.n	80019dc <timerRun+0x64>
			timer3_counter--;
 80019c4:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <timerRun+0x9c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	3b01      	subs	r3, #1
 80019ca:	4a12      	ldr	r2, [pc, #72]	; (8001a14 <timerRun+0x9c>)
 80019cc:	6013      	str	r3, [r2, #0]
			if(timer3_counter <=0){
 80019ce:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <timerRun+0x9c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	dc02      	bgt.n	80019dc <timerRun+0x64>
				timer3_flag = 1;
 80019d6:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <timerRun+0xa0>)
 80019d8:	2201      	movs	r2, #1
 80019da:	601a      	str	r2, [r3, #0]
			}
		}
	if(timer4_counter > 0){
 80019dc:	4b0f      	ldr	r3, [pc, #60]	; (8001a1c <timerRun+0xa4>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	dd0b      	ble.n	80019fc <timerRun+0x84>
			timer4_counter--;
 80019e4:	4b0d      	ldr	r3, [pc, #52]	; (8001a1c <timerRun+0xa4>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	3b01      	subs	r3, #1
 80019ea:	4a0c      	ldr	r2, [pc, #48]	; (8001a1c <timerRun+0xa4>)
 80019ec:	6013      	str	r3, [r2, #0]
			if(timer4_counter <=0){
 80019ee:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <timerRun+0xa4>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	dc02      	bgt.n	80019fc <timerRun+0x84>
				timer4_flag = 1;
 80019f6:	4b0a      	ldr	r3, [pc, #40]	; (8001a20 <timerRun+0xa8>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	601a      	str	r2, [r3, #0]
			}
		}
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	20000090 	.word	0x20000090
 8001a08:	20000094 	.word	0x20000094
 8001a0c:	20000098 	.word	0x20000098
 8001a10:	2000009c 	.word	0x2000009c
 8001a14:	200000a0 	.word	0x200000a0
 8001a18:	200000a4 	.word	0x200000a4
 8001a1c:	200000a8 	.word	0x200000a8
 8001a20:	200000ac 	.word	0x200000ac

08001a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a2a:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <HAL_MspInit+0x5c>)
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	4a14      	ldr	r2, [pc, #80]	; (8001a80 <HAL_MspInit+0x5c>)
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	6193      	str	r3, [r2, #24]
 8001a36:	4b12      	ldr	r3, [pc, #72]	; (8001a80 <HAL_MspInit+0x5c>)
 8001a38:	699b      	ldr	r3, [r3, #24]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a42:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <HAL_MspInit+0x5c>)
 8001a44:	69db      	ldr	r3, [r3, #28]
 8001a46:	4a0e      	ldr	r2, [pc, #56]	; (8001a80 <HAL_MspInit+0x5c>)
 8001a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a4c:	61d3      	str	r3, [r2, #28]
 8001a4e:	4b0c      	ldr	r3, [pc, #48]	; (8001a80 <HAL_MspInit+0x5c>)
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001a5a:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <HAL_MspInit+0x60>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	4a04      	ldr	r2, [pc, #16]	; (8001a84 <HAL_MspInit+0x60>)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a76:	bf00      	nop
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40010000 	.word	0x40010000

08001a88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a98:	d113      	bne.n	8001ac2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a9a:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <HAL_TIM_Base_MspInit+0x44>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	4a0b      	ldr	r2, [pc, #44]	; (8001acc <HAL_TIM_Base_MspInit+0x44>)
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	61d3      	str	r3, [r2, #28]
 8001aa6:	4b09      	ldr	r3, [pc, #36]	; (8001acc <HAL_TIM_Base_MspInit+0x44>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	201c      	movs	r0, #28
 8001ab8:	f000 f9a1 	bl	8001dfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001abc:	201c      	movs	r0, #28
 8001abe:	f000 f9ba 	bl	8001e36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40021000 	.word	0x40021000

08001ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ad4:	e7fe      	b.n	8001ad4 <NMI_Handler+0x4>

08001ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ada:	e7fe      	b.n	8001ada <HardFault_Handler+0x4>

08001adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae0:	e7fe      	b.n	8001ae0 <MemManage_Handler+0x4>

08001ae2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ae6:	e7fe      	b.n	8001ae6 <BusFault_Handler+0x4>

08001ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aec:	e7fe      	b.n	8001aec <UsageFault_Handler+0x4>

08001aee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001af2:	bf00      	nop
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bc80      	pop	{r7}
 8001b04:	4770      	bx	lr

08001b06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bc80      	pop	{r7}
 8001b10:	4770      	bx	lr

08001b12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b16:	f000 f87f 	bl	8001c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b24:	4802      	ldr	r0, [pc, #8]	; (8001b30 <TIM2_IRQHandler+0x10>)
 8001b26:	f000 ffdb 	bl	8002ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200000e0 	.word	0x200000e0

08001b34 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b40:	f7ff fff8 	bl	8001b34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b44:	480b      	ldr	r0, [pc, #44]	; (8001b74 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b46:	490c      	ldr	r1, [pc, #48]	; (8001b78 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b48:	4a0c      	ldr	r2, [pc, #48]	; (8001b7c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b4c:	e002      	b.n	8001b54 <LoopCopyDataInit>

08001b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b52:	3304      	adds	r3, #4

08001b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b58:	d3f9      	bcc.n	8001b4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b5a:	4a09      	ldr	r2, [pc, #36]	; (8001b80 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b5c:	4c09      	ldr	r4, [pc, #36]	; (8001b84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b60:	e001      	b.n	8001b66 <LoopFillZerobss>

08001b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b64:	3204      	adds	r2, #4

08001b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b68:	d3fb      	bcc.n	8001b62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b6a:	f001 faf9 	bl	8003160 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b6e:	f7ff fd7d 	bl	800166c <main>
  bx lr
 8001b72:	4770      	bx	lr
  ldr r0, =_sdata
 8001b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b78:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001b7c:	080031fc 	.word	0x080031fc
  ldr r2, =_sbss
 8001b80:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8001b84:	2000012c 	.word	0x2000012c

08001b88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b88:	e7fe      	b.n	8001b88 <ADC1_2_IRQHandler>
	...

08001b8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b90:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <HAL_Init+0x28>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a07      	ldr	r2, [pc, #28]	; (8001bb4 <HAL_Init+0x28>)
 8001b96:	f043 0310 	orr.w	r3, r3, #16
 8001b9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	f000 f923 	bl	8001de8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ba2:	200f      	movs	r0, #15
 8001ba4:	f000 f808 	bl	8001bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba8:	f7ff ff3c 	bl	8001a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40022000 	.word	0x40022000

08001bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bc0:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <HAL_InitTick+0x54>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_InitTick+0x58>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f93b 	bl	8001e52 <HAL_SYSTICK_Config>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00e      	b.n	8001c04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2b0f      	cmp	r3, #15
 8001bea:	d80a      	bhi.n	8001c02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bec:	2200      	movs	r2, #0
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f000 f903 	bl	8001dfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <HAL_InitTick+0x5c>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	e000      	b.n	8001c04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	2000004c 	.word	0x2000004c
 8001c10:	20000054 	.word	0x20000054
 8001c14:	20000050 	.word	0x20000050

08001c18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c1c:	4b05      	ldr	r3, [pc, #20]	; (8001c34 <HAL_IncTick+0x1c>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <HAL_IncTick+0x20>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4413      	add	r3, r2
 8001c28:	4a03      	ldr	r2, [pc, #12]	; (8001c38 <HAL_IncTick+0x20>)
 8001c2a:	6013      	str	r3, [r2, #0]
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr
 8001c34:	20000054 	.word	0x20000054
 8001c38:	20000128 	.word	0x20000128

08001c3c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c40:	4b02      	ldr	r3, [pc, #8]	; (8001c4c <HAL_GetTick+0x10>)
 8001c42:	681b      	ldr	r3, [r3, #0]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr
 8001c4c:	20000128 	.word	0x20000128

08001c50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f003 0307 	and.w	r3, r3, #7
 8001c5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c60:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <__NVIC_SetPriorityGrouping+0x44>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c66:	68ba      	ldr	r2, [r7, #8]
 8001c68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c82:	4a04      	ldr	r2, [pc, #16]	; (8001c94 <__NVIC_SetPriorityGrouping+0x44>)
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	60d3      	str	r3, [r2, #12]
}
 8001c88:	bf00      	nop
 8001c8a:	3714      	adds	r7, #20
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc80      	pop	{r7}
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	e000ed00 	.word	0xe000ed00

08001c98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c9c:	4b04      	ldr	r3, [pc, #16]	; (8001cb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	0a1b      	lsrs	r3, r3, #8
 8001ca2:	f003 0307 	and.w	r3, r3, #7
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	e000ed00 	.word	0xe000ed00

08001cb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	db0b      	blt.n	8001cde <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cc6:	79fb      	ldrb	r3, [r7, #7]
 8001cc8:	f003 021f 	and.w	r2, r3, #31
 8001ccc:	4906      	ldr	r1, [pc, #24]	; (8001ce8 <__NVIC_EnableIRQ+0x34>)
 8001cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd2:	095b      	lsrs	r3, r3, #5
 8001cd4:	2001      	movs	r0, #1
 8001cd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cde:	bf00      	nop
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	e000e100 	.word	0xe000e100

08001cec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	6039      	str	r1, [r7, #0]
 8001cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	db0a      	blt.n	8001d16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	b2da      	uxtb	r2, r3
 8001d04:	490c      	ldr	r1, [pc, #48]	; (8001d38 <__NVIC_SetPriority+0x4c>)
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	0112      	lsls	r2, r2, #4
 8001d0c:	b2d2      	uxtb	r2, r2
 8001d0e:	440b      	add	r3, r1
 8001d10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d14:	e00a      	b.n	8001d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	4908      	ldr	r1, [pc, #32]	; (8001d3c <__NVIC_SetPriority+0x50>)
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	f003 030f 	and.w	r3, r3, #15
 8001d22:	3b04      	subs	r3, #4
 8001d24:	0112      	lsls	r2, r2, #4
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	440b      	add	r3, r1
 8001d2a:	761a      	strb	r2, [r3, #24]
}
 8001d2c:	bf00      	nop
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	e000e100 	.word	0xe000e100
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b089      	sub	sp, #36	; 0x24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f003 0307 	and.w	r3, r3, #7
 8001d52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	f1c3 0307 	rsb	r3, r3, #7
 8001d5a:	2b04      	cmp	r3, #4
 8001d5c:	bf28      	it	cs
 8001d5e:	2304      	movcs	r3, #4
 8001d60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	3304      	adds	r3, #4
 8001d66:	2b06      	cmp	r3, #6
 8001d68:	d902      	bls.n	8001d70 <NVIC_EncodePriority+0x30>
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	3b03      	subs	r3, #3
 8001d6e:	e000      	b.n	8001d72 <NVIC_EncodePriority+0x32>
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d74:	f04f 32ff 	mov.w	r2, #4294967295
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43da      	mvns	r2, r3
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	401a      	ands	r2, r3
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d88:	f04f 31ff 	mov.w	r1, #4294967295
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d92:	43d9      	mvns	r1, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d98:	4313      	orrs	r3, r2
         );
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3724      	adds	r7, #36	; 0x24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001db4:	d301      	bcc.n	8001dba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001db6:	2301      	movs	r3, #1
 8001db8:	e00f      	b.n	8001dda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dba:	4a0a      	ldr	r2, [pc, #40]	; (8001de4 <SysTick_Config+0x40>)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dc2:	210f      	movs	r1, #15
 8001dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc8:	f7ff ff90 	bl	8001cec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dcc:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <SysTick_Config+0x40>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dd2:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <SysTick_Config+0x40>)
 8001dd4:	2207      	movs	r2, #7
 8001dd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	e000e010 	.word	0xe000e010

08001de8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ff2d 	bl	8001c50 <__NVIC_SetPriorityGrouping>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b086      	sub	sp, #24
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	4603      	mov	r3, r0
 8001e06:	60b9      	str	r1, [r7, #8]
 8001e08:	607a      	str	r2, [r7, #4]
 8001e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e10:	f7ff ff42 	bl	8001c98 <__NVIC_GetPriorityGrouping>
 8001e14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	68b9      	ldr	r1, [r7, #8]
 8001e1a:	6978      	ldr	r0, [r7, #20]
 8001e1c:	f7ff ff90 	bl	8001d40 <NVIC_EncodePriority>
 8001e20:	4602      	mov	r2, r0
 8001e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e26:	4611      	mov	r1, r2
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff ff5f 	bl	8001cec <__NVIC_SetPriority>
}
 8001e2e:	bf00      	nop
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff ff35 	bl	8001cb4 <__NVIC_EnableIRQ>
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff ffa2 	bl	8001da4 <SysTick_Config>
 8001e60:	4603      	mov	r3, r0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b08b      	sub	sp, #44	; 0x2c
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e76:	2300      	movs	r3, #0
 8001e78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7e:	e148      	b.n	8002112 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e80:	2201      	movs	r2, #1
 8001e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	69fa      	ldr	r2, [r7, #28]
 8001e90:	4013      	ands	r3, r2
 8001e92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	f040 8137 	bne.w	800210c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	4aa3      	ldr	r2, [pc, #652]	; (8002130 <HAL_GPIO_Init+0x2c4>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d05e      	beq.n	8001f66 <HAL_GPIO_Init+0xfa>
 8001ea8:	4aa1      	ldr	r2, [pc, #644]	; (8002130 <HAL_GPIO_Init+0x2c4>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d875      	bhi.n	8001f9a <HAL_GPIO_Init+0x12e>
 8001eae:	4aa1      	ldr	r2, [pc, #644]	; (8002134 <HAL_GPIO_Init+0x2c8>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d058      	beq.n	8001f66 <HAL_GPIO_Init+0xfa>
 8001eb4:	4a9f      	ldr	r2, [pc, #636]	; (8002134 <HAL_GPIO_Init+0x2c8>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d86f      	bhi.n	8001f9a <HAL_GPIO_Init+0x12e>
 8001eba:	4a9f      	ldr	r2, [pc, #636]	; (8002138 <HAL_GPIO_Init+0x2cc>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d052      	beq.n	8001f66 <HAL_GPIO_Init+0xfa>
 8001ec0:	4a9d      	ldr	r2, [pc, #628]	; (8002138 <HAL_GPIO_Init+0x2cc>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d869      	bhi.n	8001f9a <HAL_GPIO_Init+0x12e>
 8001ec6:	4a9d      	ldr	r2, [pc, #628]	; (800213c <HAL_GPIO_Init+0x2d0>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d04c      	beq.n	8001f66 <HAL_GPIO_Init+0xfa>
 8001ecc:	4a9b      	ldr	r2, [pc, #620]	; (800213c <HAL_GPIO_Init+0x2d0>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d863      	bhi.n	8001f9a <HAL_GPIO_Init+0x12e>
 8001ed2:	4a9b      	ldr	r2, [pc, #620]	; (8002140 <HAL_GPIO_Init+0x2d4>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d046      	beq.n	8001f66 <HAL_GPIO_Init+0xfa>
 8001ed8:	4a99      	ldr	r2, [pc, #612]	; (8002140 <HAL_GPIO_Init+0x2d4>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d85d      	bhi.n	8001f9a <HAL_GPIO_Init+0x12e>
 8001ede:	2b12      	cmp	r3, #18
 8001ee0:	d82a      	bhi.n	8001f38 <HAL_GPIO_Init+0xcc>
 8001ee2:	2b12      	cmp	r3, #18
 8001ee4:	d859      	bhi.n	8001f9a <HAL_GPIO_Init+0x12e>
 8001ee6:	a201      	add	r2, pc, #4	; (adr r2, 8001eec <HAL_GPIO_Init+0x80>)
 8001ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eec:	08001f67 	.word	0x08001f67
 8001ef0:	08001f41 	.word	0x08001f41
 8001ef4:	08001f53 	.word	0x08001f53
 8001ef8:	08001f95 	.word	0x08001f95
 8001efc:	08001f9b 	.word	0x08001f9b
 8001f00:	08001f9b 	.word	0x08001f9b
 8001f04:	08001f9b 	.word	0x08001f9b
 8001f08:	08001f9b 	.word	0x08001f9b
 8001f0c:	08001f9b 	.word	0x08001f9b
 8001f10:	08001f9b 	.word	0x08001f9b
 8001f14:	08001f9b 	.word	0x08001f9b
 8001f18:	08001f9b 	.word	0x08001f9b
 8001f1c:	08001f9b 	.word	0x08001f9b
 8001f20:	08001f9b 	.word	0x08001f9b
 8001f24:	08001f9b 	.word	0x08001f9b
 8001f28:	08001f9b 	.word	0x08001f9b
 8001f2c:	08001f9b 	.word	0x08001f9b
 8001f30:	08001f49 	.word	0x08001f49
 8001f34:	08001f5d 	.word	0x08001f5d
 8001f38:	4a82      	ldr	r2, [pc, #520]	; (8002144 <HAL_GPIO_Init+0x2d8>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d013      	beq.n	8001f66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f3e:	e02c      	b.n	8001f9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	623b      	str	r3, [r7, #32]
          break;
 8001f46:	e029      	b.n	8001f9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	623b      	str	r3, [r7, #32]
          break;
 8001f50:	e024      	b.n	8001f9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	3308      	adds	r3, #8
 8001f58:	623b      	str	r3, [r7, #32]
          break;
 8001f5a:	e01f      	b.n	8001f9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	330c      	adds	r3, #12
 8001f62:	623b      	str	r3, [r7, #32]
          break;
 8001f64:	e01a      	b.n	8001f9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d102      	bne.n	8001f74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f6e:	2304      	movs	r3, #4
 8001f70:	623b      	str	r3, [r7, #32]
          break;
 8001f72:	e013      	b.n	8001f9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d105      	bne.n	8001f88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f7c:	2308      	movs	r3, #8
 8001f7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	69fa      	ldr	r2, [r7, #28]
 8001f84:	611a      	str	r2, [r3, #16]
          break;
 8001f86:	e009      	b.n	8001f9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f88:	2308      	movs	r3, #8
 8001f8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	69fa      	ldr	r2, [r7, #28]
 8001f90:	615a      	str	r2, [r3, #20]
          break;
 8001f92:	e003      	b.n	8001f9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f94:	2300      	movs	r3, #0
 8001f96:	623b      	str	r3, [r7, #32]
          break;
 8001f98:	e000      	b.n	8001f9c <HAL_GPIO_Init+0x130>
          break;
 8001f9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	2bff      	cmp	r3, #255	; 0xff
 8001fa0:	d801      	bhi.n	8001fa6 <HAL_GPIO_Init+0x13a>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	e001      	b.n	8001faa <HAL_GPIO_Init+0x13e>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	3304      	adds	r3, #4
 8001faa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	2bff      	cmp	r3, #255	; 0xff
 8001fb0:	d802      	bhi.n	8001fb8 <HAL_GPIO_Init+0x14c>
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	e002      	b.n	8001fbe <HAL_GPIO_Init+0x152>
 8001fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fba:	3b08      	subs	r3, #8
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	210f      	movs	r1, #15
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	401a      	ands	r2, r3
 8001fd0:	6a39      	ldr	r1, [r7, #32]
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd8:	431a      	orrs	r2, r3
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 8090 	beq.w	800210c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fec:	4b56      	ldr	r3, [pc, #344]	; (8002148 <HAL_GPIO_Init+0x2dc>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	4a55      	ldr	r2, [pc, #340]	; (8002148 <HAL_GPIO_Init+0x2dc>)
 8001ff2:	f043 0301 	orr.w	r3, r3, #1
 8001ff6:	6193      	str	r3, [r2, #24]
 8001ff8:	4b53      	ldr	r3, [pc, #332]	; (8002148 <HAL_GPIO_Init+0x2dc>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002004:	4a51      	ldr	r2, [pc, #324]	; (800214c <HAL_GPIO_Init+0x2e0>)
 8002006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002008:	089b      	lsrs	r3, r3, #2
 800200a:	3302      	adds	r3, #2
 800200c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002010:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002014:	f003 0303 	and.w	r3, r3, #3
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	220f      	movs	r2, #15
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	4013      	ands	r3, r2
 8002026:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a49      	ldr	r2, [pc, #292]	; (8002150 <HAL_GPIO_Init+0x2e4>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d00d      	beq.n	800204c <HAL_GPIO_Init+0x1e0>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a48      	ldr	r2, [pc, #288]	; (8002154 <HAL_GPIO_Init+0x2e8>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d007      	beq.n	8002048 <HAL_GPIO_Init+0x1dc>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a47      	ldr	r2, [pc, #284]	; (8002158 <HAL_GPIO_Init+0x2ec>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d101      	bne.n	8002044 <HAL_GPIO_Init+0x1d8>
 8002040:	2302      	movs	r3, #2
 8002042:	e004      	b.n	800204e <HAL_GPIO_Init+0x1e2>
 8002044:	2303      	movs	r3, #3
 8002046:	e002      	b.n	800204e <HAL_GPIO_Init+0x1e2>
 8002048:	2301      	movs	r3, #1
 800204a:	e000      	b.n	800204e <HAL_GPIO_Init+0x1e2>
 800204c:	2300      	movs	r3, #0
 800204e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002050:	f002 0203 	and.w	r2, r2, #3
 8002054:	0092      	lsls	r2, r2, #2
 8002056:	4093      	lsls	r3, r2
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	4313      	orrs	r3, r2
 800205c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800205e:	493b      	ldr	r1, [pc, #236]	; (800214c <HAL_GPIO_Init+0x2e0>)
 8002060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002062:	089b      	lsrs	r3, r3, #2
 8002064:	3302      	adds	r3, #2
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d006      	beq.n	8002086 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002078:	4b38      	ldr	r3, [pc, #224]	; (800215c <HAL_GPIO_Init+0x2f0>)
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	4937      	ldr	r1, [pc, #220]	; (800215c <HAL_GPIO_Init+0x2f0>)
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	4313      	orrs	r3, r2
 8002082:	608b      	str	r3, [r1, #8]
 8002084:	e006      	b.n	8002094 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002086:	4b35      	ldr	r3, [pc, #212]	; (800215c <HAL_GPIO_Init+0x2f0>)
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	43db      	mvns	r3, r3
 800208e:	4933      	ldr	r1, [pc, #204]	; (800215c <HAL_GPIO_Init+0x2f0>)
 8002090:	4013      	ands	r3, r2
 8002092:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d006      	beq.n	80020ae <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020a0:	4b2e      	ldr	r3, [pc, #184]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020a2:	68da      	ldr	r2, [r3, #12]
 80020a4:	492d      	ldr	r1, [pc, #180]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	60cb      	str	r3, [r1, #12]
 80020ac:	e006      	b.n	80020bc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020ae:	4b2b      	ldr	r3, [pc, #172]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020b0:	68da      	ldr	r2, [r3, #12]
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	43db      	mvns	r3, r3
 80020b6:	4929      	ldr	r1, [pc, #164]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020b8:	4013      	ands	r3, r2
 80020ba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d006      	beq.n	80020d6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020c8:	4b24      	ldr	r3, [pc, #144]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	4923      	ldr	r1, [pc, #140]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	604b      	str	r3, [r1, #4]
 80020d4:	e006      	b.n	80020e4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020d6:	4b21      	ldr	r3, [pc, #132]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	43db      	mvns	r3, r3
 80020de:	491f      	ldr	r1, [pc, #124]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020e0:	4013      	ands	r3, r2
 80020e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d006      	beq.n	80020fe <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020f0:	4b1a      	ldr	r3, [pc, #104]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	4919      	ldr	r1, [pc, #100]	; (800215c <HAL_GPIO_Init+0x2f0>)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	600b      	str	r3, [r1, #0]
 80020fc:	e006      	b.n	800210c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <HAL_GPIO_Init+0x2f0>)
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	43db      	mvns	r3, r3
 8002106:	4915      	ldr	r1, [pc, #84]	; (800215c <HAL_GPIO_Init+0x2f0>)
 8002108:	4013      	ands	r3, r2
 800210a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800210c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210e:	3301      	adds	r3, #1
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002118:	fa22 f303 	lsr.w	r3, r2, r3
 800211c:	2b00      	cmp	r3, #0
 800211e:	f47f aeaf 	bne.w	8001e80 <HAL_GPIO_Init+0x14>
  }
}
 8002122:	bf00      	nop
 8002124:	bf00      	nop
 8002126:	372c      	adds	r7, #44	; 0x2c
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	10320000 	.word	0x10320000
 8002134:	10310000 	.word	0x10310000
 8002138:	10220000 	.word	0x10220000
 800213c:	10210000 	.word	0x10210000
 8002140:	10120000 	.word	0x10120000
 8002144:	10110000 	.word	0x10110000
 8002148:	40021000 	.word	0x40021000
 800214c:	40010000 	.word	0x40010000
 8002150:	40010800 	.word	0x40010800
 8002154:	40010c00 	.word	0x40010c00
 8002158:	40011000 	.word	0x40011000
 800215c:	40010400 	.word	0x40010400

08002160 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	887b      	ldrh	r3, [r7, #2]
 8002172:	4013      	ands	r3, r2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d002      	beq.n	800217e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002178:	2301      	movs	r3, #1
 800217a:	73fb      	strb	r3, [r7, #15]
 800217c:	e001      	b.n	8002182 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800217e:	2300      	movs	r3, #0
 8002180:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002182:	7bfb      	ldrb	r3, [r7, #15]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3714      	adds	r7, #20
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr

0800218e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800218e:	b480      	push	{r7}
 8002190:	b083      	sub	sp, #12
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
 8002196:	460b      	mov	r3, r1
 8002198:	807b      	strh	r3, [r7, #2]
 800219a:	4613      	mov	r3, r2
 800219c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800219e:	787b      	ldrb	r3, [r7, #1]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021a4:	887a      	ldrh	r2, [r7, #2]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021aa:	e003      	b.n	80021b4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021ac:	887b      	ldrh	r3, [r7, #2]
 80021ae:	041a      	lsls	r2, r3, #16
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	611a      	str	r2, [r3, #16]
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bc80      	pop	{r7}
 80021bc:	4770      	bx	lr

080021be <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021be:	b480      	push	{r7}
 80021c0:	b085      	sub	sp, #20
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
 80021c6:	460b      	mov	r3, r1
 80021c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021d0:	887a      	ldrh	r2, [r7, #2]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4013      	ands	r3, r2
 80021d6:	041a      	lsls	r2, r3, #16
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	43d9      	mvns	r1, r3
 80021dc:	887b      	ldrh	r3, [r7, #2]
 80021de:	400b      	ands	r3, r1
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	611a      	str	r2, [r3, #16]
}
 80021e6:	bf00      	nop
 80021e8:	3714      	adds	r7, #20
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr

080021f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e26c      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b00      	cmp	r3, #0
 800220c:	f000 8087 	beq.w	800231e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002210:	4b92      	ldr	r3, [pc, #584]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f003 030c 	and.w	r3, r3, #12
 8002218:	2b04      	cmp	r3, #4
 800221a:	d00c      	beq.n	8002236 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800221c:	4b8f      	ldr	r3, [pc, #572]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 030c 	and.w	r3, r3, #12
 8002224:	2b08      	cmp	r3, #8
 8002226:	d112      	bne.n	800224e <HAL_RCC_OscConfig+0x5e>
 8002228:	4b8c      	ldr	r3, [pc, #560]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002234:	d10b      	bne.n	800224e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002236:	4b89      	ldr	r3, [pc, #548]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d06c      	beq.n	800231c <HAL_RCC_OscConfig+0x12c>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d168      	bne.n	800231c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e246      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002256:	d106      	bne.n	8002266 <HAL_RCC_OscConfig+0x76>
 8002258:	4b80      	ldr	r3, [pc, #512]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a7f      	ldr	r2, [pc, #508]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 800225e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	e02e      	b.n	80022c4 <HAL_RCC_OscConfig+0xd4>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10c      	bne.n	8002288 <HAL_RCC_OscConfig+0x98>
 800226e:	4b7b      	ldr	r3, [pc, #492]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a7a      	ldr	r2, [pc, #488]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002274:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002278:	6013      	str	r3, [r2, #0]
 800227a:	4b78      	ldr	r3, [pc, #480]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a77      	ldr	r2, [pc, #476]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002280:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	e01d      	b.n	80022c4 <HAL_RCC_OscConfig+0xd4>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002290:	d10c      	bne.n	80022ac <HAL_RCC_OscConfig+0xbc>
 8002292:	4b72      	ldr	r3, [pc, #456]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a71      	ldr	r2, [pc, #452]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002298:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800229c:	6013      	str	r3, [r2, #0]
 800229e:	4b6f      	ldr	r3, [pc, #444]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a6e      	ldr	r2, [pc, #440]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80022a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022a8:	6013      	str	r3, [r2, #0]
 80022aa:	e00b      	b.n	80022c4 <HAL_RCC_OscConfig+0xd4>
 80022ac:	4b6b      	ldr	r3, [pc, #428]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a6a      	ldr	r2, [pc, #424]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80022b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022b6:	6013      	str	r3, [r2, #0]
 80022b8:	4b68      	ldr	r3, [pc, #416]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a67      	ldr	r2, [pc, #412]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80022be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d013      	beq.n	80022f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022cc:	f7ff fcb6 	bl	8001c3c <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d4:	f7ff fcb2 	bl	8001c3c <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b64      	cmp	r3, #100	; 0x64
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e1fa      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e6:	4b5d      	ldr	r3, [pc, #372]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f0      	beq.n	80022d4 <HAL_RCC_OscConfig+0xe4>
 80022f2:	e014      	b.n	800231e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f4:	f7ff fca2 	bl	8001c3c <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022fc:	f7ff fc9e 	bl	8001c3c <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b64      	cmp	r3, #100	; 0x64
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e1e6      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230e:	4b53      	ldr	r3, [pc, #332]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1f0      	bne.n	80022fc <HAL_RCC_OscConfig+0x10c>
 800231a:	e000      	b.n	800231e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800231c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d063      	beq.n	80023f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800232a:	4b4c      	ldr	r3, [pc, #304]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f003 030c 	and.w	r3, r3, #12
 8002332:	2b00      	cmp	r3, #0
 8002334:	d00b      	beq.n	800234e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002336:	4b49      	ldr	r3, [pc, #292]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f003 030c 	and.w	r3, r3, #12
 800233e:	2b08      	cmp	r3, #8
 8002340:	d11c      	bne.n	800237c <HAL_RCC_OscConfig+0x18c>
 8002342:	4b46      	ldr	r3, [pc, #280]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d116      	bne.n	800237c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800234e:	4b43      	ldr	r3, [pc, #268]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d005      	beq.n	8002366 <HAL_RCC_OscConfig+0x176>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	2b01      	cmp	r3, #1
 8002360:	d001      	beq.n	8002366 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e1ba      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002366:	4b3d      	ldr	r3, [pc, #244]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	4939      	ldr	r1, [pc, #228]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800237a:	e03a      	b.n	80023f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d020      	beq.n	80023c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002384:	4b36      	ldr	r3, [pc, #216]	; (8002460 <HAL_RCC_OscConfig+0x270>)
 8002386:	2201      	movs	r2, #1
 8002388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238a:	f7ff fc57 	bl	8001c3c <HAL_GetTick>
 800238e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002390:	e008      	b.n	80023a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002392:	f7ff fc53 	bl	8001c3c <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e19b      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a4:	4b2d      	ldr	r3, [pc, #180]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0f0      	beq.n	8002392 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b0:	4b2a      	ldr	r3, [pc, #168]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	4927      	ldr	r1, [pc, #156]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	600b      	str	r3, [r1, #0]
 80023c4:	e015      	b.n	80023f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023c6:	4b26      	ldr	r3, [pc, #152]	; (8002460 <HAL_RCC_OscConfig+0x270>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023cc:	f7ff fc36 	bl	8001c3c <HAL_GetTick>
 80023d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d2:	e008      	b.n	80023e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023d4:	f7ff fc32 	bl	8001c3c <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e17a      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e6:	4b1d      	ldr	r3, [pc, #116]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d1f0      	bne.n	80023d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0308 	and.w	r3, r3, #8
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d03a      	beq.n	8002474 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d019      	beq.n	800243a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002406:	4b17      	ldr	r3, [pc, #92]	; (8002464 <HAL_RCC_OscConfig+0x274>)
 8002408:	2201      	movs	r2, #1
 800240a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800240c:	f7ff fc16 	bl	8001c3c <HAL_GetTick>
 8002410:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002412:	e008      	b.n	8002426 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002414:	f7ff fc12 	bl	8001c3c <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e15a      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002426:	4b0d      	ldr	r3, [pc, #52]	; (800245c <HAL_RCC_OscConfig+0x26c>)
 8002428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d0f0      	beq.n	8002414 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002432:	2001      	movs	r0, #1
 8002434:	f000 fa9a 	bl	800296c <RCC_Delay>
 8002438:	e01c      	b.n	8002474 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800243a:	4b0a      	ldr	r3, [pc, #40]	; (8002464 <HAL_RCC_OscConfig+0x274>)
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002440:	f7ff fbfc 	bl	8001c3c <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002446:	e00f      	b.n	8002468 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002448:	f7ff fbf8 	bl	8001c3c <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d908      	bls.n	8002468 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e140      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
 800245a:	bf00      	nop
 800245c:	40021000 	.word	0x40021000
 8002460:	42420000 	.word	0x42420000
 8002464:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002468:	4b9e      	ldr	r3, [pc, #632]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800246a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246c:	f003 0302 	and.w	r3, r3, #2
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1e9      	bne.n	8002448 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b00      	cmp	r3, #0
 800247e:	f000 80a6 	beq.w	80025ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002482:	2300      	movs	r3, #0
 8002484:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002486:	4b97      	ldr	r3, [pc, #604]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10d      	bne.n	80024ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002492:	4b94      	ldr	r3, [pc, #592]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002494:	69db      	ldr	r3, [r3, #28]
 8002496:	4a93      	ldr	r2, [pc, #588]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800249c:	61d3      	str	r3, [r2, #28]
 800249e:	4b91      	ldr	r3, [pc, #580]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024aa:	2301      	movs	r3, #1
 80024ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ae:	4b8e      	ldr	r3, [pc, #568]	; (80026e8 <HAL_RCC_OscConfig+0x4f8>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d118      	bne.n	80024ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ba:	4b8b      	ldr	r3, [pc, #556]	; (80026e8 <HAL_RCC_OscConfig+0x4f8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a8a      	ldr	r2, [pc, #552]	; (80026e8 <HAL_RCC_OscConfig+0x4f8>)
 80024c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024c6:	f7ff fbb9 	bl	8001c3c <HAL_GetTick>
 80024ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024cc:	e008      	b.n	80024e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ce:	f7ff fbb5 	bl	8001c3c <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b64      	cmp	r3, #100	; 0x64
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e0fd      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e0:	4b81      	ldr	r3, [pc, #516]	; (80026e8 <HAL_RCC_OscConfig+0x4f8>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d0f0      	beq.n	80024ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d106      	bne.n	8002502 <HAL_RCC_OscConfig+0x312>
 80024f4:	4b7b      	ldr	r3, [pc, #492]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	4a7a      	ldr	r2, [pc, #488]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6213      	str	r3, [r2, #32]
 8002500:	e02d      	b.n	800255e <HAL_RCC_OscConfig+0x36e>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10c      	bne.n	8002524 <HAL_RCC_OscConfig+0x334>
 800250a:	4b76      	ldr	r3, [pc, #472]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	4a75      	ldr	r2, [pc, #468]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002510:	f023 0301 	bic.w	r3, r3, #1
 8002514:	6213      	str	r3, [r2, #32]
 8002516:	4b73      	ldr	r3, [pc, #460]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	4a72      	ldr	r2, [pc, #456]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800251c:	f023 0304 	bic.w	r3, r3, #4
 8002520:	6213      	str	r3, [r2, #32]
 8002522:	e01c      	b.n	800255e <HAL_RCC_OscConfig+0x36e>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	2b05      	cmp	r3, #5
 800252a:	d10c      	bne.n	8002546 <HAL_RCC_OscConfig+0x356>
 800252c:	4b6d      	ldr	r3, [pc, #436]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	4a6c      	ldr	r2, [pc, #432]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002532:	f043 0304 	orr.w	r3, r3, #4
 8002536:	6213      	str	r3, [r2, #32]
 8002538:	4b6a      	ldr	r3, [pc, #424]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	4a69      	ldr	r2, [pc, #420]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	6213      	str	r3, [r2, #32]
 8002544:	e00b      	b.n	800255e <HAL_RCC_OscConfig+0x36e>
 8002546:	4b67      	ldr	r3, [pc, #412]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002548:	6a1b      	ldr	r3, [r3, #32]
 800254a:	4a66      	ldr	r2, [pc, #408]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800254c:	f023 0301 	bic.w	r3, r3, #1
 8002550:	6213      	str	r3, [r2, #32]
 8002552:	4b64      	ldr	r3, [pc, #400]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	4a63      	ldr	r2, [pc, #396]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002558:	f023 0304 	bic.w	r3, r3, #4
 800255c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d015      	beq.n	8002592 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002566:	f7ff fb69 	bl	8001c3c <HAL_GetTick>
 800256a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800256c:	e00a      	b.n	8002584 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800256e:	f7ff fb65 	bl	8001c3c <HAL_GetTick>
 8002572:	4602      	mov	r2, r0
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	f241 3288 	movw	r2, #5000	; 0x1388
 800257c:	4293      	cmp	r3, r2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e0ab      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002584:	4b57      	ldr	r3, [pc, #348]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002586:	6a1b      	ldr	r3, [r3, #32]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0ee      	beq.n	800256e <HAL_RCC_OscConfig+0x37e>
 8002590:	e014      	b.n	80025bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002592:	f7ff fb53 	bl	8001c3c <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002598:	e00a      	b.n	80025b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800259a:	f7ff fb4f 	bl	8001c3c <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e095      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b0:	4b4c      	ldr	r3, [pc, #304]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1ee      	bne.n	800259a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025bc:	7dfb      	ldrb	r3, [r7, #23]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d105      	bne.n	80025ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025c2:	4b48      	ldr	r3, [pc, #288]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	4a47      	ldr	r2, [pc, #284]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 80025c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 8081 	beq.w	80026da <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025d8:	4b42      	ldr	r3, [pc, #264]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d061      	beq.n	80026a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	69db      	ldr	r3, [r3, #28]
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d146      	bne.n	800267a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ec:	4b3f      	ldr	r3, [pc, #252]	; (80026ec <HAL_RCC_OscConfig+0x4fc>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f2:	f7ff fb23 	bl	8001c3c <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025fa:	f7ff fb1f 	bl	8001c3c <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e067      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800260c:	4b35      	ldr	r3, [pc, #212]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1f0      	bne.n	80025fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002620:	d108      	bne.n	8002634 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002622:	4b30      	ldr	r3, [pc, #192]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	492d      	ldr	r1, [pc, #180]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002630:	4313      	orrs	r3, r2
 8002632:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002634:	4b2b      	ldr	r3, [pc, #172]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a19      	ldr	r1, [r3, #32]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	430b      	orrs	r3, r1
 8002646:	4927      	ldr	r1, [pc, #156]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 8002648:	4313      	orrs	r3, r2
 800264a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800264c:	4b27      	ldr	r3, [pc, #156]	; (80026ec <HAL_RCC_OscConfig+0x4fc>)
 800264e:	2201      	movs	r2, #1
 8002650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002652:	f7ff faf3 	bl	8001c3c <HAL_GetTick>
 8002656:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002658:	e008      	b.n	800266c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800265a:	f7ff faef 	bl	8001c3c <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e037      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800266c:	4b1d      	ldr	r3, [pc, #116]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d0f0      	beq.n	800265a <HAL_RCC_OscConfig+0x46a>
 8002678:	e02f      	b.n	80026da <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800267a:	4b1c      	ldr	r3, [pc, #112]	; (80026ec <HAL_RCC_OscConfig+0x4fc>)
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002680:	f7ff fadc 	bl	8001c3c <HAL_GetTick>
 8002684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002688:	f7ff fad8 	bl	8001c3c <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e020      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269a:	4b12      	ldr	r3, [pc, #72]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1f0      	bne.n	8002688 <HAL_RCC_OscConfig+0x498>
 80026a6:	e018      	b.n	80026da <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	69db      	ldr	r3, [r3, #28]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e013      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026b4:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <HAL_RCC_OscConfig+0x4f4>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d106      	bne.n	80026d6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d001      	beq.n	80026da <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e000      	b.n	80026dc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40021000 	.word	0x40021000
 80026e8:	40007000 	.word	0x40007000
 80026ec:	42420060 	.word	0x42420060

080026f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e0d0      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002704:	4b6a      	ldr	r3, [pc, #424]	; (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	429a      	cmp	r2, r3
 8002710:	d910      	bls.n	8002734 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002712:	4b67      	ldr	r3, [pc, #412]	; (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f023 0207 	bic.w	r2, r3, #7
 800271a:	4965      	ldr	r1, [pc, #404]	; (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	4313      	orrs	r3, r2
 8002720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002722:	4b63      	ldr	r3, [pc, #396]	; (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	429a      	cmp	r2, r3
 800272e:	d001      	beq.n	8002734 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e0b8      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d020      	beq.n	8002782 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	2b00      	cmp	r3, #0
 800274a:	d005      	beq.n	8002758 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800274c:	4b59      	ldr	r3, [pc, #356]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4a58      	ldr	r2, [pc, #352]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002752:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002756:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0308 	and.w	r3, r3, #8
 8002760:	2b00      	cmp	r3, #0
 8002762:	d005      	beq.n	8002770 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002764:	4b53      	ldr	r3, [pc, #332]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	4a52      	ldr	r2, [pc, #328]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800276a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800276e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002770:	4b50      	ldr	r3, [pc, #320]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	494d      	ldr	r1, [pc, #308]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	4313      	orrs	r3, r2
 8002780:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d040      	beq.n	8002810 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d107      	bne.n	80027a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002796:	4b47      	ldr	r3, [pc, #284]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d115      	bne.n	80027ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e07f      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d107      	bne.n	80027be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ae:	4b41      	ldr	r3, [pc, #260]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d109      	bne.n	80027ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e073      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027be:	4b3d      	ldr	r3, [pc, #244]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e06b      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ce:	4b39      	ldr	r3, [pc, #228]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f023 0203 	bic.w	r2, r3, #3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	4936      	ldr	r1, [pc, #216]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027e0:	f7ff fa2c 	bl	8001c3c <HAL_GetTick>
 80027e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e6:	e00a      	b.n	80027fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e8:	f7ff fa28 	bl	8001c3c <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e053      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fe:	4b2d      	ldr	r3, [pc, #180]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 020c 	and.w	r2, r3, #12
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	429a      	cmp	r2, r3
 800280e:	d1eb      	bne.n	80027e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002810:	4b27      	ldr	r3, [pc, #156]	; (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	683a      	ldr	r2, [r7, #0]
 800281a:	429a      	cmp	r2, r3
 800281c:	d210      	bcs.n	8002840 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800281e:	4b24      	ldr	r3, [pc, #144]	; (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f023 0207 	bic.w	r2, r3, #7
 8002826:	4922      	ldr	r1, [pc, #136]	; (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	4313      	orrs	r3, r2
 800282c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800282e:	4b20      	ldr	r3, [pc, #128]	; (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	429a      	cmp	r2, r3
 800283a:	d001      	beq.n	8002840 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e032      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0304 	and.w	r3, r3, #4
 8002848:	2b00      	cmp	r3, #0
 800284a:	d008      	beq.n	800285e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800284c:	4b19      	ldr	r3, [pc, #100]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	4916      	ldr	r1, [pc, #88]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800285a:	4313      	orrs	r3, r2
 800285c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0308 	and.w	r3, r3, #8
 8002866:	2b00      	cmp	r3, #0
 8002868:	d009      	beq.n	800287e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800286a:	4b12      	ldr	r3, [pc, #72]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	490e      	ldr	r1, [pc, #56]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800287a:	4313      	orrs	r3, r2
 800287c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800287e:	f000 f821 	bl	80028c4 <HAL_RCC_GetSysClockFreq>
 8002882:	4602      	mov	r2, r0
 8002884:	4b0b      	ldr	r3, [pc, #44]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	091b      	lsrs	r3, r3, #4
 800288a:	f003 030f 	and.w	r3, r3, #15
 800288e:	490a      	ldr	r1, [pc, #40]	; (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002890:	5ccb      	ldrb	r3, [r1, r3]
 8002892:	fa22 f303 	lsr.w	r3, r2, r3
 8002896:	4a09      	ldr	r2, [pc, #36]	; (80028bc <HAL_RCC_ClockConfig+0x1cc>)
 8002898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800289a:	4b09      	ldr	r3, [pc, #36]	; (80028c0 <HAL_RCC_ClockConfig+0x1d0>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff f98a 	bl	8001bb8 <HAL_InitTick>

  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40022000 	.word	0x40022000
 80028b4:	40021000 	.word	0x40021000
 80028b8:	080031d0 	.word	0x080031d0
 80028bc:	2000004c 	.word	0x2000004c
 80028c0:	20000050 	.word	0x20000050

080028c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b087      	sub	sp, #28
 80028c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	2300      	movs	r3, #0
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	2300      	movs	r3, #0
 80028d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028da:	2300      	movs	r3, #0
 80028dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028de:	4b1e      	ldr	r3, [pc, #120]	; (8002958 <HAL_RCC_GetSysClockFreq+0x94>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f003 030c 	and.w	r3, r3, #12
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	d002      	beq.n	80028f4 <HAL_RCC_GetSysClockFreq+0x30>
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d003      	beq.n	80028fa <HAL_RCC_GetSysClockFreq+0x36>
 80028f2:	e027      	b.n	8002944 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028f4:	4b19      	ldr	r3, [pc, #100]	; (800295c <HAL_RCC_GetSysClockFreq+0x98>)
 80028f6:	613b      	str	r3, [r7, #16]
      break;
 80028f8:	e027      	b.n	800294a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	0c9b      	lsrs	r3, r3, #18
 80028fe:	f003 030f 	and.w	r3, r3, #15
 8002902:	4a17      	ldr	r2, [pc, #92]	; (8002960 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002904:	5cd3      	ldrb	r3, [r2, r3]
 8002906:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d010      	beq.n	8002934 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002912:	4b11      	ldr	r3, [pc, #68]	; (8002958 <HAL_RCC_GetSysClockFreq+0x94>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	0c5b      	lsrs	r3, r3, #17
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	4a11      	ldr	r2, [pc, #68]	; (8002964 <HAL_RCC_GetSysClockFreq+0xa0>)
 800291e:	5cd3      	ldrb	r3, [r2, r3]
 8002920:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a0d      	ldr	r2, [pc, #52]	; (800295c <HAL_RCC_GetSysClockFreq+0x98>)
 8002926:	fb02 f203 	mul.w	r2, r2, r3
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002930:	617b      	str	r3, [r7, #20]
 8002932:	e004      	b.n	800293e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a0c      	ldr	r2, [pc, #48]	; (8002968 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002938:	fb02 f303 	mul.w	r3, r2, r3
 800293c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	613b      	str	r3, [r7, #16]
      break;
 8002942:	e002      	b.n	800294a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002944:	4b05      	ldr	r3, [pc, #20]	; (800295c <HAL_RCC_GetSysClockFreq+0x98>)
 8002946:	613b      	str	r3, [r7, #16]
      break;
 8002948:	bf00      	nop
    }
  }
  return sysclockfreq;
 800294a:	693b      	ldr	r3, [r7, #16]
}
 800294c:	4618      	mov	r0, r3
 800294e:	371c      	adds	r7, #28
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40021000 	.word	0x40021000
 800295c:	007a1200 	.word	0x007a1200
 8002960:	080031e0 	.word	0x080031e0
 8002964:	080031f0 	.word	0x080031f0
 8002968:	003d0900 	.word	0x003d0900

0800296c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002974:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <RCC_Delay+0x34>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a0a      	ldr	r2, [pc, #40]	; (80029a4 <RCC_Delay+0x38>)
 800297a:	fba2 2303 	umull	r2, r3, r2, r3
 800297e:	0a5b      	lsrs	r3, r3, #9
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	fb02 f303 	mul.w	r3, r2, r3
 8002986:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002988:	bf00      	nop
  }
  while (Delay --);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	1e5a      	subs	r2, r3, #1
 800298e:	60fa      	str	r2, [r7, #12]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1f9      	bne.n	8002988 <RCC_Delay+0x1c>
}
 8002994:	bf00      	nop
 8002996:	bf00      	nop
 8002998:	3714      	adds	r7, #20
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr
 80029a0:	2000004c 	.word	0x2000004c
 80029a4:	10624dd3 	.word	0x10624dd3

080029a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e041      	b.n	8002a3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d106      	bne.n	80029d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff f85a 	bl	8001a88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3304      	adds	r3, #4
 80029e4:	4619      	mov	r1, r3
 80029e6:	4610      	mov	r0, r2
 80029e8:	f000 fa56 	bl	8002e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
	...

08002a48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d001      	beq.n	8002a60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e035      	b.n	8002acc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2202      	movs	r2, #2
 8002a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68da      	ldr	r2, [r3, #12]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f042 0201 	orr.w	r2, r2, #1
 8002a76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a16      	ldr	r2, [pc, #88]	; (8002ad8 <HAL_TIM_Base_Start_IT+0x90>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d009      	beq.n	8002a96 <HAL_TIM_Base_Start_IT+0x4e>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a8a:	d004      	beq.n	8002a96 <HAL_TIM_Base_Start_IT+0x4e>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a12      	ldr	r2, [pc, #72]	; (8002adc <HAL_TIM_Base_Start_IT+0x94>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d111      	bne.n	8002aba <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f003 0307 	and.w	r3, r3, #7
 8002aa0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2b06      	cmp	r3, #6
 8002aa6:	d010      	beq.n	8002aca <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f042 0201 	orr.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ab8:	e007      	b.n	8002aca <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f042 0201 	orr.w	r2, r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bc80      	pop	{r7}
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	40012c00 	.word	0x40012c00
 8002adc:	40000400 	.word	0x40000400

08002ae0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d020      	beq.n	8002b44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d01b      	beq.n	8002b44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f06f 0202 	mvn.w	r2, #2
 8002b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	f003 0303 	and.w	r3, r3, #3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f998 	bl	8002e60 <HAL_TIM_IC_CaptureCallback>
 8002b30:	e005      	b.n	8002b3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f98b 	bl	8002e4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 f99a 	bl	8002e72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	f003 0304 	and.w	r3, r3, #4
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d020      	beq.n	8002b90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d01b      	beq.n	8002b90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f06f 0204 	mvn.w	r2, #4
 8002b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2202      	movs	r2, #2
 8002b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d003      	beq.n	8002b7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f972 	bl	8002e60 <HAL_TIM_IC_CaptureCallback>
 8002b7c:	e005      	b.n	8002b8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f965 	bl	8002e4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f000 f974 	bl	8002e72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	f003 0308 	and.w	r3, r3, #8
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d020      	beq.n	8002bdc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f003 0308 	and.w	r3, r3, #8
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d01b      	beq.n	8002bdc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f06f 0208 	mvn.w	r2, #8
 8002bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2204      	movs	r2, #4
 8002bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	f003 0303 	and.w	r3, r3, #3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f94c 	bl	8002e60 <HAL_TIM_IC_CaptureCallback>
 8002bc8:	e005      	b.n	8002bd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f93f 	bl	8002e4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f94e 	bl	8002e72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	f003 0310 	and.w	r3, r3, #16
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d020      	beq.n	8002c28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f003 0310 	and.w	r3, r3, #16
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d01b      	beq.n	8002c28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f06f 0210 	mvn.w	r2, #16
 8002bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2208      	movs	r2, #8
 8002bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f926 	bl	8002e60 <HAL_TIM_IC_CaptureCallback>
 8002c14:	e005      	b.n	8002c22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f919 	bl	8002e4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 f928 	bl	8002e72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00c      	beq.n	8002c4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d007      	beq.n	8002c4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f06f 0201 	mvn.w	r2, #1
 8002c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7fe fe1c 	bl	8001884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00c      	beq.n	8002c70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d007      	beq.n	8002c70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 fa6f 	bl	800314e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00c      	beq.n	8002c94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d007      	beq.n	8002c94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 f8f8 	bl	8002e84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	f003 0320 	and.w	r3, r3, #32
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00c      	beq.n	8002cb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d007      	beq.n	8002cb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f06f 0220 	mvn.w	r2, #32
 8002cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 fa42 	bl	800313c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cb8:	bf00      	nop
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <HAL_TIM_ConfigClockSource+0x1c>
 8002cd8:	2302      	movs	r3, #2
 8002cda:	e0b4      	b.n	8002e46 <HAL_TIM_ConfigClockSource+0x186>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002cfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68ba      	ldr	r2, [r7, #8]
 8002d0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d14:	d03e      	beq.n	8002d94 <HAL_TIM_ConfigClockSource+0xd4>
 8002d16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d1a:	f200 8087 	bhi.w	8002e2c <HAL_TIM_ConfigClockSource+0x16c>
 8002d1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d22:	f000 8086 	beq.w	8002e32 <HAL_TIM_ConfigClockSource+0x172>
 8002d26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d2a:	d87f      	bhi.n	8002e2c <HAL_TIM_ConfigClockSource+0x16c>
 8002d2c:	2b70      	cmp	r3, #112	; 0x70
 8002d2e:	d01a      	beq.n	8002d66 <HAL_TIM_ConfigClockSource+0xa6>
 8002d30:	2b70      	cmp	r3, #112	; 0x70
 8002d32:	d87b      	bhi.n	8002e2c <HAL_TIM_ConfigClockSource+0x16c>
 8002d34:	2b60      	cmp	r3, #96	; 0x60
 8002d36:	d050      	beq.n	8002dda <HAL_TIM_ConfigClockSource+0x11a>
 8002d38:	2b60      	cmp	r3, #96	; 0x60
 8002d3a:	d877      	bhi.n	8002e2c <HAL_TIM_ConfigClockSource+0x16c>
 8002d3c:	2b50      	cmp	r3, #80	; 0x50
 8002d3e:	d03c      	beq.n	8002dba <HAL_TIM_ConfigClockSource+0xfa>
 8002d40:	2b50      	cmp	r3, #80	; 0x50
 8002d42:	d873      	bhi.n	8002e2c <HAL_TIM_ConfigClockSource+0x16c>
 8002d44:	2b40      	cmp	r3, #64	; 0x40
 8002d46:	d058      	beq.n	8002dfa <HAL_TIM_ConfigClockSource+0x13a>
 8002d48:	2b40      	cmp	r3, #64	; 0x40
 8002d4a:	d86f      	bhi.n	8002e2c <HAL_TIM_ConfigClockSource+0x16c>
 8002d4c:	2b30      	cmp	r3, #48	; 0x30
 8002d4e:	d064      	beq.n	8002e1a <HAL_TIM_ConfigClockSource+0x15a>
 8002d50:	2b30      	cmp	r3, #48	; 0x30
 8002d52:	d86b      	bhi.n	8002e2c <HAL_TIM_ConfigClockSource+0x16c>
 8002d54:	2b20      	cmp	r3, #32
 8002d56:	d060      	beq.n	8002e1a <HAL_TIM_ConfigClockSource+0x15a>
 8002d58:	2b20      	cmp	r3, #32
 8002d5a:	d867      	bhi.n	8002e2c <HAL_TIM_ConfigClockSource+0x16c>
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d05c      	beq.n	8002e1a <HAL_TIM_ConfigClockSource+0x15a>
 8002d60:	2b10      	cmp	r3, #16
 8002d62:	d05a      	beq.n	8002e1a <HAL_TIM_ConfigClockSource+0x15a>
 8002d64:	e062      	b.n	8002e2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	6899      	ldr	r1, [r3, #8]
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f000 f96a 	bl	800304e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002d88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	609a      	str	r2, [r3, #8]
      break;
 8002d92:	e04f      	b.n	8002e34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6818      	ldr	r0, [r3, #0]
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	6899      	ldr	r1, [r3, #8]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	f000 f953 	bl	800304e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002db6:	609a      	str	r2, [r3, #8]
      break;
 8002db8:	e03c      	b.n	8002e34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6818      	ldr	r0, [r3, #0]
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	6859      	ldr	r1, [r3, #4]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	f000 f8ca 	bl	8002f60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2150      	movs	r1, #80	; 0x50
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 f921 	bl	800301a <TIM_ITRx_SetConfig>
      break;
 8002dd8:	e02c      	b.n	8002e34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6818      	ldr	r0, [r3, #0]
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	6859      	ldr	r1, [r3, #4]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	461a      	mov	r2, r3
 8002de8:	f000 f8e8 	bl	8002fbc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2160      	movs	r1, #96	; 0x60
 8002df2:	4618      	mov	r0, r3
 8002df4:	f000 f911 	bl	800301a <TIM_ITRx_SetConfig>
      break;
 8002df8:	e01c      	b.n	8002e34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6818      	ldr	r0, [r3, #0]
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	6859      	ldr	r1, [r3, #4]
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	461a      	mov	r2, r3
 8002e08:	f000 f8aa 	bl	8002f60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2140      	movs	r1, #64	; 0x40
 8002e12:	4618      	mov	r0, r3
 8002e14:	f000 f901 	bl	800301a <TIM_ITRx_SetConfig>
      break;
 8002e18:	e00c      	b.n	8002e34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4619      	mov	r1, r3
 8002e24:	4610      	mov	r0, r2
 8002e26:	f000 f8f8 	bl	800301a <TIM_ITRx_SetConfig>
      break;
 8002e2a:	e003      	b.n	8002e34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e30:	e000      	b.n	8002e34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002e32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	b083      	sub	sp, #12
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e56:	bf00      	nop
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bc80      	pop	{r7}
 8002e5e:	4770      	bx	lr

08002e60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bc80      	pop	{r7}
 8002e70:	4770      	bx	lr

08002e72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e72:	b480      	push	{r7}
 8002e74:	b083      	sub	sp, #12
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e7a:	bf00      	nop
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr

08002e84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr
	...

08002e98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a2b      	ldr	r2, [pc, #172]	; (8002f58 <TIM_Base_SetConfig+0xc0>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d007      	beq.n	8002ec0 <TIM_Base_SetConfig+0x28>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eb6:	d003      	beq.n	8002ec0 <TIM_Base_SetConfig+0x28>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a28      	ldr	r2, [pc, #160]	; (8002f5c <TIM_Base_SetConfig+0xc4>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d108      	bne.n	8002ed2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ec6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a20      	ldr	r2, [pc, #128]	; (8002f58 <TIM_Base_SetConfig+0xc0>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d007      	beq.n	8002eea <TIM_Base_SetConfig+0x52>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ee0:	d003      	beq.n	8002eea <TIM_Base_SetConfig+0x52>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a1d      	ldr	r2, [pc, #116]	; (8002f5c <TIM_Base_SetConfig+0xc4>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d108      	bne.n	8002efc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ef0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a0d      	ldr	r2, [pc, #52]	; (8002f58 <TIM_Base_SetConfig+0xc0>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d103      	bne.n	8002f30 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	691a      	ldr	r2, [r3, #16]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d005      	beq.n	8002f4e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	f023 0201 	bic.w	r2, r3, #1
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	611a      	str	r2, [r3, #16]
  }
}
 8002f4e:	bf00      	nop
 8002f50:	3714      	adds	r7, #20
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr
 8002f58:	40012c00 	.word	0x40012c00
 8002f5c:	40000400 	.word	0x40000400

08002f60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b087      	sub	sp, #28
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	f023 0201 	bic.w	r2, r3, #1
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	011b      	lsls	r3, r3, #4
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f023 030a 	bic.w	r3, r3, #10
 8002f9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f9e:	697a      	ldr	r2, [r7, #20]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	697a      	ldr	r2, [r7, #20]
 8002fb0:	621a      	str	r2, [r3, #32]
}
 8002fb2:	bf00      	nop
 8002fb4:	371c      	adds	r7, #28
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr

08002fbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b087      	sub	sp, #28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	f023 0210 	bic.w	r2, r3, #16
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002fe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	031b      	lsls	r3, r3, #12
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ff8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	4313      	orrs	r3, r2
 8003002:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	621a      	str	r2, [r3, #32]
}
 8003010:	bf00      	nop
 8003012:	371c      	adds	r7, #28
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr

0800301a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800301a:	b480      	push	{r7}
 800301c:	b085      	sub	sp, #20
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
 8003022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003032:	683a      	ldr	r2, [r7, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4313      	orrs	r3, r2
 8003038:	f043 0307 	orr.w	r3, r3, #7
 800303c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	609a      	str	r2, [r3, #8]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	bc80      	pop	{r7}
 800304c:	4770      	bx	lr

0800304e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800304e:	b480      	push	{r7}
 8003050:	b087      	sub	sp, #28
 8003052:	af00      	add	r7, sp, #0
 8003054:	60f8      	str	r0, [r7, #12]
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
 800305a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003068:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	021a      	lsls	r2, r3, #8
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	431a      	orrs	r2, r3
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	4313      	orrs	r3, r2
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	4313      	orrs	r3, r2
 800307a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	697a      	ldr	r2, [r7, #20]
 8003080:	609a      	str	r2, [r3, #8]
}
 8003082:	bf00      	nop
 8003084:	371c      	adds	r7, #28
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e041      	b.n	8003128 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a14      	ldr	r2, [pc, #80]	; (8003134 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d009      	beq.n	80030fc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030f0:	d004      	beq.n	80030fc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a10      	ldr	r2, [pc, #64]	; (8003138 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d10c      	bne.n	8003116 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003102:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	68ba      	ldr	r2, [r7, #8]
 800310a:	4313      	orrs	r3, r2
 800310c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	bc80      	pop	{r7}
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40012c00 	.word	0x40012c00
 8003138:	40000400 	.word	0x40000400

0800313c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	bc80      	pop	{r7}
 800314c:	4770      	bx	lr

0800314e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800314e:	b480      	push	{r7}
 8003150:	b083      	sub	sp, #12
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003156:	bf00      	nop
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	bc80      	pop	{r7}
 800315e:	4770      	bx	lr

08003160 <__libc_init_array>:
 8003160:	b570      	push	{r4, r5, r6, lr}
 8003162:	2600      	movs	r6, #0
 8003164:	4d0c      	ldr	r5, [pc, #48]	; (8003198 <__libc_init_array+0x38>)
 8003166:	4c0d      	ldr	r4, [pc, #52]	; (800319c <__libc_init_array+0x3c>)
 8003168:	1b64      	subs	r4, r4, r5
 800316a:	10a4      	asrs	r4, r4, #2
 800316c:	42a6      	cmp	r6, r4
 800316e:	d109      	bne.n	8003184 <__libc_init_array+0x24>
 8003170:	f000 f822 	bl	80031b8 <_init>
 8003174:	2600      	movs	r6, #0
 8003176:	4d0a      	ldr	r5, [pc, #40]	; (80031a0 <__libc_init_array+0x40>)
 8003178:	4c0a      	ldr	r4, [pc, #40]	; (80031a4 <__libc_init_array+0x44>)
 800317a:	1b64      	subs	r4, r4, r5
 800317c:	10a4      	asrs	r4, r4, #2
 800317e:	42a6      	cmp	r6, r4
 8003180:	d105      	bne.n	800318e <__libc_init_array+0x2e>
 8003182:	bd70      	pop	{r4, r5, r6, pc}
 8003184:	f855 3b04 	ldr.w	r3, [r5], #4
 8003188:	4798      	blx	r3
 800318a:	3601      	adds	r6, #1
 800318c:	e7ee      	b.n	800316c <__libc_init_array+0xc>
 800318e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003192:	4798      	blx	r3
 8003194:	3601      	adds	r6, #1
 8003196:	e7f2      	b.n	800317e <__libc_init_array+0x1e>
 8003198:	080031f4 	.word	0x080031f4
 800319c:	080031f4 	.word	0x080031f4
 80031a0:	080031f4 	.word	0x080031f4
 80031a4:	080031f8 	.word	0x080031f8

080031a8 <memset>:
 80031a8:	4603      	mov	r3, r0
 80031aa:	4402      	add	r2, r0
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d100      	bne.n	80031b2 <memset+0xa>
 80031b0:	4770      	bx	lr
 80031b2:	f803 1b01 	strb.w	r1, [r3], #1
 80031b6:	e7f9      	b.n	80031ac <memset+0x4>

080031b8 <_init>:
 80031b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ba:	bf00      	nop
 80031bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031be:	bc08      	pop	{r3}
 80031c0:	469e      	mov	lr, r3
 80031c2:	4770      	bx	lr

080031c4 <_fini>:
 80031c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031c6:	bf00      	nop
 80031c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031ca:	bc08      	pop	{r3}
 80031cc:	469e      	mov	lr, r3
 80031ce:	4770      	bx	lr
