$date
	Wed May 16 11:58:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 2 ! y [1:0] $end
$upscope $end
$scope module testbench $end
$var wire 3 " n [2:0] $end
$upscope $end
$scope module testbench $end
$var wire 3 # s [2:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 $ bar $end
$upscope $end
$scope module testbench $end
$var reg 1 % rst $end
$upscope $end
$scope module testbench $end
$var reg 1 & clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
1$
b0 #
b0 "
b10 !
$end
#5
b1 "
0$
0%
0&
#10
b110 "
b1 #
1&
#15
b10 "
0&
1$
#20
b11 "
b10 #
1&
#25
b101 "
0&
0$
#30
b0 !
b110 "
b101 #
1&
#35
b10 "
0&
1$
#40
b10 !
b11 "
b10 #
1&
#45
0&
#50
b100 "
b11 #
1&
#55
0&
#60
b1 !
b0 "
b100 #
1&
#65
b1 "
0&
0$
#70
b10 !
b110 "
b1 #
1&
#75
b10 "
0&
1$
#80
b11 "
b10 #
1&
#85
b101 "
0&
0$
#90
b0 !
b110 "
b101 #
1&
#95
b10 "
0&
1$
#100
b10 !
b11 "
b10 #
1&
#105
b101 "
0&
0$
#110
b0 !
b110 "
b101 #
1&
#115
b10 "
0&
1$
#120
b10 !
b11 "
b10 #
1&
#125
0&
#130
b100 "
b11 #
1&
#135
0&
#140
b1 !
b0 "
b100 #
1&
#145
b1 "
0&
0$
#150
b10 !
b110 "
b1 #
1&
#155
b10 "
0&
1$
#160
b11 "
b10 #
1&
#165
b101 "
0&
0$
#170
b0 !
b110 "
b101 #
1&
#175
0&
#180
b11 !
b1 "
b110 #
1&
#185
0&
