arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	num_io	num_LAB	num_DSP	num_M9K	num_M144K	num_PLL	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	total_internal_heap_pushes	total_internal_heap_pops	total_external_heap_pushes	total_external_heap_pops	total_external_SOURCE_pushes	total_external_SOURCE_pops	total_internal_SOURCE_pushes	total_internal_SOURCE_pops	total_external_SINK_pushes	total_external_SINK_pops	total_internal_SINK_pushes	total_internal_SINK_pops	total_external_IPIN_pushes	total_external_IPIN_pops	total_internal_IPIN_pushes	total_internal_IPIN_pops	total_external_OPIN_pushes	total_external_OPIN_pops	total_internal_OPIN_pushes	total_internal_OPIN_pops	total_external_CHANX_pushes	total_external_CHANX_pops	total_internal_CHANX_pushes	total_internal_CHANX_pops	total_external_CHANY_pushes	total_external_CHANY_pops	total_internal_CHANY_pushes	total_internal_CHANY_pops	rt_node_SOURCE_pushes	rt_node_SINK_pushes	rt_node_IPIN_pushes	rt_node_OPIN_pushes	rt_node_CHANX_pushes	rt_node_CHANY_pushes	rt_node_SOURCE_high_fanout_pushes	rt_node_SINK_high_fanout_pushes	rt_node_IPIN_high_fanout_pushes	rt_node_OPIN_high_fanout_pushes	rt_node_CHANX_high_fanout_pushes	rt_node_CHANY_high_fanout_pushes	rt_node_SOURCE_entire_tree_pushes	rt_node_SINK_entire_tree_pushes	rt_node_IPIN_entire_tree_pushes	rt_node_OPIN_entire_tree_pushes	rt_node_CHANX_entire_tree_pushes	rt_node_CHANY_entire_tree_pushes	adding_all_rt	adding_high_fanout_rt	total_number_of_adding_all_rt_from_calling_high_fanout_rt	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	num_rr_graph_nodes	num_rr_graph_edges	collapsed_nodes	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	create_rr_graph_time	create_intra_cluster_rr_graph_time	adding_internal_edges	route_mem	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	router_lookahead_mem	tile_lookahead_computation_time	router_lookahead_computation_time	
stratixiv_arch.timing.xml	ucsb_152_tap_fir_stratixiv_arch_timing.blif	common	142.65	vpr	4.85 GiB		42	750	0	0	0	0	success	v8.0.0-7072-g9a799709b	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-5.15.0-56-generic x86_64	2023-01-10T10:20:21	amin	/home/amin/vtr-verilog-to-routing/vtr_flow/tasks	5085648	13	29	26295	20086	1	12166	792	39	29	1131	LAB	auto	1501.5 MiB	12.66	73208	1574.0 MiB	5.13	0.07	5.09794	-4683.91	-4.09794	2.56837	4.69	0.00878119	0.00737508	0.654584	0.539771	78154	52870	70482	34813062	4085004	7043001	712125	27770061	3372879	0	0	69055	63389	38751	38751	70482	70482	73993	38751	6319805	198393	4203427	2554713	583659	379861	11714459	471047	0	0	11739431	269617	0	0	69055	0	30313	75593	76867	87785	499	0	8655	2371	7423	9386	68556	0	21658	73222	69444	78399	318618	1942	164	0	0	2.05958e+07	18210.3	15	1260320	12223171	133870	3.73716	2.79033	-5598.76	-2.73716	0	0	4.28	8.02	5.44	4965.9 MiB	88.39	0.930738	0.75449	1501.8 MiB	73.79	11.00	
