transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlib SHA1_Base
vmap SHA1_Base SHA1_Base
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_reset_controller.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_reset_synchronizer.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_timer_core.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_pio_pushbuttons.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_pio_leds.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu.v}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v}
vlog -sv -work work +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/rotate_word_left.sv}
vlog -sv -work work +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Implementation.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_irq_mapper.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux_001.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux_001.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux_001.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux_001.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_traffic_limiter.sv}
vlog -vlog01compat -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_avalon_sc_fifo.v}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_008.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_003.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_slave_agent.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_master_agent.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_slave_translator.sv}
vlog -sv -work SHA1_Base +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_master_translator.sv}

vlog -sv -work work +incdir+D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project {D:/Studies/MS/workspace/Sem-1/FPGA/SHA-1_Project/sha1_engine_tb.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L SHA1_Base -voptargs="+acc"  sha1_engine_tb

add wave *
view structure
view signals
run -all
