FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * omap_crtc.h -- OMAP DRM CRTC
 *
 * Copyright (C) 2011 Texas Instruments
 * Author: Rob Clark <rob@ti.com>
 */

#ifndef __OMAPDRM_CRTC_H__
#define __OMAPDRM_CRTC_H__

#include <linux/types.h>

enum omap_channel;

/* bench 936.0.0 4beed3cccfa1 */
/* bench 936.0.1 7aaaa69acc5e */
/* bench 936.0.2 d14f29d27dd6 */
/* bench 936.0.3 fcc419f7702b */
/* bench 936.0.4 d5de05897d33 */
/* bench 936.0.5 1277cfc283a2 */
/* bench 936.0.6 48b5d00c0531 */
/* bench 936.0.7 c14008f67311 */
/* bench 936.0.8 b9b663f4e688 */
/* bench 936.0.9 a91882308d61 */
/* bench 936.0.10 ce3b5cf2aac9 */
/* bench 936.0.11 5cad2e48c192 */
struct drm_plane;
struct omap_drm_pipeline;
struct omap_dss_device;
struct videomode;
/* bench 24129.1.0 cd39ad0759e7 */
/* bench 24129.1.1 c307e11e1e3a */
/* bench 24129.1.2 c8560fa8acdf */
/* bench 24129.1.3 878ed78bb281 */
/* bench 24129.1.4 8a986b82e51d */
/* bench 24129.1.5 efbd8a67cc32 */
/* bench 24129.1.6 099ebfd04eec */
/* bench 24129.1.7 efe8a44465f3 */
/* bench 24129.1.8 9bfdd0d5a3da */
/* bench 24129.1.9 5b4e54a15ea5 */
/* bench 24129.1.10 dd977b2eefe0 */
/* bench 24129.1.11 6504fb94f933 */
/* bench 24129.1.12 07d03e6b6369 */
struct videomode *omap_crtc_timings(struct drm_crtc *crtc);
enum omap_channel omap_crtc_channel(struct drm_crtc *crtc);
struct drm_crtc *omap_crtc_init(struct drm_device *dev,
				struct omap_drm_pipeline *pipe,
				struct drm_plane *plane);
int omap_crtc_wait_pending(struct drm_crtc *crtc);
void omap_crtc_error_irq(struct drm_crtc *crtc, u32 irqstatus);
void omap_crtc_vblank_irq(struct drm_crtc *crtc);
void omap_crtc_framedone_irq(struct drm_crtc *crtc, uint32_t irqstatus);
void omap_crtc_flush(struct drm_crtc *crtc);

#endif /* __OMAPDRM_CRTC_H__ */
