Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 28 14:53:34 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file A7BoardTop_control_sets_placed.rpt
| Design       : A7BoardTop
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   340 |
|    Minimum number of control sets                        |   340 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   557 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   340 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    69 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |    10 |
| >= 16              |   171 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2556 |          697 |
| No           | No                    | Yes                    |              30 |           25 |
| No           | Yes                   | No                     |             413 |          162 |
| Yes          | No                    | No                     |            2628 |          886 |
| Yes          | No                    | Yes                    |            1790 |          673 |
| Yes          | Yes                   | No                     |            1498 |          467 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                                                                          Enable Signal                                                                         |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/mosi_i_1_n_0                                                                                                                          | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramCS_i_1_n_0                                                                                                                  | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  reset_BUFG                  |                                                                                                                                                                |                                                                                                                                                                     |                1 |              1 |         1.00 |
| ~i2sBClk_OBUF_BUFG           |                                                                                                                                                                |                                                                                                                                                                     |                1 |              1 |         1.00 |
| ~i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/i2sLRCk_i_1_n_0                                                                                                             | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/fpAluInst/fpDivInst/inst/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q                              |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/uartTXD_i_1_n_0                                                                                                                      | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk50    |                                                                                                                                                                |                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramA[10]_i_1_n_0                                                                                                               | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/sclk_i_1_n_0                                                                                                                          | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramBA[1]_i_1_n_0                                                                                                               | reset_BUFG                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_b[2]_i_1_n_0                                                                                           |                                                                                                                                                                     |                1 |              3 |         3.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_b[2]_i_1__0_n_0                                                                                        |                                                                                                                                                                     |                1 |              3 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramCAS_i_1_n_0                                                                                                                 | reset_BUFG                                                                                                                                                          |                1 |              3 |         3.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgLetterYCount[3]_i_1_n_0                                                                                                        | reset_BUFG                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/FSM_sequential_dmaState[3]_i_1_n_0                                                                                          | reset_BUFG                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sb[0]                                                                                                       |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrA0                                                                                                                              |                                                                                                                                                                     |                3 |              4 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]                                                                                                     | tangerineSOCInst/nekoRvInst/a_reg[3]_rep__2_4                                                                                                                       |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/insth                                                                                                       |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/lb4                                                                                                         |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth                                                                                                       |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/lb4w                                                                                                        |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/gouraudECBInst/bltState_reg[0]_0[0]                                                                                               |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/sadr                                                                                                        |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state                                                                                                       | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/mbit                                                                                                             |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_r[3]_i_1_n_0                                                                                           |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/divI0                                                                                                                              |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wk[3]_i_1_n_0                                                                                               |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wk[7]_i_1_n_0                                                                                               |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/E[0]                                                                                                        |                                                                                                                                                                     |                3 |              4 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_5                                                                                                                        | tangerineSOCInst/nekoRvInst/ready_reg_6                                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramDQM[3]_i_1_n_0                                                                                                              | reset_BUFG                                                                                                                                                          |                3 |              4 |         1.33 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]_0[0]                                                                                          | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/SR[0]                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dout[31]_i_1__4_n_0                                                                                                         | tangerineSOCInst/nekoRvInst/ready_reg_1                                                                                                                             |                3 |              4 |         1.33 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/sb[7]                                                                                                       |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/sb[0]                                                                                                       |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/FSM_sequential_txState[3]_i_1_n_0                                                                                                    | reset_BUFG                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxdSyncInst/E[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/lb4                                                                                                         |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/lb4w                                                                                                        |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/state                                                                                                       | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/mbit                                                                                                             |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_r[3]_i_1__0_n_0                                                                                        |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/wk[7]_i_1__0_n_0                                                                                            |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/gouraudIterator3Inst/E[0]                                                                                                         |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data_strobe_r_reg[0]                                                                                        | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/SR[0]                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/pixelGenGfxInst/dout[23]_i_2__2_n_0                                                                                                           |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sb[7]                                                                                                       |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/wk[3]_i_1__0_n_0                                                                                            |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/nekoRvInst/ready_reg_7                                                                                                                        |                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/nekoRvInst/ready_reg_7                                                                                                                        | tangerineSOCInst/nekoRvInst/a_reg[3]_rep__2_5                                                                                                                       |                1 |              5 |         5.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/FSM_sequential_spiState[4]_i_1_n_0                                                                                                    | reset_BUFG                                                                                                                                                          |                1 |              5 |         5.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dout[31]_i_1__4_n_0                                                                                                         | tangerineSOCInst/nekoRvInst/ready_reg_0                                                                                                                             |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_13                                                                                                                       | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__2_13                                                                                                                      |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/paAlpha[4]_i_1_n_0                                                                                                                | reset_BUFG                                                                                                                                                          |                1 |              5 |         5.00 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/fpAluInst/fpMulinst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/gouraudIterator3Inst/bltState_reg[4]_0[0]                                                                                         | reset_BUFG                                                                                                                                                          |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/rvState[3]_i_1_n_0                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                4 |              5 |         1.25 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0                                                                                                | reset_BUFG                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/spriteGenInst/spriteYCount                                                                                                                    | reset_BUFG                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdcState                                                                                                                         | reset_BUFG                                                                                                                                                          |                6 |              6 |         1.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/spriteGenInst/spriteXCount                                                                                                                    | reset_BUFG                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_5                                                                                                                        |                                                                                                                                                                     |                3 |              6 |         2.00 |
|  clk_wiz_0Inst/inst/clk125   |                                                                                                                                                                | dvidInst/shift_red[9]_i_1_n_0                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/triangleAreaCalcCnt[5]_i_1_n_0                                                                                                    | reset_BUFG                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[5]_i_1_n_0                                                                                            | reset_BUFG                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr[6]_i_1_n_0                                                                                           | reset_BUFG                                                                                                                                                          |                6 |              7 |         1.17 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/bitadr[6]_i_1__0_n_0                                                                                        | reset_BUFG                                                                                                                                                          |                3 |              7 |         2.33 |
|  clk_wiz_0Inst/inst/clk25    | clk_wiz_0Inst/inst/locked                                                                                                                                      |                                                                                                                                                                     |                5 |              7 |         1.40 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/gouraudEBAInst/E[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                5 |              7 |         1.40 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrA0                                                                                                                              | tangerineSOCInst/nekoRvInst/csrA[11]_i_1_n_0                                                                                                                        |                2 |              7 |         3.50 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2_n_0                                                                                                       | tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      |                                                                                                                                                                     |                5 |              8 |         1.60 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA[7]_i_1_n_0                                                                                                    | reset_BUFG                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/pggR[7]_i_1_n_0                                                                                                               | tangerineSOCInst/pixelGenGfxInst/pggR[2]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
| ~i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/fifoReadCounter                                                                                                             | reset_BUFG                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data                                                                                                        |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat[7]_i_1_n_0                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[0]_0[0]                                                                                           |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[1]_0[0]                                                                                           |                                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[0][0]                                                                                             |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[2]_1[0]                                                                                           |                                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[2]_3[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[2]_4[0]                                                                                           |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_r_reg[0]_0[0]                                                                                          |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[2][0]                                                                                             |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[1][0]                                                                                             |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[2]_0[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[2]_2[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/typ_reg[0]_1[0]                                                                                             |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_reg_0[0]                                                                                               |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_r_reg[1]_0[0]                                                                                          |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/typ_reg[0]_0[0]                                                                                             |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data                                                                                                        |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/reportPulse_reg_2                                                                                           | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/reportPulse_reg_0                                                                                                |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/reportPulse_reg_1                                                                                           | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/reportPulse_reg                                                                                                  |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/E[0]                                                                                                        |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_r_reg[1]_0[0]                                                                                          |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[1][0]                                                                                             |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_r_reg[0]_0[0]                                                                                          |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[3]_0[0]                                                                                           |                                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[3][0]                                                                                             |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[3]_1[0]                                                                                           |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[1]_0[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[1]_1[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[1]_2[0]                                                                                           |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_reg_0[0]                                                                                               |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[0][0]                                                                                             |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/nekoRvInst/wr_reg_6[0]                                                                                                                        |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/dataReceived[7]_i_1_n_0                                                                                                               |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/txBuffer                                                                                                                              | reset_BUFG                                                                                                                                                          |                1 |              8 |         8.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_8[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                6 |              8 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_3[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/fpAluInst/fpAddSubInst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                    |                1 |              8 |         8.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_1[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/triangleAreaDivisorInst/i0                                                                                                        |                                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep__0_0[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_4[0]                                                                                                                     |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_5[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_8[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                5 |              8 |         1.60 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[3]_rep__2_6[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_5[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/E[0]                                                                                                                               | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[7]_2[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_7[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                6 |              8 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg                                                                                                                          |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_10[0]                                                                                                                       | reset_BUFG                                                                                                                                                          |                1 |              8 |         8.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_7[0]                                                                                                                        | reset_BUFG                                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/txBuffer                                                                                                                             | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch3TransferCounter                                                                                                               | reset_BUFG                                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]      | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                  |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0                                                                                                          |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch3BufRamWrA[8]_i_1_n_0                                                                                                          | reset_BUFG                                                                                                                                                          |                2 |              9 |         4.50 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter[8]_i_1_n_0                                                                                            | reset_BUFG                                                                                                                                                          |                5 |              9 |         1.80 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg                                                                                                                          | tangerineSOCInst/nekoRvInst/a_reg[7]_0                                                                                                                              |                5 |              9 |         1.80 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg                                                                                                                          | tangerineSOCInst/nekoRvInst/a_reg[4]_rep__0_9                                                                                                                       |                4 |              9 |         2.25 |
|  clk_wiz_0Inst/inst/clk50    |                                                                                                                                                                | tangerineSOCInst/tickTimerPrescalerCounter[6]                                                                                                                       |                4 |              9 |         2.25 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer                                                                                                                 | reset_BUFG                                                                                                                                                          |                3 |              9 |         3.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_1__0_n_0                                                                                            |                                                                                                                                                                     |                4 |             10 |         2.50 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/wpc                                                                                                         |                                                                                                                                                                     |                4 |             10 |         2.50 |
|  clk_wiz_0Inst/inst/clk50    |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |                5 |             10 |         2.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/spriteGenInst/spRamAddrA                                                                                                                      | reset_BUFG                                                                                                                                                          |                3 |             10 |         3.33 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc                                                                                                         |                                                                                                                                                                     |                4 |             10 |         2.50 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_1_n_0                                                                                               |                                                                                                                                                                     |                3 |             10 |         3.33 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                     |                5 |             11 |         2.20 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1_n_0                                                                                                             |                                                                                                                                                                     |                3 |             11 |         3.67 |
|  i2sBClk_OBUF_BUFG           |                                                                                                                                                                | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                4 |             11 |         2.75 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]                                                                                                     |                                                                                                                                                                     |                4 |             12 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]_1[0]                                                                                                | reset_BUFG                                                                                                                                                          |                4 |             12 |         3.00 |
|  clk_wiz_1Inst/inst/clk12    |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |               11 |             12 |         1.09 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramA[12]_i_1_n_0                                                                                                               | reset_BUFG                                                                                                                                                          |                7 |             12 |         1.71 |
|  clk_wiz_0Inst/inst/clk25    |                                                                                                                                                                | tangerineSOCInst/pixelGenInst/pgXCount[0]_i_1_n_0                                                                                                                   |                3 |             12 |         4.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgYCount[0]_i_2_n_0                                                                                                              | tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0                                                                                                                   |                3 |             12 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]_0[0]                                                                                                | reset_BUFG                                                                                                                                                          |                4 |             12 |         3.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgR[7]_i_1_n_0                                                                                                                   |                                                                                                                                                                     |               10 |             12 |         1.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/refreshCounter[0]_i_1_n_0                                                                                                        | reset_BUFG                                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                5 |             13 |         2.60 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval                                                                                                         |                4 |             14 |         3.50 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0                                                                                                           |                                                                                                                                                                     |                3 |             14 |         4.67 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgDisplayPtr[13]_i_1_n_0                                                                                                         | reset_BUFG                                                                                                                                                          |                6 |             14 |         2.33 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                  |                4 |             14 |         3.50 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[13]_i_1_n_0                                                                                                   | reset_BUFG                                                                                                                                                          |                3 |             14 |         4.67 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/interval                                                                                                         |                4 |             14 |         3.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/paColorInB[15]_i_1_n_0                                                                                                            | reset_BUFG                                                                                                                                                          |                9 |             15 |         1.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/paColorInA[15]_i_1_n_0                                                                                                            | reset_BUFG                                                                                                                                                          |                9 |             15 |         1.67 |
| ~clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                |                                                                                                                                                                     |                6 |             15 |         2.50 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/fpAluInst/fpAddSubInst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0                           |                5 |             15 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_10[0]                                                                                                              | reset_BUFG                                                                                                                                                          |                8 |             16 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_4[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                2 |             16 |         8.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_3[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_9[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                2 |             16 |         8.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_6[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_3[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/counterY                                                                                                                          | reset_BUFG                                                                                                                                                          |                7 |             16 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]                                                                                                     | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[1]                                                                                                          |                9 |             16 |         1.78 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/counterX                                                                                                                          | reset_BUFG                                                                                                                                                          |               11 |             16 |         1.45 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/counterXMax[15]_i_1_n_0                                                                                                           | reset_BUFG                                                                                                                                                          |                8 |             16 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/triangleCY0                                                                                                                       |                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/gouraudECBInst/E[0]                                                                                                               |                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[3]_rep__1_1[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[7]_1[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxdSyncInst/FSM_sequential_rxState_reg[1][0]                                                                                         | reset_BUFG                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                  |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/resetCounter                                                                                                                     | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/i2sControllerInst/i2sClockGenCounter[0]_i_1_n_0                                                                                                    |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[7]_4[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                7 |             16 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_5[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_6[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_3[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                7 |             16 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sel                                                                                                                                           | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]            | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                     |                6 |             16 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                  |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_9[0]                                                                                                                        | reset_BUFG                                                                                                                                                          |                7 |             16 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_9[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                8 |             16 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_2[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_4[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                9 |             16 |         1.78 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_2[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/pggR[7]_i_1_n_0                                                                                                               |                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_6[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_4[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_2[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_8[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/txBaudCounter                                                                                                                        | reset_BUFG                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_7[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                3 |             16 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_11[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |                8 |             16 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_7[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                3 |             16 |         5.33 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0                                                                                                    |                                                                                                                                                                     |                6 |             18 |         3.00 |
|  i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                4 |             18 |         4.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/pixelGenGfxInst/dout[23]_i_2__2_n_0                                                                                                           | tangerineSOCInst/pixelGenGfxInst/dout[23]_i_1__2_n_0                                                                                                                |                9 |             19 |         2.11 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/fpAluInst/fpMulinst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                |                6 |             21 |         3.50 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/fpAluInst/fpAddSubInst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                    |                6 |             22 |         3.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dout[31]_i_1__4_n_0                                                                                                         |                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_wiz_0Inst/inst/clk50    |                                                                                                                                                                | tangerineSOCInst/tickTimerPrescalerCounter[21]                                                                                                                      |                8 |             23 |         2.88 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dmaA[23]_i_1_n_0                                                                                                            | reset_BUFG                                                                                                                                                          |               10 |             24 |         2.40 |
|  clk_wiz_0Inst/inst/clk25    |                                                                                                                                                                | tangerineSOCInst/blank                                                                                                                                              |               15 |             24 |         1.60 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep__0_14[0]                                                                                                              | reset_BUFG                                                                                                                                                          |                8 |             24 |         3.00 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct                                                                                                            |                6 |             24 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct                                                                                                            |                6 |             24 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_8[0]                                                                                                                     |                                                                                                                                                                     |                8 |             24 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/E[0]                                                                                                            | reset_BUFG                                                                                                                                                          |               10 |             24 |         2.40 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0            |                6 |             24 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_9[0]                                                                                                                     |                                                                                                                                                                     |                8 |             24 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/pixelGenInst/E[0]                                                                                                                             | reset_BUFG                                                                                                                                                          |                5 |             24 |         4.80 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dmaReadAddr[24]_i_1_n_0                                                                                                           | reset_BUFG                                                                                                                                                          |               10 |             25 |         2.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dpDa                                                                                                                              | reset_BUFG                                                                                                                                                          |                8 |             25 |         3.12 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dpSa[24]_i_1_n_0                                                                                                                  | reset_BUFG                                                                                                                                                          |                7 |             25 |         3.57 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dpDb[24]_i_1_n_0                                                                                                                  | reset_BUFG                                                                                                                                                          |                5 |             25 |         5.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/bltA[24]_i_1_n_0                                                                                                                  | reset_BUFG                                                                                                                                                          |               13 |             25 |         1.92 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dpSb                                                                                                                              | reset_BUFG                                                                                                                                                          |                4 |             25 |         6.25 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_13                                                                                                                       |                                                                                                                                                                     |               13 |             27 |         2.08 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                          | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                7 |             27 |         3.86 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/triangleAreaDivisorInst/r0                                                                                                        |                                                                                                                                                                     |               10 |             31 |         3.10 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMip[31]_i_1_n_0                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                9 |             31 |         3.44 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[17]_2[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |                6 |             32 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_6[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep__1_0[1]                                                                                                               | reset_BUFG                                                                                                                                                          |                6 |             32 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[7]_3[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrDIn[31]_i_1_n_0                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               20 |             32 |         1.60 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_10[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[5]0                                                                                                                       |                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_1[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |               15 |             32 |         2.13 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep__0_10[0]                                                                                                              | reset_BUFG                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_0[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_5[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |               15 |             32 |         2.13 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_11[0]                                                                                                                       | reset_BUFG                                                                                                                                                          |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep__1_0[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_8[0]                                                                                                                        | reset_BUFG                                                                                                                                                          |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_4[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/tickTimerCounter[0]_i_1_n_0                                                                                                                   | tangerineSOCInst/tickTimerPrescalerCounter[6]                                                                                                                       |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100ps |                                                                                                                                                                |                                                                                                                                                                     |               23 |             32 |         1.39 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_1[0]                                                                                                                      |                                                                                                                                                                     |               25 |             32 |         1.28 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/scSx[31]_i_2_n_0                                                                                                                  | tangerineSOCInst/blitterInst/scSx[31]_i_1_n_0                                                                                                                       |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/gouraudIterator3Inst/bltState_reg[4]_1[0]                                                                                         | reset_BUFG                                                                                                                                                          |               18 |             32 |         1.78 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep__0_12[0]                                                                                                              | reset_BUFG                                                                                                                                                          |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[7]_5[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |               15 |             32 |         2.13 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/rdVal[31]_i_1_n_0                                                                                                                  |                                                                                                                                                                     |               24 |             32 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/scSy[31]_i_1_n_0                                                                                                                  |                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dmaReadData[31]_i_1_n_0                                                                                                           | reset_BUFG                                                                                                                                                          |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/triangleAreaDivisorInst/n0                                                                                                        |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch0Dout[31]_i_1_n_0                                                                                                              | reset_BUFG                                                                                                                                                          |               20 |             32 |         1.60 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch2Dout[31]_i_1_n_0                                                                                                              | reset_BUFG                                                                                                                                                          |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch3BufRamDin[31]_i_1_n_0                                                                                                         | reset_BUFG                                                                                                                                                          |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch1Dout[31]_i_1_n_0                                                                                                              | reset_BUFG                                                                                                                                                          |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/triangleAreaDivisorInst/triangleAreaInv0                                                                                          |                                                                                                                                                                     |               14 |             32 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/registerState_reg[0]                                                                                                               | reset_BUFG                                                                                                                                                          |               24 |             32 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/fifoDinDma[31]_i_1_n_0                                                                                                      | reset_BUFG                                                                                                                                                          |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/fpAluInst/dout[31]_i_1__8_n_0                                                                                                                 |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[4]0                                                                                                                       |                                                                                                                                                                     |               15 |             32 |         2.13 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[7]0                                                                                                                       |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[1]0                                                                                                                       |                                                                                                                                                                     |               15 |             32 |         2.13 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[15]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/E[0]                                                                                                                             |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[25]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[9]0                                                                                                                       |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[21]0                                                                                                                      |                                                                                                                                                                     |               14 |             32 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[11]0                                                                                                                      |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs[2]_31                                                                                                                         | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/hidMouseX0                                                                                                                        | reset_BUFG                                                                                                                                                          |                7 |             32 |         4.57 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState                                                                                                          | reset_BUFG                                                                                                                                                          |                7 |             32 |         4.57 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/hidMouseY0                                                                                                                        | reset_BUFG                                                                                                                                                          |                6 |             32 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[29]0                                                                                                                      |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/pixelGenInst/frameTimerValue0                                                                                                                 | tangerineSOCInst/frameTimerReset_reg_n_0                                                                                                                            |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[23]0                                                                                                                      |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[27]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[28]0                                                                                                                      |                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[30]0                                                                                                                      |                                                                                                                                                                     |               15 |             32 |         2.13 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[3]0                                                                                                                       |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[6]0                                                                                                                       |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs[31][31]_i_1_n_0                                                                                                               |                                                                                                                                                                     |               14 |             32 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[14]0                                                                                                                      |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[20]0                                                                                                                      |                                                                                                                                                                     |               14 |             32 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[22]0                                                                                                                      |                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[24]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[13]0                                                                                                                      |                                                                                                                                                                     |               16 |             32 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[19]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[18]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[10]0                                                                                                                      |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[12]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[16]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[26]0                                                                                                                      |                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[17]0                                                                                                                      |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[8]0                                                                                                                       |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/pc[31]_i_1_n_0                                                                                                                     | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               23 |             32 |         1.39 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMcause[31]_i_1_n_0                                                                                                              | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/pggPixelData                                                                                                                  | reset_BUFG                                                                                                                                                          |                6 |             32 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMie[31]_i_1_n_0                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMepc[31]_i_1_n_0                                                                                                                | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMscratch[31]_i_1_n_0                                                                                                            | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__2_7[0]                                                                                                               | reset_BUFG                                                                                                                                                          |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMstatus[31]_i_1_n_0                                                                                                             | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMtval[31]_i_1_n_0                                                                                                               | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMstatus[63]_i_1_n_0                                                                                                             | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMtvec[31]_i_1_n_0                                                                                                               | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                7 |             32 |         4.57 |
|  i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[3]_rep__0_2[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                7 |             32 |         4.57 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/divR0                                                                                                                              | tangerineSOCInst/nekoRvInst/divR[31]_i_1_n_0                                                                                                                        |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/dout0                                                                                                                              |                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__2_12[0]                                                                                                              | reset_BUFG                                                                                                                                                          |                7 |             32 |         4.57 |
| ~i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/i2sTxReg                                                                                                                    | reset_BUFG                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                     |                9 |             32 |         3.56 |
| ~i2sBClk_OBUF_BUFG           |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |                9 |             33 |         3.67 |
|  clk_wiz_0Inst/inst/clk125   |                                                                                                                                                                |                                                                                                                                                                     |                6 |             34 |         5.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/registerState_reg_0[0]                                                                                                             | reset_BUFG                                                                                                                                                          |               19 |             35 |         1.84 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrDOut0                                                                                                                           | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               23 |             37 |         1.61 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/spriteGenInst/spRamAddrB                                                                                                                      | reset_BUFG                                                                                                                                                          |               11 |             45 |         4.09 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a0                                                                                                                                 |                                                                                                                                                                     |               22 |             45 |         2.05 |
|  clk_wiz_1Inst/inst/clk12    |                                                                                                                                                                |                                                                                                                                                                     |               31 |             46 |         1.48 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dmaDataCounter[23]_i_1_n_0                                                                                                  | reset_BUFG                                                                                                                                                          |               11 |             48 |         4.36 |
|  clk_wiz_0Inst/inst/clk100   | clk_wiz_0Inst/inst/locked                                                                                                                                      |                                                                                                                                                                     |               12 |             48 |         4.00 |
|  clk_wiz_0Inst/inst/clk25    |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |               22 |             50 |         2.27 |
|  i2sBClk_OBUF_BUFG           |                                                                                                                                                                |                                                                                                                                                                     |               15 |             54 |         3.60 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/dataFetchAddr[31]_i_1_n_0                                                                                                          |                                                                                                                                                                     |               16 |             64 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/divQSign06_out                                                                                                                     |                                                                                                                                                                     |               27 |             66 |         2.44 |
|  clk_wiz_0Inst/inst/clk25    |                                                                                                                                                                |                                                                                                                                                                     |               24 |             69 |         2.88 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/funct3_reg[2]_0[0]                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               19 |             71 |         3.74 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |               58 |            119 |         2.05 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/opcode0                                                                                                                            |                                                                                                                                                                     |              109 |            485 |         4.45 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                |                                                                                                                                                                     |              589 |           2360 |         4.01 |
+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


