Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado2017.3/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:269]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:270]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
