vendor_name = ModelSim
source_file = 1, MY_ALU.v
source_file = 1, F:/GitHub/Computer-composition-principle/8-bit-cpu.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/step.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/STEP.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/ALU181A.v
source_file = 1, F:/GitHub/Computer-composition-principle/decoder_A.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/decoder_A.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/decoder_B.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/decoder_B.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/decoder_C.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/decoder_C.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/decoder_D.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/decoder_D.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/uI_C.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/uI_C.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/uA_reg.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/uA_reg.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/LDR0_2.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/LDR0_2.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/REG0_2.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/REG0_2.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/ALU_MD.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/ALU_MD.vwf
source_file = 1, RESG_MD.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/REGS_MD.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/CNT8B.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/counter.qip
source_file = 1, F:/GitHub/Computer-composition-principle/counter.v
source_file = 1, F:/GitHub/Computer-composition-principle/CNT8B.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/DFF_test.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/DFF_test.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/lpm_latch0.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/lpm_latch0.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/REGS_MD.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/uP_ROM.qip
source_file = 1, F:/GitHub/Computer-composition-principle/uP_ROM.v
source_file = 1, F:/GitHub/Computer-composition-principle/up_ROM_test.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/uP_ROM_test.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/uPC.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/uPC.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/RAM_test.bdf
source_file = 1, F:/GitHub/Computer-composition-principle/RAM8.qip
source_file = 1, F:/GitHub/Computer-composition-principle/RAM8.v
source_file = 1, F:/GitHub/Computer-composition-principle/RAM_test.vwf
source_file = 1, F:/GitHub/Computer-composition-principle/db/8-bit-cpu.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/GitHub/Computer-composition-principle/db/altsyncram_u6k1.tdf
source_file = 1, F:/GitHub/Computer-composition-principle/DATA8X8.mif
design_name = RAM_test
instance = comp, \q[7]~output , q[7]~output, RAM_test, 1
instance = comp, \q[6]~output , q[6]~output, RAM_test, 1
instance = comp, \q[5]~output , q[5]~output, RAM_test, 1
instance = comp, \q[4]~output , q[4]~output, RAM_test, 1
instance = comp, \q[3]~output , q[3]~output, RAM_test, 1
instance = comp, \q[2]~output , q[2]~output, RAM_test, 1
instance = comp, \q[1]~output , q[1]~output, RAM_test, 1
instance = comp, \q[0]~output , q[0]~output, RAM_test, 1
instance = comp, \WE~input , WE~input, RAM_test, 1
instance = comp, \CLK~input , CLK~input, RAM_test, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, RAM_test, 1
instance = comp, \data[0]~input , data[0]~input, RAM_test, 1
instance = comp, \add[0]~input , add[0]~input, RAM_test, 1
instance = comp, \add[1]~input , add[1]~input, RAM_test, 1
instance = comp, \add[2]~input , add[2]~input, RAM_test, 1
instance = comp, \add[3]~input , add[3]~input, RAM_test, 1
instance = comp, \add[4]~input , add[4]~input, RAM_test, 1
instance = comp, \add[5]~input , add[5]~input, RAM_test, 1
instance = comp, \add[6]~input , add[6]~input, RAM_test, 1
instance = comp, \add[7]~input , add[7]~input, RAM_test, 1
instance = comp, \data[1]~input , data[1]~input, RAM_test, 1
instance = comp, \data[2]~input , data[2]~input, RAM_test, 1
instance = comp, \data[3]~input , data[3]~input, RAM_test, 1
instance = comp, \data[4]~input , data[4]~input, RAM_test, 1
instance = comp, \data[5]~input , data[5]~input, RAM_test, 1
instance = comp, \data[6]~input , data[6]~input, RAM_test, 1
instance = comp, \data[7]~input , data[7]~input, RAM_test, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, RAM_test, 1
