Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Git/DIG_Assignment1/Projeckt/Komponenter/ToggleButton/TEST_ToggleButton_isim_beh.exe -prj D:/Git/DIG_Assignment1/Projeckt/Komponenter/ToggleButton/TEST_ToggleButton_beh.prj TEST_ToggleButton 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Komponenter/ToggleButton/ToggleButton.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Komponenter/ToggleButton/TEST_ToggleButton.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ToggleButton [togglebutton_default]
Compiling architecture behavior of entity test_togglebutton
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Git/DIG_Assignment1/Projeckt/Komponenter/ToggleButton/TEST_ToggleButton_isim_beh.exe
Fuse Memory Usage: 29572 KB
Fuse CPU Usage: 578 ms
