
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    46335500                       # Number of ticks simulated
final_tick                                   46335500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132115                       # Simulator instruction rate (inst/s)
host_op_rate                                   140976                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49700312                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676880                       # Number of bytes of host memory used
host_seconds                                     0.93                       # Real time elapsed on the host
sim_insts                                      123166                       # Number of instructions simulated
sim_ops                                        131429                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              92480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 11                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         852219141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         464093406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          71823979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          23480916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          74586440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          23480916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          73205210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          23480916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          74586440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          24862147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          74586440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          22099686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          74586440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          22099686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          73205210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          23480916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1995877891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    852219141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     71823979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     74586440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     73205210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     74586440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     74586440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     74586440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     73205210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1368799301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15193534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15193534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15193534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        852219141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        464093406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         71823979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         23480916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         74586440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         23480916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         73205210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         23480916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         74586440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         24862147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         74586440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         22099686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         74586440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         22099686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         73205210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         23480916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2011071425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1446                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         11                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       11                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  91392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   92544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      46333000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1446                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   11                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.449664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.937271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.840786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          135     45.30%     45.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           58     19.46%     64.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      8.39%     73.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      5.70%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      2.68%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.01%     83.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.68%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.35%     87.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           37     12.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          298                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     29415750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                56190750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7140000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20599.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39349.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1972.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1997.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1119                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31800.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1459080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   796125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5873400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26746965                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                75000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               37493370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            955.762547                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE          500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37941000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   219240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   119625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1084200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             22095765                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4132500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30194130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            770.430389                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      7434000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31157500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   7939                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             5669                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1220                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                2565                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   1799                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            70.136452                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    776                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 142                       # Number of system calls
system.cpu0.numCycles                           92672                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         40757                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       7939                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              2575                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        36638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2525                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 523                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          419                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    12988                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  366                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             54165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.899917                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.225276                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   31662     58.45%     58.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    8240     15.21%     73.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2285      4.22%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   11978     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               54165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.085668                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.439798                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13599                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                20498                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    18407                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  719                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   942                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 895                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  338                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 39343                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 4109                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   942                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   16683                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2457                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7932                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    16008                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                10143                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 36191                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1421                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   85                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  9659                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              41073                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               170593                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           44835                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                30562                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   10511                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               115                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           113                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1916                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                5569                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5614                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              237                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             103                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     34532                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                249                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    31578                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              420                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           8209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        20332                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            48                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        54165                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.582996                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.966503                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              37034     68.37%     68.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               6701     12.37%     80.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               6660     12.30%     93.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               3526      6.51%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                241      0.44%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          54165                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2446     37.75%     37.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.14%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     37.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  1393     21.50%     59.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2631     40.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                20876     66.11%     66.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 350      1.11%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                5216     16.52%     83.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               5133     16.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 31578                       # Type of FU issued
system.cpu0.iq.rate                          0.340750                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       6479                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.205174                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            124143                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            42978                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        29692                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 38008                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              51                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1745                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          933                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          133                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   942                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    571                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  462                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              34796                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 5569                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5614                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               111                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  457                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            35                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          926                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 961                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                30277                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 4792                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1301                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                        9743                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4724                       # Number of branches executed
system.cpu0.iew.exec_stores                      4951                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.326711                       # Inst execution rate
system.cpu0.iew.wb_sent                         29862                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        29720                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    14591                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    27281                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.320701                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.534841                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           6870                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            201                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              900                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        52755                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.503687                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.210273                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        40280     76.35%     76.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         6644     12.59%     88.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2462      4.67%     93.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1207      2.29%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          707      1.34%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          728      1.38%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          388      0.74%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          125      0.24%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          214      0.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        52755                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               22144                       # Number of instructions committed
system.cpu0.commit.committedOps                 26572                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          8505                       # Number of memory references committed
system.cpu0.commit.loads                         3824                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                      4166                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    22953                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 313                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           17716     66.67%     66.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            348      1.31%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     67.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     67.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3824     14.39%     82.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4681     17.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            26572                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  214                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       85592                       # The number of ROB reads
system.cpu0.rob.rob_writes                      68298                       # The number of ROB writes
system.cpu0.timesIdled                            454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          38507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      22144                       # Number of Instructions Simulated
system.cpu0.committedOps                        26572                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.184971                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.184971                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.238950                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.238950                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   35692                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  17036                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   103993                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   16809                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  11017                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          173.060280                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7863                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              318                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.726415                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   173.060280                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.169004                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.169004                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          292                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            18798                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           18798                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4348                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4348                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3473                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7821                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7821                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7823                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7823                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          240                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          240                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1057                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1057                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1297                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1297                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1297                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1297                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14352505                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14352505                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     61143732                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     61143732                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       158000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       158000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     75496237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     75496237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     75496237                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     75496237                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         9118                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9118                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         9120                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9120                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.052310                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.052310                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.233333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.233333                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.142246                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.142246                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.142215                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.142215                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59802.104167                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59802.104167                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 57846.482498                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57846.482498                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        39500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        39500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 58208.355436                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58208.355436                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 58208.355436                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58208.355436                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8925                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            107                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.411215                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu0.dcache.writebacks::total               11                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          873                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          873                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          954                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          954                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          954                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          954                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          184                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          184                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9567749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9567749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10772752                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10772752                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     20340501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     20340501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     20340501                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     20340501                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.034656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.034656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040618                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040618                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.037618                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037618                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.037610                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037610                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 60174.522013                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60174.522013                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 58547.565217                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58547.565217                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        36000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 59301.752187                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59301.752187                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 59301.752187                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59301.752187                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              239                       # number of replacements
system.cpu0.icache.tags.tagsinuse          249.581431                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              12209                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            19.787682                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   249.581431                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.487464                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.487464                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            26581                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           26581                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        12209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          12209                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        12209                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           12209                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        12209                       # number of overall hits
system.cpu0.icache.overall_hits::total          12209                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          773                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          773                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          773                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           773                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          773                       # number of overall misses
system.cpu0.icache.overall_misses::total          773                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42517739                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42517739                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42517739                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42517739                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42517739                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42517739                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        12982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        12982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        12982                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        12982                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        12982                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        12982                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.059544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.059544                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.059544                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.059544                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.059544                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.059544                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55003.543338                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55003.543338                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55003.543338                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55003.543338                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55003.543338                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55003.543338                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12415                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              159                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    78.081761                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          155                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          155                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          155                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          618                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          618                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34810492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34810492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34810492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34810492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34810492                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34810492                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.047604                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.047604                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.047604                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.047604                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.047604                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.047604                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56327.656958                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56327.656958                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56327.656958                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56327.656958                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56327.656958                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56327.656958                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4685                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4310                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              136                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2307                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2225                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.445600                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    149                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           17540                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1593                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         20359                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4685                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2374                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        10879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    319                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          175                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     5417                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   45                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             12985                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.685329                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.204206                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2442     18.81%     18.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    4774     36.77%     55.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     197      1.52%     57.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    5572     42.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               12985                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.267104                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.160718                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1608                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1465                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     9661                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  119                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   132                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 152                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 20179                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  509                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   132                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2017                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    196                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1123                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     9352                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  165                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 19689                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  155                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  101                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.SQFullEvents                    26                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands              33433                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                95419                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           26596                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                31983                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    1450                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      371                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                2976                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                614                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              158                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              89                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     19461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 53                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    19168                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               52                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           1154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         2731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        12985                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.476165                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.075796                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3389     26.10%     26.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2474     19.05%     45.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4727     36.40%     81.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               2340     18.02%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 55      0.42%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          12985                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2452     74.21%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     9      0.27%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   421     12.74%     87.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  422     12.77%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                15460     80.66%     80.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 195      1.02%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2965     15.47%     97.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                548      2.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 19168                       # Type of FU issued
system.cpu1.iq.rate                          1.092816                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3304                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.172371                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             54675                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            20670                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        18823                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 22472                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          276                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          158                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   132                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     53                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              19516                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 2976                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 614                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            20                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 113                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                18960                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2896                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              206                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                        3415                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4219                       # Number of branches executed
system.cpu1.iew.exec_stores                       519                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.080958                       # Inst execution rate
system.cpu1.iew.wb_sent                         18852                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        18823                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    13073                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    22023                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.073147                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.593607                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts            907                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              109                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        12801                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.434263                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.803229                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4063     31.74%     31.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         6100     47.65%     79.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          344      2.69%     82.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          200      1.56%     83.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           62      0.48%     84.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1717     13.41%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          158      1.23%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           65      0.51%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           92      0.72%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        12801                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               17693                       # Number of instructions committed
system.cpu1.commit.committedOps                 18360                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          3156                       # Number of memory references committed
system.cpu1.commit.loads                         2700                       # Number of loads committed
system.cpu1.commit.membars                         28                       # Number of memory barriers committed
system.cpu1.commit.branches                      4153                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    14324                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  72                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           15009     81.75%     81.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            195      1.06%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2700     14.71%     97.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           456      2.48%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            18360                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                   92                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       31716                       # The number of ROB reads
system.cpu1.rob.rob_writes                      38748                       # The number of ROB writes
system.cpu1.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       75131                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      17693                       # Number of Instructions Simulated
system.cpu1.committedOps                        18360                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.991353                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.991353                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.008723                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.008723                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   25450                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   8600                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    65244                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   23969                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   3887                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            5.098893                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               3215                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               36                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            89.305556                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.098893                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             6674                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            6674                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2789                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2789                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           423                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         3212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            3212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         3213                       # number of overall hits
system.cpu1.dcache.overall_hits::total           3213                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           65                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           27                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           92                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            92                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           93                       # number of overall misses
system.cpu1.dcache.overall_misses::total           93                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3469488                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3469488                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1888000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1888000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        39000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        39000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        39000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        39000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5357488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5357488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5357488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5357488                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          450                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          450                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         3304                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         3304                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         3306                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3306                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022775                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022775                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.060000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.060000                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.027845                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027845                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.028131                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028131                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 53376.738462                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53376.738462                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 69925.925926                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69925.925926                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        13000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        13000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 58233.565217                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58233.565217                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 57607.397849                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57607.397849                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          184                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          184                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           28                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           45                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           45                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           37                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           47                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           48                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1600003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1600003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       569750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       569750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2169753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2169753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2179253                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2179253                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.012964                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012964                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.022222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.022222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014225                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014225                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014519                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014519                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 43243.324324                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43243.324324                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        56975                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        56975                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data        10000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total        10000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 46164.957447                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46164.957447                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 45401.104167                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45401.104167                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.064109                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               5343                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           102.750000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.064109                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013797                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013797                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            10884                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           10884                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         5343                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5343                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         5343                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5343                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         5343                       # number of overall hits
system.cpu1.icache.overall_hits::total           5343                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           73                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           73                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           73                       # number of overall misses
system.cpu1.icache.overall_misses::total           73                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5704248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5704248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5704248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5704248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5704248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5704248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         5416                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         5416                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         5416                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         5416                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         5416                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         5416                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.013479                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013479                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.013479                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013479                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.013479                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013479                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 78140.383562                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78140.383562                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 78140.383562                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78140.383562                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 78140.383562                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78140.383562                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1554                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   119.538462                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           21                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4508998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4508998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4508998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4508998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4508998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4508998                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009601                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009601                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009601                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009601                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009601                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009601                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 86711.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 86711.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 86711.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 86711.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 86711.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 86711.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   4124                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             3749                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              140                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                2004                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   1920                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.808383                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    144                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           17012                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         18091                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       4124                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2064                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         9873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    319                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          233                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     4839                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             11912                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.644644                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.220978                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    2510     21.07%     21.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    4217     35.40%     56.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     181      1.52%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    5004     42.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               11912                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.242417                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.063426                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1524                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1592                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     8547                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  117                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   132                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 149                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 17838                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  532                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   132                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    1940                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    205                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1270                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     8237                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  128                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 17334                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  165                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                   95                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands              29228                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                83969                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           23389                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                27716                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    1511                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                25                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            25                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      341                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                2657                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                563                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              128                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     17102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 57                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    16772                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               37                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           1207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         2907                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        11912                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.407992                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.091605                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3463     29.07%     29.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2270     19.06%     48.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4086     34.30%     82.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               2042     17.14%     99.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 51      0.43%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          11912                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2103     72.72%     72.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    11      0.38%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     73.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   416     14.38%     87.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  362     12.52%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                13449     80.19%     80.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 195      1.16%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                2631     15.69%     97.04% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                497      2.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 16772                       # Type of FU issued
system.cpu2.iq.rate                          0.985892                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2892                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.172430                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             48382                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            18368                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        16434                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 19664                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               2                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          296                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          168                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   132                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     55                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              17161                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 2657                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 563                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            17                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          100                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 117                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                16564                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 2551                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              205                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                        3019                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3652                       # Number of branches executed
system.cpu2.iew.exec_stores                       468                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.973666                       # Inst execution rate
system.cpu2.iew.wb_sent                         16463                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        16434                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    11392                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    19099                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.966024                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.596471                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts            971                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              113                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        11725                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.360512                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.785091                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4137     35.28%     35.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         5279     45.02%     80.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          321      2.74%     83.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          177      1.51%     84.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           57      0.49%     85.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1480     12.62%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          129      1.10%     98.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           62      0.53%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           83      0.71%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        11725                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               15396                       # Number of instructions committed
system.cpu2.commit.committedOps                 15952                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          2756                       # Number of memory references committed
system.cpu2.commit.loads                         2361                       # Number of loads committed
system.cpu2.commit.membars                         25                       # Number of memory barriers committed
system.cpu2.commit.branches                      3587                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    12462                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  61                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           13001     81.50%     81.50% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            195      1.22%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           2361     14.80%     97.52% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           395      2.48%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            15952                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                   83                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       28357                       # The number of ROB reads
system.cpu2.rob.rob_writes                      34039                       # The number of ROB writes
system.cpu2.timesIdled                             49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           5100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       75659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      15396                       # Number of Instructions Simulated
system.cpu2.committedOps                        15952                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.104962                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.104962                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.905008                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.905008                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   22247                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   7606                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    57057                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   20702                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   3520                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    38                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            5.072828                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2812                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                   74                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.072828                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.004954                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.004954                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5888                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5888                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         2447                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           2447                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          360                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           360                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         2807                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            2807                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         2808                       # number of overall hits
system.cpu2.dcache.overall_hits::total           2808                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           72                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           23                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data           95                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            95                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data           96                       # number of overall misses
system.cpu2.dcache.overall_misses::total           96                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2658493                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2658493                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1506250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1506250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       115498                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       115498                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      4164743                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      4164743                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      4164743                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      4164743                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         2519                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         2519                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          383                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          383                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         2902                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2902                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         2904                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2904                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.028583                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028583                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.060052                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.060052                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.032736                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032736                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.033058                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.033058                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 36923.513889                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 36923.513889                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 65489.130435                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65489.130435                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 12833.111111                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12833.111111                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 12333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 43839.400000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43839.400000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 43382.739583                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43382.739583                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          220                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          220                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           34                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           48                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           48                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           38                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            9                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           47                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           48                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1288252                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1288252                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       421750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       421750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        87002                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        87002                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1710002                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1710002                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1719502                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1719502                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.015085                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015085                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.023499                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023499                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.016196                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016196                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.016529                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016529                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 33901.368421                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 33901.368421                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 46861.111111                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46861.111111                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  9666.888889                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9666.888889                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 36383.021277                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36383.021277                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 35822.958333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35822.958333                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.782964                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               4769                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            88.314815                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.782964                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013248                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013248                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             9730                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            9730                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         4769                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           4769                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         4769                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            4769                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         4769                       # number of overall hits
system.cpu2.icache.overall_hits::total           4769                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           69                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           69                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           69                       # number of overall misses
system.cpu2.icache.overall_misses::total           69                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5807250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5807250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5807250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5807250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5807250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5807250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         4838                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         4838                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         4838                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         4838                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         4838                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         4838                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.014262                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.014262                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.014262                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.014262                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.014262                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.014262                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 84163.043478                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 84163.043478                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 84163.043478                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 84163.043478                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 84163.043478                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 84163.043478                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2256                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   161.142857                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4856500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4856500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4856500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4856500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4856500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4856500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.011162                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011162                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.011162                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011162                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.011162                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011162                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 89935.185185                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 89935.185185                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 89935.185185                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 89935.185185                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 89935.185185                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 89935.185185                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4015                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             3659                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              137                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                1970                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   1886                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.736041                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    132                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           16399                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1454                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         17726                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4015                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2018                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         9633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    313                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     4726                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             11525                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.662907                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.215549                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    2332     20.23%     20.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    4115     35.70%     55.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     184      1.60%     57.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    4894     42.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               11525                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.244832                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.080920                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1537                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1430                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     8304                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  125                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   129                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 143                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 17413                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  525                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   129                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    1949                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    177                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1129                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     8000                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  141                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 16915                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  165                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                  103                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands              28478                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                81946                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           22843                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                27025                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    1442                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      359                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                2585                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                558                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              136                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              64                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     16685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    16395                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               41                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           1138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         2646                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        11525                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.422560                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.090019                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3290     28.55%     28.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2173     18.85%     47.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4016     34.85%     82.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1994     17.30%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 52      0.45%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          11525                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2111     72.89%     72.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     9      0.31%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     73.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   402     13.88%     87.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  374     12.91%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                13135     80.12%     80.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 195      1.19%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                2574     15.70%     97.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                491      2.99%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 16395                       # Type of FU issued
system.cpu3.iq.rate                          0.999756                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2896                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.176639                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             47249                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            17881                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        16074                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 19291                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          260                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          159                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   129                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     47                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              16743                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 2585                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 558                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            16                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          100                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 116                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                16196                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 2502                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              196                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            2                       # number of nop insts executed
system.cpu3.iew.exec_refs                        2965                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3560                       # Number of branches executed
system.cpu3.iew.exec_stores                       463                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.987621                       # Inst execution rate
system.cpu3.iew.wb_sent                         16099                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        16074                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    11137                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    18767                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.980182                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.593435                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts            897                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              110                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        11349                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.374835                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.799166                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3975     35.03%     35.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         5101     44.95%     79.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          321      2.83%     82.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          186      1.64%     84.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           60      0.53%     84.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1417     12.49%     97.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          135      1.19%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           65      0.57%     99.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           89      0.78%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        11349                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               15038                       # Number of instructions committed
system.cpu3.commit.committedOps                 15603                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          2724                       # Number of memory references committed
system.cpu3.commit.loads                         2325                       # Number of loads committed
system.cpu3.commit.membars                         26                       # Number of memory barriers committed
system.cpu3.commit.branches                      3496                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    12205                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  62                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           12684     81.29%     81.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            195      1.25%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.54% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           2325     14.90%     97.44% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           399      2.56%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            15603                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                   89                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       27552                       # The number of ROB reads
system.cpu3.rob.rob_writes                      33188                       # The number of ROB writes
system.cpu3.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       76272                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      15038                       # Number of Instructions Simulated
system.cpu3.committedOps                        15603                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.090504                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.090504                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.917007                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.917007                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   21749                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   7452                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    55818                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   20192                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   3443                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            4.981996                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2763                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            72.710526                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     4.981996                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.004865                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004865                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             5800                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            5800                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         2397                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2397                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          363                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           363                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data         2760                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            2760                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         2761                       # number of overall hits
system.cpu3.dcache.overall_hits::total           2761                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           74                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           25                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            8                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           99                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            99                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          100                       # number of overall misses
system.cpu3.dcache.overall_misses::total          100                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      2821483                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2821483                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1370000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1370000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        99500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        99500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        36000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      4191483                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4191483                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      4191483                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4191483                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         2471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         2471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          388                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          388                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         2859                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2859                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         2861                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2861                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.029947                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.029947                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.064433                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.064433                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.034627                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034627                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.034953                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.034953                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 38128.148649                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38128.148649                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data        54800                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        54800                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 12437.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12437.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 42338.212121                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42338.212121                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 41914.830000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41914.830000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          145                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          145                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           36                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           51                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           51                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           38                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           48                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           49                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1485256                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1485256                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       407000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       407000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1892256                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1892256                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1901756                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1901756                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.015378                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.015378                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.025773                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025773                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.016789                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016789                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.017127                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017127                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 39085.684211                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39085.684211                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data        40700                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        40700                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  9437.500000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9437.500000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data        39422                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total        39422                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 38811.346939                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38811.346939                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.513991                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               4656                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            87.849057                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.513991                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.012723                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.012723                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             9503                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            9503                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         4656                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           4656                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         4656                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            4656                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         4656                       # number of overall hits
system.cpu3.icache.overall_hits::total           4656                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           69                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           69                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           69                       # number of overall misses
system.cpu3.icache.overall_misses::total           69                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      5690249                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5690249                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      5690249                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5690249                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      5690249                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5690249                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         4725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         4725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         4725                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         4725                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         4725                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         4725                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.014603                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014603                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.014603                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014603                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.014603                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014603                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 82467.376812                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 82467.376812                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 82467.376812                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 82467.376812                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 82467.376812                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 82467.376812                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2154                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   153.857143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4649249                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4649249                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4649249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4649249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4649249                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4649249                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.011217                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.011217                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.011217                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.011217                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.011217                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.011217                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 87721.679245                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 87721.679245                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 87721.679245                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 87721.679245                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 87721.679245                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 87721.679245                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   3837                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             3466                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              137                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                1869                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   1788                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            95.666132                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    141                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           15905                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              1402                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         16938                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       3837                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              1929                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         9236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    311                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                  95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          234                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                     4550                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   37                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             11197                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.644637                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.222665                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    2379     21.25%     21.25% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                    3928     35.08%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     183      1.63%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                    4707     42.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               11197                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.241245                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.064948                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    1484                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 1490                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     7977                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                  118                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   128                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 147                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 16719                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  511                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   128                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    1887                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    189                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1190                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     7678                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                  125                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 16224                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                  164                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents                   92                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.RenamedOperands              27130                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups                78587                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           21883                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                25689                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    1433                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                      336                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                2506                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                568                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              133                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              58                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     15989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 55                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    15677                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued               38                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           1172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         2792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        11197                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.400107                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.096029                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               3314     29.60%     29.60% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               2104     18.79%     48.39% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               3816     34.08%     82.47% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3               1911     17.07%     99.54% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                 52      0.46%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          11197                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   1952     71.69%     71.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     9      0.33%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     72.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                   403     14.80%     86.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  359     13.18%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                12497     79.72%     79.72% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                 195      1.24%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.96% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                2486     15.86%     96.82% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                499      3.18%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 15677                       # Type of FU issued
system.cpu4.iq.rate                          0.985665                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       2723                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.173694                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             45310                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            17217                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        15346                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 18400                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          280                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          174                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   128                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                     60                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              16047                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 2506                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 568                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            16                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 113                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                15473                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 2414                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              202                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        2882                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    3383                       # Number of branches executed
system.cpu4.iew.exec_stores                       468                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.972839                       # Inst execution rate
system.cpu4.iew.wb_sent                         15378                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        15346                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    10573                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    17735                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.964854                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.596166                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts            942                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              110                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        11009                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.350895                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.786362                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3952     35.90%     35.90% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         4887     44.39%     80.29% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          319      2.90%     83.19% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3          173      1.57%     84.76% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           54      0.49%     85.25% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         1358     12.34%     97.58% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          125      1.14%     98.72% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           56      0.51%     99.23% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8           85      0.77%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        11009                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               14316                       # Number of instructions committed
system.cpu4.commit.committedOps                 14872                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          2620                       # Number of memory references committed
system.cpu4.commit.loads                         2226                       # Number of loads committed
system.cpu4.commit.membars                         25                       # Number of memory barriers committed
system.cpu4.commit.branches                      3317                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    11652                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  61                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           12057     81.07%     81.07% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult            195      1.31%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.38% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           2226     14.97%     97.35% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           394      2.65%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            14872                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                   85                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       26530                       # The number of ROB reads
system.cpu4.rob.rob_writes                      31832                       # The number of ROB writes
system.cpu4.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       76766                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      14316                       # Number of Instructions Simulated
system.cpu4.committedOps                        14872                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.110995                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.110995                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.900094                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.900094                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   20739                       # number of integer regfile reads
system.cpu4.int_regfile_writes                   7205                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    53391                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   19076                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   3386                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            4.710908                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               2680                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               37                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            72.432432                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     4.710908                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.004600                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.004600                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.036133                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             5613                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            5613                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         2317                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           2317                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          360                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           360                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data         2677                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            2677                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         2678                       # number of overall hits
system.cpu4.dcache.overall_hits::total           2678                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data           66                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           23                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            8                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data           89                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data           90                       # number of overall misses
system.cpu4.dcache.overall_misses::total           90                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      2398744                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      2398744                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      1425750                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1425750                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data       102499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       102499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        36000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      3824494                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      3824494                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      3824494                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      3824494                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         2383                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         2383                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          383                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          383                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         2766                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         2766                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         2768                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         2768                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.027696                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.027696                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.060052                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.060052                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.032176                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.032176                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.032514                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.032514                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 36344.606061                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 36344.606061                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 61989.130435                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 61989.130435                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 12812.375000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12812.375000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data        12000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 42971.842697                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 42971.842697                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 42494.377778                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 42494.377778                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           28                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           14                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           42                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           42                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           38                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           47                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           48                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1193503                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1193503                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       465750                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       465750                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        77001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        77001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1659253                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1659253                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1668253                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1668253                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.015946                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.015946                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.023499                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.023499                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.016992                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.016992                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.017341                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.017341                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 31407.973684                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 31407.973684                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data        51750                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        51750                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         9000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  9625.125000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9625.125000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         9000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 35303.255319                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 35303.255319                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 34755.270833                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 34755.270833                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            6.293405                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               4481                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            82.981481                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     6.293405                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.012292                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.012292                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             9150                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            9150                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         4481                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           4481                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         4481                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            4481                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         4481                       # number of overall hits
system.cpu4.icache.overall_hits::total           4481                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           67                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           67                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           67                       # number of overall misses
system.cpu4.icache.overall_misses::total           67                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      5538998                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5538998                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      5538998                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5538998                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      5538998                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5538998                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         4548                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         4548                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         4548                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         4548                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         4548                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         4548                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.014732                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014732                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.014732                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014732                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.014732                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014732                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 82671.611940                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 82671.611940                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 82671.611940                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 82671.611940                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 82671.611940                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 82671.611940                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs         1525                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs   101.666667                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           54                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           54                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4315998                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4315998                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4315998                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4315998                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4315998                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4315998                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.011873                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.011873                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.011873                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.011873                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.011873                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.011873                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 79925.888889                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 79925.888889                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 79925.888889                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 79925.888889                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 79925.888889                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 79925.888889                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   3654                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             3321                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              128                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                1781                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   1699                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            95.395845                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    126                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           15403                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              1421                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         16163                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       3654                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              1825                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         8720                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    293                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                 179                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          178                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                     4325                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   40                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             10696                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.634910                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.224013                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    2304     21.54%     21.54% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                    3765     35.20%     56.74% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     159      1.49%     58.23% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                    4468     41.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               10696                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.237227                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.049341                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    1501                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 1338                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     7632                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                  106                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   119                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 132                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 15991                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  483                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   119                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    1876                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    170                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1067                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     7348                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                  116                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 15541                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                  151                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents                   86                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.RenamedOperands              26045                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups                75298                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           21000                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                24721                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    1320                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                20                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            20                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                      308                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                2404                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                520                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              130                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              58                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     15328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 47                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    15039                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued               39                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           1067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         2573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        10696                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.406040                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.095768                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3156     29.51%     29.51% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               1970     18.42%     47.92% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               3687     34.47%     82.40% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3               1837     17.17%     99.57% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                 46      0.43%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          10696                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   1925     72.53%     72.53% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     9      0.34%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     72.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                   390     14.69%     87.57% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  330     12.43%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                12002     79.81%     79.81% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                 195      1.30%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.10% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                2385     15.86%     96.96% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                457      3.04%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 15039                       # Type of FU issued
system.cpu5.iq.rate                          0.976368                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       2654                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.176474                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             43465                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            16445                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        14730                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 17693                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               1                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          260                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          147                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   119                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                     54                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              15378                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 2404                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 520                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                20                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            15                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 104                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                14847                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 2317                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              190                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        2747                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    3243                       # Number of branches executed
system.cpu5.iew.exec_stores                       430                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.963903                       # Inst execution rate
system.cpu5.iew.wb_sent                         14759                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        14730                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    10186                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    17135                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.956307                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.594456                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts            853                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              101                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        10524                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.359559                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.790920                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3750     35.63%     35.63% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         4680     44.47%     80.10% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          306      2.91%     83.01% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3          174      1.65%     84.66% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           58      0.55%     85.21% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1292     12.28%     97.49% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          130      1.24%     98.73% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           50      0.48%     99.20% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8           84      0.80%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        10524                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               13781                       # Number of instructions committed
system.cpu5.commit.committedOps                 14308                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          2517                       # Number of memory references committed
system.cpu5.commit.loads                         2144                       # Number of loads committed
system.cpu5.commit.membars                         24                       # Number of memory barriers committed
system.cpu5.commit.branches                      3187                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    11213                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  58                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           11596     81.05%     81.05% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult            195      1.36%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.41% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           2144     14.98%     97.39% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           373      2.61%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            14308                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                   84                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       25406                       # The number of ROB reads
system.cpu5.rob.rob_writes                      30508                       # The number of ROB writes
system.cpu5.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       77268                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      13781                       # Number of Instructions Simulated
system.cpu5.committedOps                        14308                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              1.117698                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        1.117698                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.894696                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.894696                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   19944                       # number of integer regfile reads
system.cpu5.int_regfile_writes                   6920                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    51234                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   18355                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   3235                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            4.488212                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               2571                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               36                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            71.416667                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     4.488212                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.004383                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.004383                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             5382                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            5382                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         2228                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           2228                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          340                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           340                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         2568                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            2568                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         2569                       # number of overall hits
system.cpu5.dcache.overall_hits::total           2569                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data           62                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           25                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data           87                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data           88                       # number of overall misses
system.cpu5.dcache.overall_misses::total           88                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2241747                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2241747                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1460000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1460000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        61000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        61000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        36000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      3701747                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      3701747                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      3701747                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      3701747                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         2290                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         2290                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          365                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          365                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         2655                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         2655                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         2657                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         2657                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.027074                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027074                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.068493                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.068493                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.032768                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032768                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.033120                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.033120                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 36157.209677                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 36157.209677                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data        58400                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        58400                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data        12200                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total        12200                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 42548.816092                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 42548.816092                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 42065.306818                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 42065.306818                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          150                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          150                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           25                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           15                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           40                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           40                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           37                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           10                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           47                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           48                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1083751                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1083751                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       428750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       428750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1512501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1512501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1521501                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1521501                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.016157                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.016157                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.027397                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.027397                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.017702                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.017702                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.018065                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.018065                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 29290.567568                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 29290.567568                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data        42875                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        42875                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data         9100                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9100                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 32180.872340                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 32180.872340                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 31697.937500                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 31697.937500                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.109237                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               4253                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            78.759259                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.109237                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.011932                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.011932                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             8700                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            8700                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         4253                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           4253                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         4253                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            4253                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         4253                       # number of overall hits
system.cpu5.icache.overall_hits::total           4253                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           70                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           70                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           70                       # number of overall misses
system.cpu5.icache.overall_misses::total           70                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      5742998                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5742998                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      5742998                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5742998                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      5742998                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5742998                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         4323                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         4323                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         4323                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         4323                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         4323                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         4323                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.016192                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.016192                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.016192                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.016192                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.016192                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.016192                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 82042.828571                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 82042.828571                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 82042.828571                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 82042.828571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 82042.828571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 82042.828571                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs         2242                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs   149.466667                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           54                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4726498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4726498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4726498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4726498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4726498                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4726498                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.012491                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.012491                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.012491                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.012491                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.012491                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.012491                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 87527.740741                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 87527.740741                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 87527.740741                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 87527.740741                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 87527.740741                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 87527.740741                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   3435                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             3114                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              129                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                1671                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   1590                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            95.152603                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    116                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           14765                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              1379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         15271                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       3435                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              1706                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         8253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    291                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                 116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                     4086                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   40                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             10147                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.629940                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.226852                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    2222     21.90%     21.90% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                    3542     34.91%     56.80% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     152      1.50%     58.30% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                    4231     41.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               10147                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.232645                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.034270                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    1462                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 1253                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     7214                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                  100                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   118                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 130                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 15085                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  481                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   118                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    1836                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    211                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles           945                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     6927                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                  110                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 14634                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                  157                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents                   81                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.RenamedOperands              24442                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups                70919                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           19790                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                23090                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    1341                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                      293                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                2273                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                492                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              121                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     14411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 46                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    14119                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued               50                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           1075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         2558                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        10147                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.391446                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.096613                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3045     30.01%     30.01% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               1888     18.61%     48.62% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               3455     34.05%     82.66% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3               1715     16.90%     99.57% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                 44      0.43%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          10147                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   1798     72.35%     72.35% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     9      0.36%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     72.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                   373     15.01%     87.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                  305     12.27%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                11245     79.64%     79.64% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                 195      1.38%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.03% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                2253     15.96%     96.98% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                426      3.02%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 14119                       # Type of FU issued
system.cpu6.iq.rate                          0.956248                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                       2485                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.176004                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             40917                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            15534                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        13818                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 16604                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               2                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          260                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          149                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   118                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                     57                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              14459                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 2273                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 492                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            13                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 108                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                13930                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 2185                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              186                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            2                       # number of nop insts executed
system.cpu6.iew.exec_refs                        2584                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    3029                       # Number of branches executed
system.cpu6.iew.exec_stores                       399                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.943447                       # Inst execution rate
system.cpu6.iew.wb_sent                         13844                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        13818                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                     9562                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    16058                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.935862                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.595466                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts            872                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              102                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples         9972                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.341957                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.784496                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3633     36.43%     36.43% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         4375     43.87%     80.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          292      2.93%     83.23% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3          166      1.66%     84.90% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           54      0.54%     85.44% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         1207     12.10%     97.54% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          122      1.22%     98.77% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           42      0.42%     99.19% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8           81      0.81%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total         9972                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               12904                       # Number of instructions committed
system.cpu6.commit.committedOps                 13382                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          2356                       # Number of memory references committed
system.cpu6.commit.loads                         2013                       # Number of loads committed
system.cpu6.commit.membars                         23                       # Number of memory barriers committed
system.cpu6.commit.branches                      2972                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    10493                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  53                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           10831     80.94%     80.94% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult            195      1.46%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.39% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           2013     15.04%     97.44% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           343      2.56%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            13382                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                   81                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       23976                       # The number of ROB reads
system.cpu6.rob.rob_writes                      28695                       # The number of ROB writes
system.cpu6.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       77906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      12904                       # Number of Instructions Simulated
system.cpu6.committedOps                        13382                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              1.144219                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        1.144219                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.873959                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.873959                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   18730                       # number of integer regfile reads
system.cpu6.int_regfile_writes                   6523                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    48096                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   17167                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   3061                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            4.139991                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               2406                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               35                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            68.742857                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     4.139991                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.004043                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.004043                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.034180                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             5058                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            5058                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         2094                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           2094                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          309                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           309                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data         2403                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            2403                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         2404                       # number of overall hits
system.cpu6.dcache.overall_hits::total           2404                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data           64                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           25                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data           89                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data           90                       # number of overall misses
system.cpu6.dcache.overall_misses::total           90                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2194500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2194500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1249250                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1249250                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        73000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        73000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        36000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      3443750                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      3443750                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      3443750                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      3443750                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         2158                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         2158                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          334                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          334                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         2492                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         2492                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         2494                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         2494                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.029657                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.029657                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.074850                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.074850                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.035714                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.035714                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.036087                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.036087                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 34289.062500                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 34289.062500                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data        49970                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        49970                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 12166.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 12166.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 38693.820225                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 38693.820225                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 38263.888889                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 38263.888889                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           28                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           43                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           43                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           36                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           46                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           47                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1158000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1158000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       363500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       363500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1521500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1521500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1531000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1531000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.016682                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.016682                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.029940                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.029940                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.018459                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.018459                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.018845                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.018845                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 32166.666667                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 32166.666667                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data        36350                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        36350                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 33076.086957                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 33076.086957                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 32574.468085                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 32574.468085                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            5.777321                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               4016                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            74.370370                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     5.777321                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.011284                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.011284                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             8222                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            8222                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         4016                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           4016                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         4016                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            4016                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         4016                       # number of overall hits
system.cpu6.icache.overall_hits::total           4016                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           68                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           68                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           68                       # number of overall misses
system.cpu6.icache.overall_misses::total           68                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5401999                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5401999                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5401999                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5401999                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5401999                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5401999                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         4084                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         4084                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         4084                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         4084                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         4084                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         4084                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.016650                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.016650                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.016650                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.016650                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.016650                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.016650                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 79441.161765                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 79441.161765                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 79441.161765                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 79441.161765                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 79441.161765                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 79441.161765                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs         1930                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs   113.529412                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           54                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           54                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4433749                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4433749                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4433749                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4433749                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4433749                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4433749                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.013222                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.013222                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.013222                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.013222                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.013222                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.013222                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 82106.462963                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 82106.462963                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 82106.462963                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 82106.462963                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 82106.462963                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 82106.462963                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   3140                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             2840                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              119                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                1523                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   1439                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.484570                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    115                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           13929                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              1762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         14057                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       3140                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              1554                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         7802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    273                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                     3762                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples              9916                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.534994                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.247927                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    2606     26.28%     26.28% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                    3280     33.08%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     149      1.50%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                    3881     39.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                9916                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.225429                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.009189                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    1398                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 1721                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     6594                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                   95                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   108                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 120                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 13810                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  447                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   108                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    1744                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    115                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1460                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     6331                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  158                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 13422                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                  124                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents                   79                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.SQFullEvents                    51                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands              22363                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups                65014                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           18149                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                21202                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    1155                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                20                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            20                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                      296                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                2123                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                442                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              119                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     13233                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 46                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    12967                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued               43                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined            899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         2268                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples         9916                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.307685                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.114443                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3403     34.32%     34.32% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               1716     17.31%     51.62% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               3181     32.08%     83.70% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3               1575     15.88%     99.59% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                 41      0.41%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total           9916                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   1661     72.12%     72.12% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     9      0.39%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     72.51% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                   363     15.76%     88.28% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                  270     11.72%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                10277     79.26%     79.26% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                 195      1.50%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.76% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                2098     16.18%     96.94% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                397      3.06%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 12967                       # Type of FU issued
system.cpu7.iq.rate                          0.930935                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                       2303                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.177605                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             38193                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            14179                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        12700                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 15270                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               2                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          239                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores           90                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   108                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                     45                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              13281                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 2123                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 442                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                20                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            13                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                  94                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                12805                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 2035                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              159                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            2                       # number of nop insts executed
system.cpu7.iew.exec_refs                        2420                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    2754                       # Number of branches executed
system.cpu7.iew.exec_stores                       385                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.919305                       # Inst execution rate
system.cpu7.iew.wb_sent                         12721                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        12700                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                     8728                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    14665                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.911767                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.595159                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts            728                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts               91                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples         9763                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.268053                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.768441                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3925     40.20%     40.20% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         4008     41.05%     81.26% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          283      2.90%     84.15% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3          162      1.66%     85.81% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           51      0.52%     86.34% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         1087     11.13%     97.47% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          128      1.31%     98.78% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           39      0.40%     99.18% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8           80      0.82%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total         9763                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               11894                       # Number of instructions committed
system.cpu7.commit.committedOps                 12380                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          2236                       # Number of memory references committed
system.cpu7.commit.loads                         1884                       # Number of loads committed
system.cpu7.commit.membars                         23                       # Number of memory barriers committed
system.cpu7.commit.branches                      2713                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                     9750                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  53                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu            9949     80.36%     80.36% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult            195      1.58%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.94% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           1884     15.22%     97.16% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           352      2.84%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            12380                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                   80                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       22596                       # The number of ROB reads
system.cpu7.rob.rob_writes                      26383                       # The number of ROB writes
system.cpu7.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       78742                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      11894                       # Number of Instructions Simulated
system.cpu7.committedOps                        12380                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              1.171095                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        1.171095                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.853902                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.853902                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   17225                       # number of integer regfile reads
system.cpu7.int_regfile_writes                   6083                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    44274                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   15555                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   2919                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            4.429488                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               2272                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               39                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            58.256410                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     4.429488                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.004326                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.004326                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.038086                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             4779                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            4779                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         1950                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           1950                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          318                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           318                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            2                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         2268                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            2268                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         2269                       # number of overall hits
system.cpu7.dcache.overall_hits::total           2269                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           60                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           26                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            4                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           86                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           87                       # number of overall misses
system.cpu7.dcache.overall_misses::total           87                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      2122748                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      2122748                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1596000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1596000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        36000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        36000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        36000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data        27001                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        27001                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      3718748                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      3718748                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      3718748                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      3718748                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         2010                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         2010                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          344                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          344                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         2354                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         2354                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         2356                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         2356                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.029851                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.029851                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.075581                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.075581                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.036534                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.036534                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.036927                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.036927                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 35379.133333                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 35379.133333                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 61384.615385                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 61384.615385                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         9000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 43241.255814                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 43241.255814                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 42744.229885                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 42744.229885                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           24                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           39                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           39                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           36                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           11                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           47                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           48                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1307001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1307001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       520000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       520000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data        23499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        23499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1827001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1827001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1836501                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1836501                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.017910                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.017910                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.031977                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.031977                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.019966                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.019966                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.020374                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.020374                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 36305.583333                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 36305.583333                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 47272.727273                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 47272.727273                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         6750                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 38872.361702                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 38872.361702                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 38260.437500                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 38260.437500                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            5.663537                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               3692                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            69.660377                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     5.663537                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.011062                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.011062                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             7577                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            7577                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         3692                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           3692                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         3692                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            3692                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         3692                       # number of overall hits
system.cpu7.icache.overall_hits::total           3692                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           70                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           70                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           70                       # number of overall misses
system.cpu7.icache.overall_misses::total           70                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      4557499                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4557499                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      4557499                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4557499                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      4557499                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4557499                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         3762                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         3762                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         3762                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         3762                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         3762                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         3762                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.018607                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.018607                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.018607                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.018607                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.018607                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.018607                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 65107.128571                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 65107.128571                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 65107.128571                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 65107.128571                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 65107.128571                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 65107.128571                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs         1357                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs   113.083333                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           17                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           17                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      3791499                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3791499                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      3791499                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3791499                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      3791499                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3791499                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.014088                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.014088                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.014088                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.014088                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.014088                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.014088                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 71537.716981                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 71537.716981                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 71537.716981                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 71537.716981                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 71537.716981                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 71537.716981                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1464                       # Transaction distribution
system.membus.trans_dist::ReadResp               1463                       # Transaction distribution
system.membus.trans_dist::Writeback                11                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              38                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           71                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        22208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   93184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              290                       # Total snoops (count)
system.membus.snoop_fanout::samples              1753                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   1753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                1753                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2209498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3288000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1848245                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy             280000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             262247                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer9.occupancy             289000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer10.occupancy            293996                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer13.occupancy            285500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer14.occupancy            293744                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer17.occupancy            293000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer18.occupancy            288246                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer21.occupancy            291500                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer22.occupancy            272999                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer25.occupancy            292000                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer26.occupancy            272500                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer29.occupancy            283250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy            261000                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
