Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:09:41 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/26bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.938ns  (logic 5.192ns (28.946%)  route 12.746ns (71.054%))
  Logic Levels:           15  (IBUF=1 LUT3=1 LUT5=11 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           2.196     3.135    a_IBUF[1]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.259 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.592     3.850    c_2
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.592     4.566    c_4
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.690 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.817     5.507    c_6
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.124     5.631 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.659     6.290    c_8
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.414 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.816     7.229    c_1010_out
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.353 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.816     8.169    c_12
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.293 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           0.816     9.108    c_14
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.232 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           0.592     9.824    c_16
    SLICE_X43Y43         LUT5 (Prop_lut5_I2_O)        0.124     9.948 r  s_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           0.592    10.540    c_18
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    10.664 r  s_OBUF[22]_inst_i_2/O
                         net (fo=3, routed)           0.592    11.255    c_2022_out
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124    11.379 r  s_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.315    11.694    c_22
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.124    11.818 r  s_OBUF[25]_inst_i_2/O
                         net (fo=1, routed)           0.667    12.485    c_23
    SLICE_X43Y49         LUT5 (Prop_lut5_I0_O)        0.124    12.609 r  s_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.687    15.296    s_OBUF[25]
    L17                  OBUF (Prop_obuf_I_O)         2.642    17.938 r  s_OBUF[25]_inst/O
                         net (fo=0)                   0.000    17.938    s[25]
    L17                                                               r  s[25] (OUT)
  -------------------------------------------------------------------    -------------------




