<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="TOPLEVEL::work"/><component name="MSS_CORE2::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="FIFO_PIXEL::work"/><component name="FIFO_TEST_COUNTER::work"/><device die="IP6X5M2" family="SmartFusion" package="fg484"/><SmartGen version="8.0"/></workspace>