{"position": "Senior Architect", "company": "Intel Corporation", "profiles": ["Experience Senior Architect Intel Corporation August 2013  \u2013 Present (2 years 1 month) Architect Toga Networks January 2013  \u2013  July 2013  (7 months) - - Architect Intel January 2006  \u2013  January 2013  (7 years 1 month) Memory controller, memory BIOS, memory technology, EDRAM & caches Chief architect Analog Devices 1996  \u2013  2006  (10 years) Definition of TigerSharc DSP architecture Engineer National Semiconductor 1984  \u2013  1993  (9 years) Hertzelia Israel Chip design in general Senior Architect Intel Corporation August 2013  \u2013 Present (2 years 1 month) Senior Architect Intel Corporation August 2013  \u2013 Present (2 years 1 month) Architect Toga Networks January 2013  \u2013  July 2013  (7 months) - - Architect Toga Networks January 2013  \u2013  July 2013  (7 months) - - Architect Intel January 2006  \u2013  January 2013  (7 years 1 month) Memory controller, memory BIOS, memory technology, EDRAM & caches Architect Intel January 2006  \u2013  January 2013  (7 years 1 month) Memory controller, memory BIOS, memory technology, EDRAM & caches Chief architect Analog Devices 1996  \u2013  2006  (10 years) Definition of TigerSharc DSP architecture Chief architect Analog Devices 1996  \u2013  2006  (10 years) Definition of TigerSharc DSP architecture Engineer National Semiconductor 1984  \u2013  1993  (9 years) Hertzelia Israel Chip design in general Engineer National Semiconductor 1984  \u2013  1993  (9 years) Hertzelia Israel Chip design in general Skills SoC ASIC Processors Microarchitecture Embedded Systems Semiconductors Computer Architecture SystemVerilog Microprocessors VLSI Logic Design Low-power Design Signal Processing RTL design Digital Signal... Static Timing Analysis See 1+ \u00a0 \u00a0 See less Skills  SoC ASIC Processors Microarchitecture Embedded Systems Semiconductors Computer Architecture SystemVerilog Microprocessors VLSI Logic Design Low-power Design Signal Processing RTL design Digital Signal... Static Timing Analysis See 1+ \u00a0 \u00a0 See less SoC ASIC Processors Microarchitecture Embedded Systems Semiconductors Computer Architecture SystemVerilog Microprocessors VLSI Logic Design Low-power Design Signal Processing RTL design Digital Signal... Static Timing Analysis See 1+ \u00a0 \u00a0 See less SoC ASIC Processors Microarchitecture Embedded Systems Semiconductors Computer Architecture SystemVerilog Microprocessors VLSI Logic Design Low-power Design Signal Processing RTL design Digital Signal... Static Timing Analysis See 1+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology Bachelor of Science (BSc),  Electrical and Electronics Engineering 1979  \u2013 2004 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Electrical and Electronics Engineering 1979  \u2013 2004 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Electrical and Electronics Engineering 1979  \u2013 2004 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Electrical and Electronics Engineering 1979  \u2013 2004 ", "Summary 25+ years of experience in the architecture, micro-architecture definition, specification, performance modeling and analysis, and validation through FV and large FPGA prototyping of multi-core processors, heterogeneous systems, interconnection networks, and high throughput computing. \nTechnical management leadership in collaboration with strategic product planning and marketing teams and customers in product definition and technology development. Summary 25+ years of experience in the architecture, micro-architecture definition, specification, performance modeling and analysis, and validation through FV and large FPGA prototyping of multi-core processors, heterogeneous systems, interconnection networks, and high throughput computing. \nTechnical management leadership in collaboration with strategic product planning and marketing teams and customers in product definition and technology development. 25+ years of experience in the architecture, micro-architecture definition, specification, performance modeling and analysis, and validation through FV and large FPGA prototyping of multi-core processors, heterogeneous systems, interconnection networks, and high throughput computing. \nTechnical management leadership in collaboration with strategic product planning and marketing teams and customers in product definition and technology development. 25+ years of experience in the architecture, micro-architecture definition, specification, performance modeling and analysis, and validation through FV and large FPGA prototyping of multi-core processors, heterogeneous systems, interconnection networks, and high throughput computing. \nTechnical management leadership in collaboration with strategic product planning and marketing teams and customers in product definition and technology development. Experience Director, Platform Architecture Research (Intel Labs) Intel Corporation 2010  \u2013  April 2013  (3 years) Santa Clara, CA Led a group of senior architects to develop a latency/power optimized on-die interconnect arch/u-arch/design and explore performance efficiency opportunities in Intel Gen GPGPU cache hierarchy and execution units. Director, Platform Architecture Research (Intel Labs) Intel Corporation 2006  \u2013  2009  (3 years) Santa Clara Co-led the closure of Intel QuickPath Interconnect definition/specification. Led a group of senior architects to devise innovative on-die interconnect arch/u-arch and evaluation of it in a complex FPGA emulation environment with OS and application execution (first cache coherent MP OS boot on FPGA systems in company). Principal Engineer Intel Corporation 2003  \u2013  2005  (2 years) Santa Clara, CA Co-led the definition and specification of Intel QuickPath Interconnect. Led a team of architects to deliver a formal specification of QPI protocol, verify the specification, and deliver associated checkers. Led an architecture team on the exploration studies of on-die interconnect, memory hierarchy, and hardware system architecture definition for many-core architectures. Principal Engineer Intel Corporation 2000  \u2013  2002  (2 years) Santa Clara, CA Led a team of 35 architects and high-speed signaling engineers in the Enterprise Architecture Lab. The focus included platform architecture of the high-performance cache-coherent for all of Intel's servers, i.e. detailed and validated specifications for all high performance oriented interfaces associated with the processor/cache/memory complex. Also led the virtual MP Platform Architecture team across product groups to develop the MP platform architecture definition. Principal Engineer Intel Corporation 1996  \u2013  1999  (3 years) Santa Clara, CA Led a group of architects and high-speed IO designers to deliver the Platform Architecture definition of the Itanium processors. Senior Architect Intel Corporation 1994  \u2013  1995  (1 year) Santa Clara, CA Led a group of architects addressing cache, memory and bus architecture definition/speciofications and a small team of signal integrity experts to address high speed signaling definition/specification of Itanium processors. Also co-led a Platform task-force with HP to address platform related aspects of the Itanium ISA definition. Senior Architect Intel Corporation 1990  \u2013  1993  (3 years) Santa Clara, CA Participated in the definition and performance analysis of XA-MP multi-processor architecture definition/specification of Intel Pentium/i860 platforms. Delivered system platform performance modeling/analysis of Pentium systems around Intel desktop chipsets. Assistant Professor - Electrical Engineering Michigan State University 1985  \u2013  1989  (4 years) Research: Hierarchical shared memory multiprocessors, Cache Coherence in Shared-memory Multiprocessor Systems, Tracing of SPARC multi-threaded execution through instruction instrumentation, Colored Stochastic Petri Net, Tomographic Imaging with Diffracting Sources. \nTeaching: Taught graduate level courses in Computer Architecture, Communications, Computer Networks, Stochastic Processes; taught undergraduate courses in Logic Design, Computer Organization, Probability and Stochastic Processes, Communications. Director, Platform Architecture Research (Intel Labs) Intel Corporation 2010  \u2013  April 2013  (3 years) Santa Clara, CA Led a group of senior architects to develop a latency/power optimized on-die interconnect arch/u-arch/design and explore performance efficiency opportunities in Intel Gen GPGPU cache hierarchy and execution units. Director, Platform Architecture Research (Intel Labs) Intel Corporation 2010  \u2013  April 2013  (3 years) Santa Clara, CA Led a group of senior architects to develop a latency/power optimized on-die interconnect arch/u-arch/design and explore performance efficiency opportunities in Intel Gen GPGPU cache hierarchy and execution units. Director, Platform Architecture Research (Intel Labs) Intel Corporation 2006  \u2013  2009  (3 years) Santa Clara Co-led the closure of Intel QuickPath Interconnect definition/specification. Led a group of senior architects to devise innovative on-die interconnect arch/u-arch and evaluation of it in a complex FPGA emulation environment with OS and application execution (first cache coherent MP OS boot on FPGA systems in company). Director, Platform Architecture Research (Intel Labs) Intel Corporation 2006  \u2013  2009  (3 years) Santa Clara Co-led the closure of Intel QuickPath Interconnect definition/specification. Led a group of senior architects to devise innovative on-die interconnect arch/u-arch and evaluation of it in a complex FPGA emulation environment with OS and application execution (first cache coherent MP OS boot on FPGA systems in company). Principal Engineer Intel Corporation 2003  \u2013  2005  (2 years) Santa Clara, CA Co-led the definition and specification of Intel QuickPath Interconnect. Led a team of architects to deliver a formal specification of QPI protocol, verify the specification, and deliver associated checkers. Led an architecture team on the exploration studies of on-die interconnect, memory hierarchy, and hardware system architecture definition for many-core architectures. Principal Engineer Intel Corporation 2003  \u2013  2005  (2 years) Santa Clara, CA Co-led the definition and specification of Intel QuickPath Interconnect. Led a team of architects to deliver a formal specification of QPI protocol, verify the specification, and deliver associated checkers. Led an architecture team on the exploration studies of on-die interconnect, memory hierarchy, and hardware system architecture definition for many-core architectures. Principal Engineer Intel Corporation 2000  \u2013  2002  (2 years) Santa Clara, CA Led a team of 35 architects and high-speed signaling engineers in the Enterprise Architecture Lab. The focus included platform architecture of the high-performance cache-coherent for all of Intel's servers, i.e. detailed and validated specifications for all high performance oriented interfaces associated with the processor/cache/memory complex. Also led the virtual MP Platform Architecture team across product groups to develop the MP platform architecture definition. Principal Engineer Intel Corporation 2000  \u2013  2002  (2 years) Santa Clara, CA Led a team of 35 architects and high-speed signaling engineers in the Enterprise Architecture Lab. The focus included platform architecture of the high-performance cache-coherent for all of Intel's servers, i.e. detailed and validated specifications for all high performance oriented interfaces associated with the processor/cache/memory complex. Also led the virtual MP Platform Architecture team across product groups to develop the MP platform architecture definition. Principal Engineer Intel Corporation 1996  \u2013  1999  (3 years) Santa Clara, CA Led a group of architects and high-speed IO designers to deliver the Platform Architecture definition of the Itanium processors. Principal Engineer Intel Corporation 1996  \u2013  1999  (3 years) Santa Clara, CA Led a group of architects and high-speed IO designers to deliver the Platform Architecture definition of the Itanium processors. Senior Architect Intel Corporation 1994  \u2013  1995  (1 year) Santa Clara, CA Led a group of architects addressing cache, memory and bus architecture definition/speciofications and a small team of signal integrity experts to address high speed signaling definition/specification of Itanium processors. Also co-led a Platform task-force with HP to address platform related aspects of the Itanium ISA definition. Senior Architect Intel Corporation 1994  \u2013  1995  (1 year) Santa Clara, CA Led a group of architects addressing cache, memory and bus architecture definition/speciofications and a small team of signal integrity experts to address high speed signaling definition/specification of Itanium processors. Also co-led a Platform task-force with HP to address platform related aspects of the Itanium ISA definition. Senior Architect Intel Corporation 1990  \u2013  1993  (3 years) Santa Clara, CA Participated in the definition and performance analysis of XA-MP multi-processor architecture definition/specification of Intel Pentium/i860 platforms. Delivered system platform performance modeling/analysis of Pentium systems around Intel desktop chipsets. Senior Architect Intel Corporation 1990  \u2013  1993  (3 years) Santa Clara, CA Participated in the definition and performance analysis of XA-MP multi-processor architecture definition/specification of Intel Pentium/i860 platforms. Delivered system platform performance modeling/analysis of Pentium systems around Intel desktop chipsets. Assistant Professor - Electrical Engineering Michigan State University 1985  \u2013  1989  (4 years) Research: Hierarchical shared memory multiprocessors, Cache Coherence in Shared-memory Multiprocessor Systems, Tracing of SPARC multi-threaded execution through instruction instrumentation, Colored Stochastic Petri Net, Tomographic Imaging with Diffracting Sources. \nTeaching: Taught graduate level courses in Computer Architecture, Communications, Computer Networks, Stochastic Processes; taught undergraduate courses in Logic Design, Computer Organization, Probability and Stochastic Processes, Communications. Assistant Professor - Electrical Engineering Michigan State University 1985  \u2013  1989  (4 years) Research: Hierarchical shared memory multiprocessors, Cache Coherence in Shared-memory Multiprocessor Systems, Tracing of SPARC multi-threaded execution through instruction instrumentation, Colored Stochastic Petri Net, Tomographic Imaging with Diffracting Sources. \nTeaching: Taught graduate level courses in Computer Architecture, Communications, Computer Networks, Stochastic Processes; taught undergraduate courses in Logic Design, Computer Organization, Probability and Stochastic Processes, Communications. Languages   Skills Microarchitecture Processors Microprocessors Parallel Computing Computer Architecture Network on Chip Cache Coherency Coherency Protocols Performance Modeling Performance Analysis Skills  Microarchitecture Processors Microprocessors Parallel Computing Computer Architecture Network on Chip Cache Coherency Coherency Protocols Performance Modeling Performance Analysis Microarchitecture Processors Microprocessors Parallel Computing Computer Architecture Network on Chip Cache Coherency Coherency Protocols Performance Modeling Performance Analysis Microarchitecture Processors Microprocessors Parallel Computing Computer Architecture Network on Chip Cache Coherency Coherency Protocols Performance Modeling Performance Analysis Education Purdue University Doctor of Philosophy (Ph.D.),  Electrical Engineering , 6.0/6.0 1981  \u2013 1985 Purdue University Master of Science (MS),  Electrical Engineering , 5.92/6.0 1979  \u2013 1981 Purdue University Bachelor of Science (BS),  Electrical Engineering , 5.9/6.0 1976  \u2013 1979 Purdue University Doctor of Philosophy (Ph.D.),  Electrical Engineering , 6.0/6.0 1981  \u2013 1985 Purdue University Doctor of Philosophy (Ph.D.),  Electrical Engineering , 6.0/6.0 1981  \u2013 1985 Purdue University Doctor of Philosophy (Ph.D.),  Electrical Engineering , 6.0/6.0 1981  \u2013 1985 Purdue University Master of Science (MS),  Electrical Engineering , 5.92/6.0 1979  \u2013 1981 Purdue University Master of Science (MS),  Electrical Engineering , 5.92/6.0 1979  \u2013 1981 Purdue University Master of Science (MS),  Electrical Engineering , 5.92/6.0 1979  \u2013 1981 Purdue University Bachelor of Science (BS),  Electrical Engineering , 5.9/6.0 1976  \u2013 1979 Purdue University Bachelor of Science (BS),  Electrical Engineering , 5.9/6.0 1976  \u2013 1979 Purdue University Bachelor of Science (BS),  Electrical Engineering , 5.9/6.0 1976  \u2013 1979 Honors & Awards ", "Summary What small business wouldn't want more leads, sales and long term customers? I help you bring the customers in the door. The quality of your product(s) will do the rest. Let me help you improve your social presence online. Summary What small business wouldn't want more leads, sales and long term customers? I help you bring the customers in the door. The quality of your product(s) will do the rest. Let me help you improve your social presence online. What small business wouldn't want more leads, sales and long term customers? I help you bring the customers in the door. The quality of your product(s) will do the rest. Let me help you improve your social presence online. What small business wouldn't want more leads, sales and long term customers? I help you bring the customers in the door. The quality of your product(s) will do the rest. Let me help you improve your social presence online. Experience Founder Social Media Group March 2010  \u2013 Present (5 years 6 months) San Antonio, Texas Area Specializing in helping local small business owners to get more customers, leads and sales by improving their online social presence. Senior Architect Intel Corporation April 2006  \u2013  May 2010  (4 years 2 months) Portland, Oregon Area Responsible for the mobile processor design and testing process, overseeing a team of 12 engineers. Networking Specialist Cisco Systems July 1999  \u2013  March 2006  (6 years 9 months) Founder Social Media Group March 2010  \u2013 Present (5 years 6 months) San Antonio, Texas Area Specializing in helping local small business owners to get more customers, leads and sales by improving their online social presence. Founder Social Media Group March 2010  \u2013 Present (5 years 6 months) San Antonio, Texas Area Specializing in helping local small business owners to get more customers, leads and sales by improving their online social presence. Senior Architect Intel Corporation April 2006  \u2013  May 2010  (4 years 2 months) Portland, Oregon Area Responsible for the mobile processor design and testing process, overseeing a team of 12 engineers. Senior Architect Intel Corporation April 2006  \u2013  May 2010  (4 years 2 months) Portland, Oregon Area Responsible for the mobile processor design and testing process, overseeing a team of 12 engineers. Networking Specialist Cisco Systems July 1999  \u2013  March 2006  (6 years 9 months) Networking Specialist Cisco Systems July 1999  \u2013  March 2006  (6 years 9 months) Skills Social Media Social Media Marketing Social Media Strategist Social Media Consulting SQL HTML C# XML MySQL CSS Software Development Microsoft SQL Server .NET ASP.NET Windows jQuery Project Management Microsoft Office Reputation Management Online Reputation... See 5+ \u00a0 \u00a0 See less Skills  Social Media Social Media Marketing Social Media Strategist Social Media Consulting SQL HTML C# XML MySQL CSS Software Development Microsoft SQL Server .NET ASP.NET Windows jQuery Project Management Microsoft Office Reputation Management Online Reputation... See 5+ \u00a0 \u00a0 See less Social Media Social Media Marketing Social Media Strategist Social Media Consulting SQL HTML C# XML MySQL CSS Software Development Microsoft SQL Server .NET ASP.NET Windows jQuery Project Management Microsoft Office Reputation Management Online Reputation... See 5+ \u00a0 \u00a0 See less Social Media Social Media Marketing Social Media Strategist Social Media Consulting SQL HTML C# XML MySQL CSS Software Development Microsoft SQL Server .NET ASP.NET Windows jQuery Project Management Microsoft Office Reputation Management Online Reputation... See 5+ \u00a0 \u00a0 See less Education The University of Texas at San Antonio Bachelor's degree,  Computer Science 1996  \u2013 1999 The University of Texas at San Antonio Bachelor's degree,  Computer Science 1996  \u2013 1999 The University of Texas at San Antonio Bachelor's degree,  Computer Science 1996  \u2013 1999 The University of Texas at San Antonio Bachelor's degree,  Computer Science 1996  \u2013 1999 ", "Skills Semiconductors Circuit Design Computer Architecture Microprocessors ASIC VLSI Processors Debugging Verilog SoC RTL design GPU gpu architecture Embedded Systems GPGPU Mobile Devices Mobile Internet Mobile Technology Web Design Web Development Node.js express.js Redis Low Power Systems low power design Static Timing Analysis Logic Design Perl SystemVerilog Hardware Low-power Design See 16+ \u00a0 \u00a0 See less Skills  Semiconductors Circuit Design Computer Architecture Microprocessors ASIC VLSI Processors Debugging Verilog SoC RTL design GPU gpu architecture Embedded Systems GPGPU Mobile Devices Mobile Internet Mobile Technology Web Design Web Development Node.js express.js Redis Low Power Systems low power design Static Timing Analysis Logic Design Perl SystemVerilog Hardware Low-power Design See 16+ \u00a0 \u00a0 See less Semiconductors Circuit Design Computer Architecture Microprocessors ASIC VLSI Processors Debugging Verilog SoC RTL design GPU gpu architecture Embedded Systems GPGPU Mobile Devices Mobile Internet Mobile Technology Web Design Web Development Node.js express.js Redis Low Power Systems low power design Static Timing Analysis Logic Design Perl SystemVerilog Hardware Low-power Design See 16+ \u00a0 \u00a0 See less Semiconductors Circuit Design Computer Architecture Microprocessors ASIC VLSI Processors Debugging Verilog SoC RTL design GPU gpu architecture Embedded Systems GPGPU Mobile Devices Mobile Internet Mobile Technology Web Design Web Development Node.js express.js Redis Low Power Systems low power design Static Timing Analysis Logic Design Perl SystemVerilog Hardware Low-power Design See 16+ \u00a0 \u00a0 See less ", "Summary Highly accomplished, skilled and motivated technology executive, leader and innovator, currently leading the ESPN Advanced Technology Group, with the charter to innovate industry-leading, next generation technologies, platforms and solutions, leading to meaningful products an experiences for ESPN fans and business. Focus areas include, data mining, big data and social media analytics, visual analytics, image recognition, immersive technologies, personalization and advanced Web and mobile technologies. \n \nAn accomplished and recognized leader and researcher, computer architect, and corporate representative, with over 18 years of leadership, product development and delivery, and research experience. Specializing in big data and social media analytics, mobile and web technologies, system and network security, visualization, virtualization, GPGPU & multicore acceleration, parallel computing, gaming frameworks & simulation, software architecture, manageability, cloud/distributed computing, and big data analytics for Internet of Things (IoT). \n \nSelf-starter, with excellent communication, presentation and writing skills, and a proven track record of leadership and expertise in software architecture, design, research, product development and delivery, and technology transfer from research to productization. Recognized leader in multicore and web acceleration, parallel computing, security and open source, and recipient of USENIX Scholar Fellowship for exceptional research ability and promise. \u2028 \n \nSpecialties: System architecture, mobile systems, OpenCL, GPGPU/parallel computing, system and network security, visualization virtualization, cloud computing, parallel software tools & tool infrastructures, gaming frameworks and simulation, web platforms, industry standards leadership, big data analytics for IoT. Summary Highly accomplished, skilled and motivated technology executive, leader and innovator, currently leading the ESPN Advanced Technology Group, with the charter to innovate industry-leading, next generation technologies, platforms and solutions, leading to meaningful products an experiences for ESPN fans and business. Focus areas include, data mining, big data and social media analytics, visual analytics, image recognition, immersive technologies, personalization and advanced Web and mobile technologies. \n \nAn accomplished and recognized leader and researcher, computer architect, and corporate representative, with over 18 years of leadership, product development and delivery, and research experience. Specializing in big data and social media analytics, mobile and web technologies, system and network security, visualization, virtualization, GPGPU & multicore acceleration, parallel computing, gaming frameworks & simulation, software architecture, manageability, cloud/distributed computing, and big data analytics for Internet of Things (IoT). \n \nSelf-starter, with excellent communication, presentation and writing skills, and a proven track record of leadership and expertise in software architecture, design, research, product development and delivery, and technology transfer from research to productization. Recognized leader in multicore and web acceleration, parallel computing, security and open source, and recipient of USENIX Scholar Fellowship for exceptional research ability and promise. \u2028 \n \nSpecialties: System architecture, mobile systems, OpenCL, GPGPU/parallel computing, system and network security, visualization virtualization, cloud computing, parallel software tools & tool infrastructures, gaming frameworks and simulation, web platforms, industry standards leadership, big data analytics for IoT. Highly accomplished, skilled and motivated technology executive, leader and innovator, currently leading the ESPN Advanced Technology Group, with the charter to innovate industry-leading, next generation technologies, platforms and solutions, leading to meaningful products an experiences for ESPN fans and business. Focus areas include, data mining, big data and social media analytics, visual analytics, image recognition, immersive technologies, personalization and advanced Web and mobile technologies. \n \nAn accomplished and recognized leader and researcher, computer architect, and corporate representative, with over 18 years of leadership, product development and delivery, and research experience. Specializing in big data and social media analytics, mobile and web technologies, system and network security, visualization, virtualization, GPGPU & multicore acceleration, parallel computing, gaming frameworks & simulation, software architecture, manageability, cloud/distributed computing, and big data analytics for Internet of Things (IoT). \n \nSelf-starter, with excellent communication, presentation and writing skills, and a proven track record of leadership and expertise in software architecture, design, research, product development and delivery, and technology transfer from research to productization. Recognized leader in multicore and web acceleration, parallel computing, security and open source, and recipient of USENIX Scholar Fellowship for exceptional research ability and promise. \u2028 \n \nSpecialties: System architecture, mobile systems, OpenCL, GPGPU/parallel computing, system and network security, visualization virtualization, cloud computing, parallel software tools & tool infrastructures, gaming frameworks and simulation, web platforms, industry standards leadership, big data analytics for IoT. Highly accomplished, skilled and motivated technology executive, leader and innovator, currently leading the ESPN Advanced Technology Group, with the charter to innovate industry-leading, next generation technologies, platforms and solutions, leading to meaningful products an experiences for ESPN fans and business. Focus areas include, data mining, big data and social media analytics, visual analytics, image recognition, immersive technologies, personalization and advanced Web and mobile technologies. \n \nAn accomplished and recognized leader and researcher, computer architect, and corporate representative, with over 18 years of leadership, product development and delivery, and research experience. Specializing in big data and social media analytics, mobile and web technologies, system and network security, visualization, virtualization, GPGPU & multicore acceleration, parallel computing, gaming frameworks & simulation, software architecture, manageability, cloud/distributed computing, and big data analytics for Internet of Things (IoT). \n \nSelf-starter, with excellent communication, presentation and writing skills, and a proven track record of leadership and expertise in software architecture, design, research, product development and delivery, and technology transfer from research to productization. Recognized leader in multicore and web acceleration, parallel computing, security and open source, and recipient of USENIX Scholar Fellowship for exceptional research ability and promise. \u2028 \n \nSpecialties: System architecture, mobile systems, OpenCL, GPGPU/parallel computing, system and network security, visualization virtualization, cloud computing, parallel software tools & tool infrastructures, gaming frameworks and simulation, web platforms, industry standards leadership, big data analytics for IoT. Experience Vice President of Advanced Technology ESPN December 2014  \u2013 Present (9 months) Bristol, Connecticut \u2022 Responsible for defining and leading the technology tracks of the Advanced Technology Group (ATG), which is part of ESPN\u2019s industry-leading technology division, with the charter to innovate, explore, adopt and prototype industry leading, next generation technologies, platforms and solutions.  \n\u2022 ATG's technology tracks span across speech recognition and immersive technologies, personalization, data mining, big data and social media analytics, visualization, image recognition, virtual and augmented reality and advanced web and mobile technologies.  \n\u2022 Responsible for leading the path at ESPN to innovative industry-changing products, with the focus to deliver high quality leading-edge technologies from concept to reality.  \n\u2022 Responsible for advancing ESPN\u2019s patent portfolio through new inventions, and leading patent evaluations and process enhancements. Director of R&D / Principal Engineer, Samsung Software Architect Samsung Electronics October 2008  \u2013  December 2014  (6 years 3 months) San Jose, California \u2022 Architected and led project on Big data analytics for Internet of Things (IoT). \n\u2022 Led Indoor 3D Reconstruction project, which led to two patents. \n\u2022 Led a global team of researchers and engineers on (GPU and multicore CPU) parallelization and acceleration of native and web applications, browsers, gaming frameworks and big data visualization for high performance compute and graphics intensive use cases targeting mobile platforms. \n\u2022 Chaired Khronos WebCL industry working group. Led the standard from proposal to ratification. WebCL standard provides binding to OpenCL Parallel API for accelerating web-based applications. Defined WebCL API, WebCL and OpenCL security extensions. Defined requirements, architecture and design of WebCL kernel validator for enforcing security protections. \n\u2022 Served as Samsung's representative to Khronos Board of Directors. \n\u2022 Led project on OpenCL acceleration of WebM decoder. \n\u2022 Led GPU accelerated Content Based Image Recognition project. \n\u2022 Chair, session chair & member of technical program committees for: Parallel Software Tools and Tool Infrastructure (PSTI) Workshop, International Conference on Parallel Processing (ICPP), Embedded Linux Conference (ELC), ARM Techcon. \n\u2022 Chaired Multicore Association (MCA) Tool Infrastructure industry work group. Samsung's representative to MCA Board of Directors. \n\u2022 Managed Linux Foundation Consumer Electronics Linux Forum (CELF) \u201cTrace Format Standard\u201d open source project for multicore support. \n\u2022 Led Samsung academic and research collaborations. \n \nCertifications, Honors, Awards:  \n\u2022 Executive Certificate in Strategy and Innovation: MIT Sloan School of Management \n\u2022 Project Management Certificate: UC Berkeley Ext. \n\u2022 Software Architect: Samsung Electronics \n\u2022 Software Architecture Professional: Carnegie Mellon University, SEI \n\u2022 Samsung Collaboration Award \n\u2022 Best Paper Award: \"WebCL for Hardware-Accelerated Web Applications\" \n\u2022 Khronos Outstanding Achievement Award, 2014 Senior Architect Intel Corporation March 2004  \u2013  October 2008  (4 years 8 months) \u2022 Security and Manageability Architect in Mobility and Digital Enterprise Groups. \n\u2022 Responsible for Southbridge firmware architecture in server group. Architect on Software as a Service project. \n\u2022 Architected and developed content protection functionality in Graphics driver for Windows7. \n\u2022 Architecture and development of multiple security and manageability products, including, Active Management Technology (AMT), Integrated Trusted Platform Module (iTPM) and Virtual Trusted Platform Module (vTPM). \n\u2022 Intel\u2019s representative to Trusted Computing Group (TCG), in support of iTPM project, and co-chair of TPM- Security Evaluation, TPM Compliance, and Compliance PC-TPM groups. Led Federal Information Processing Standard (FIPS) certification effort for TPM 1.2. \n\u2022 Led multiple security evaluations of Intel\u2019s products, including Trusted Execution Technology, Integrated Trusted Platform Module (iTPM), Active Management Technology (AMT) & integrated Graphics driver. \n\u2022 Developed Circuit Breaker, Windows network security solution for Active Management Technology (AMT). \n \nHonors and Awards: \n\u2022 Division Recognition award from Intel Digital Enterprise Group (DEG)/DAP, for contributions to Integrated TPM project, Q2, 2006. \n\u2022 Division Recognition award from Intel Digital Enterprise Group (DEG)/DAP, for contributions to the Active Management Technology (AMT) 2.0 and 2.5 projects, Q3, 2006. \n\u2022 Spontaneous Recognition Award, awarded by the Mobility Platforms Group, Intel, March 2005. \n\u2022 Recognized for service in 2006 as Intel University Instructor. \n\u2022 Awarded Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, on vPRO, Seoul, Korea, 2006. \n\u2022 Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, taught in Teipei, Taiwan, 2006. \n \nTraining: \n\u2022 Windows Device Drivers & Network Drivers; Windows Systems Programming & Internals Senior Engineer / Project Lead Kaiser Permanente January 2003  \u2013  March 2004  (1 year 3 months) \u2022 Technical Manager for the project to deploy a Single Sign-On secure managed access solution across Kaiser in support of Automated Medical Records (AMR) project. \n\u2022 Led Identity Management Project.  \n\u2022 Assessed and evaluated security risks associated with enterprise systems, database and infrastructure across Kaiser. \n\u2022 Architecture and analysis of Kaiser Automated Medical Records project. \n \nTraining: \nCisco Secure Virtual Networks Senior Engineer Hewlett-Packard November 2000  \u2013  November 2002  (2 years 1 month) Cupertino, California \u2022 Designed and developed IDS/9000 host-based Intrusion Detection System (IDS), for security management for intrusion detection agents running on HP-UX systems.  \n\u2022 Performed security vulnerability assessment of HP-UX, for OS hardening for systems in high security environments. \n\u2022 Security/Penetration Testing lab setup, for determining the effectiveness of IDS/9000 in detecting intrusions and \nalerting against attacks. \n \nTraining: \nHPUX Internals, Java Networking, Advanced Java, Linux Device Drivers, UML and Object Oriented Design Principles. Programmer / Analyst Texas Digital Systems March 1995  \u2013  June 1996  (1 year 4 months) College Station, TX \u2022 Designed and developed QuickCOM network monitoring and management application, which integrated network monitoring solutions to enable real-time data-mining of network events. Information and alerts were managed and delivered in real-time. Programmer / Analyst Integrated Ocean Drilling Program (IODP) August 1993  \u2013  February 1995  (1 year 7 months) College Station, Texas \u2022 Designed and developed storage and management system for data mining of core samples, for use by scientists on board Texas A&M University\u2019s ship JOIDES Resolution (Joint Oceanographic Institutes for Deep Earth Sampling). Vice President of Advanced Technology ESPN December 2014  \u2013 Present (9 months) Bristol, Connecticut \u2022 Responsible for defining and leading the technology tracks of the Advanced Technology Group (ATG), which is part of ESPN\u2019s industry-leading technology division, with the charter to innovate, explore, adopt and prototype industry leading, next generation technologies, platforms and solutions.  \n\u2022 ATG's technology tracks span across speech recognition and immersive technologies, personalization, data mining, big data and social media analytics, visualization, image recognition, virtual and augmented reality and advanced web and mobile technologies.  \n\u2022 Responsible for leading the path at ESPN to innovative industry-changing products, with the focus to deliver high quality leading-edge technologies from concept to reality.  \n\u2022 Responsible for advancing ESPN\u2019s patent portfolio through new inventions, and leading patent evaluations and process enhancements. Vice President of Advanced Technology ESPN December 2014  \u2013 Present (9 months) Bristol, Connecticut \u2022 Responsible for defining and leading the technology tracks of the Advanced Technology Group (ATG), which is part of ESPN\u2019s industry-leading technology division, with the charter to innovate, explore, adopt and prototype industry leading, next generation technologies, platforms and solutions.  \n\u2022 ATG's technology tracks span across speech recognition and immersive technologies, personalization, data mining, big data and social media analytics, visualization, image recognition, virtual and augmented reality and advanced web and mobile technologies.  \n\u2022 Responsible for leading the path at ESPN to innovative industry-changing products, with the focus to deliver high quality leading-edge technologies from concept to reality.  \n\u2022 Responsible for advancing ESPN\u2019s patent portfolio through new inventions, and leading patent evaluations and process enhancements. Director of R&D / Principal Engineer, Samsung Software Architect Samsung Electronics October 2008  \u2013  December 2014  (6 years 3 months) San Jose, California \u2022 Architected and led project on Big data analytics for Internet of Things (IoT). \n\u2022 Led Indoor 3D Reconstruction project, which led to two patents. \n\u2022 Led a global team of researchers and engineers on (GPU and multicore CPU) parallelization and acceleration of native and web applications, browsers, gaming frameworks and big data visualization for high performance compute and graphics intensive use cases targeting mobile platforms. \n\u2022 Chaired Khronos WebCL industry working group. Led the standard from proposal to ratification. WebCL standard provides binding to OpenCL Parallel API for accelerating web-based applications. Defined WebCL API, WebCL and OpenCL security extensions. Defined requirements, architecture and design of WebCL kernel validator for enforcing security protections. \n\u2022 Served as Samsung's representative to Khronos Board of Directors. \n\u2022 Led project on OpenCL acceleration of WebM decoder. \n\u2022 Led GPU accelerated Content Based Image Recognition project. \n\u2022 Chair, session chair & member of technical program committees for: Parallel Software Tools and Tool Infrastructure (PSTI) Workshop, International Conference on Parallel Processing (ICPP), Embedded Linux Conference (ELC), ARM Techcon. \n\u2022 Chaired Multicore Association (MCA) Tool Infrastructure industry work group. Samsung's representative to MCA Board of Directors. \n\u2022 Managed Linux Foundation Consumer Electronics Linux Forum (CELF) \u201cTrace Format Standard\u201d open source project for multicore support. \n\u2022 Led Samsung academic and research collaborations. \n \nCertifications, Honors, Awards:  \n\u2022 Executive Certificate in Strategy and Innovation: MIT Sloan School of Management \n\u2022 Project Management Certificate: UC Berkeley Ext. \n\u2022 Software Architect: Samsung Electronics \n\u2022 Software Architecture Professional: Carnegie Mellon University, SEI \n\u2022 Samsung Collaboration Award \n\u2022 Best Paper Award: \"WebCL for Hardware-Accelerated Web Applications\" \n\u2022 Khronos Outstanding Achievement Award, 2014 Director of R&D / Principal Engineer, Samsung Software Architect Samsung Electronics October 2008  \u2013  December 2014  (6 years 3 months) San Jose, California \u2022 Architected and led project on Big data analytics for Internet of Things (IoT). \n\u2022 Led Indoor 3D Reconstruction project, which led to two patents. \n\u2022 Led a global team of researchers and engineers on (GPU and multicore CPU) parallelization and acceleration of native and web applications, browsers, gaming frameworks and big data visualization for high performance compute and graphics intensive use cases targeting mobile platforms. \n\u2022 Chaired Khronos WebCL industry working group. Led the standard from proposal to ratification. WebCL standard provides binding to OpenCL Parallel API for accelerating web-based applications. Defined WebCL API, WebCL and OpenCL security extensions. Defined requirements, architecture and design of WebCL kernel validator for enforcing security protections. \n\u2022 Served as Samsung's representative to Khronos Board of Directors. \n\u2022 Led project on OpenCL acceleration of WebM decoder. \n\u2022 Led GPU accelerated Content Based Image Recognition project. \n\u2022 Chair, session chair & member of technical program committees for: Parallel Software Tools and Tool Infrastructure (PSTI) Workshop, International Conference on Parallel Processing (ICPP), Embedded Linux Conference (ELC), ARM Techcon. \n\u2022 Chaired Multicore Association (MCA) Tool Infrastructure industry work group. Samsung's representative to MCA Board of Directors. \n\u2022 Managed Linux Foundation Consumer Electronics Linux Forum (CELF) \u201cTrace Format Standard\u201d open source project for multicore support. \n\u2022 Led Samsung academic and research collaborations. \n \nCertifications, Honors, Awards:  \n\u2022 Executive Certificate in Strategy and Innovation: MIT Sloan School of Management \n\u2022 Project Management Certificate: UC Berkeley Ext. \n\u2022 Software Architect: Samsung Electronics \n\u2022 Software Architecture Professional: Carnegie Mellon University, SEI \n\u2022 Samsung Collaboration Award \n\u2022 Best Paper Award: \"WebCL for Hardware-Accelerated Web Applications\" \n\u2022 Khronos Outstanding Achievement Award, 2014 Senior Architect Intel Corporation March 2004  \u2013  October 2008  (4 years 8 months) \u2022 Security and Manageability Architect in Mobility and Digital Enterprise Groups. \n\u2022 Responsible for Southbridge firmware architecture in server group. Architect on Software as a Service project. \n\u2022 Architected and developed content protection functionality in Graphics driver for Windows7. \n\u2022 Architecture and development of multiple security and manageability products, including, Active Management Technology (AMT), Integrated Trusted Platform Module (iTPM) and Virtual Trusted Platform Module (vTPM). \n\u2022 Intel\u2019s representative to Trusted Computing Group (TCG), in support of iTPM project, and co-chair of TPM- Security Evaluation, TPM Compliance, and Compliance PC-TPM groups. Led Federal Information Processing Standard (FIPS) certification effort for TPM 1.2. \n\u2022 Led multiple security evaluations of Intel\u2019s products, including Trusted Execution Technology, Integrated Trusted Platform Module (iTPM), Active Management Technology (AMT) & integrated Graphics driver. \n\u2022 Developed Circuit Breaker, Windows network security solution for Active Management Technology (AMT). \n \nHonors and Awards: \n\u2022 Division Recognition award from Intel Digital Enterprise Group (DEG)/DAP, for contributions to Integrated TPM project, Q2, 2006. \n\u2022 Division Recognition award from Intel Digital Enterprise Group (DEG)/DAP, for contributions to the Active Management Technology (AMT) 2.0 and 2.5 projects, Q3, 2006. \n\u2022 Spontaneous Recognition Award, awarded by the Mobility Platforms Group, Intel, March 2005. \n\u2022 Recognized for service in 2006 as Intel University Instructor. \n\u2022 Awarded Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, on vPRO, Seoul, Korea, 2006. \n\u2022 Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, taught in Teipei, Taiwan, 2006. \n \nTraining: \n\u2022 Windows Device Drivers & Network Drivers; Windows Systems Programming & Internals Senior Architect Intel Corporation March 2004  \u2013  October 2008  (4 years 8 months) \u2022 Security and Manageability Architect in Mobility and Digital Enterprise Groups. \n\u2022 Responsible for Southbridge firmware architecture in server group. Architect on Software as a Service project. \n\u2022 Architected and developed content protection functionality in Graphics driver for Windows7. \n\u2022 Architecture and development of multiple security and manageability products, including, Active Management Technology (AMT), Integrated Trusted Platform Module (iTPM) and Virtual Trusted Platform Module (vTPM). \n\u2022 Intel\u2019s representative to Trusted Computing Group (TCG), in support of iTPM project, and co-chair of TPM- Security Evaluation, TPM Compliance, and Compliance PC-TPM groups. Led Federal Information Processing Standard (FIPS) certification effort for TPM 1.2. \n\u2022 Led multiple security evaluations of Intel\u2019s products, including Trusted Execution Technology, Integrated Trusted Platform Module (iTPM), Active Management Technology (AMT) & integrated Graphics driver. \n\u2022 Developed Circuit Breaker, Windows network security solution for Active Management Technology (AMT). \n \nHonors and Awards: \n\u2022 Division Recognition award from Intel Digital Enterprise Group (DEG)/DAP, for contributions to Integrated TPM project, Q2, 2006. \n\u2022 Division Recognition award from Intel Digital Enterprise Group (DEG)/DAP, for contributions to the Active Management Technology (AMT) 2.0 and 2.5 projects, Q3, 2006. \n\u2022 Spontaneous Recognition Award, awarded by the Mobility Platforms Group, Intel, March 2005. \n\u2022 Recognized for service in 2006 as Intel University Instructor. \n\u2022 Awarded Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, on vPRO, Seoul, Korea, 2006. \n\u2022 Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, taught in Teipei, Taiwan, 2006. \n \nTraining: \n\u2022 Windows Device Drivers & Network Drivers; Windows Systems Programming & Internals Senior Engineer / Project Lead Kaiser Permanente January 2003  \u2013  March 2004  (1 year 3 months) \u2022 Technical Manager for the project to deploy a Single Sign-On secure managed access solution across Kaiser in support of Automated Medical Records (AMR) project. \n\u2022 Led Identity Management Project.  \n\u2022 Assessed and evaluated security risks associated with enterprise systems, database and infrastructure across Kaiser. \n\u2022 Architecture and analysis of Kaiser Automated Medical Records project. \n \nTraining: \nCisco Secure Virtual Networks Senior Engineer / Project Lead Kaiser Permanente January 2003  \u2013  March 2004  (1 year 3 months) \u2022 Technical Manager for the project to deploy a Single Sign-On secure managed access solution across Kaiser in support of Automated Medical Records (AMR) project. \n\u2022 Led Identity Management Project.  \n\u2022 Assessed and evaluated security risks associated with enterprise systems, database and infrastructure across Kaiser. \n\u2022 Architecture and analysis of Kaiser Automated Medical Records project. \n \nTraining: \nCisco Secure Virtual Networks Senior Engineer Hewlett-Packard November 2000  \u2013  November 2002  (2 years 1 month) Cupertino, California \u2022 Designed and developed IDS/9000 host-based Intrusion Detection System (IDS), for security management for intrusion detection agents running on HP-UX systems.  \n\u2022 Performed security vulnerability assessment of HP-UX, for OS hardening for systems in high security environments. \n\u2022 Security/Penetration Testing lab setup, for determining the effectiveness of IDS/9000 in detecting intrusions and \nalerting against attacks. \n \nTraining: \nHPUX Internals, Java Networking, Advanced Java, Linux Device Drivers, UML and Object Oriented Design Principles. Senior Engineer Hewlett-Packard November 2000  \u2013  November 2002  (2 years 1 month) Cupertino, California \u2022 Designed and developed IDS/9000 host-based Intrusion Detection System (IDS), for security management for intrusion detection agents running on HP-UX systems.  \n\u2022 Performed security vulnerability assessment of HP-UX, for OS hardening for systems in high security environments. \n\u2022 Security/Penetration Testing lab setup, for determining the effectiveness of IDS/9000 in detecting intrusions and \nalerting against attacks. \n \nTraining: \nHPUX Internals, Java Networking, Advanced Java, Linux Device Drivers, UML and Object Oriented Design Principles. Programmer / Analyst Texas Digital Systems March 1995  \u2013  June 1996  (1 year 4 months) College Station, TX \u2022 Designed and developed QuickCOM network monitoring and management application, which integrated network monitoring solutions to enable real-time data-mining of network events. Information and alerts were managed and delivered in real-time. Programmer / Analyst Texas Digital Systems March 1995  \u2013  June 1996  (1 year 4 months) College Station, TX \u2022 Designed and developed QuickCOM network monitoring and management application, which integrated network monitoring solutions to enable real-time data-mining of network events. Information and alerts were managed and delivered in real-time. Programmer / Analyst Integrated Ocean Drilling Program (IODP) August 1993  \u2013  February 1995  (1 year 7 months) College Station, Texas \u2022 Designed and developed storage and management system for data mining of core samples, for use by scientists on board Texas A&M University\u2019s ship JOIDES Resolution (Joint Oceanographic Institutes for Deep Earth Sampling). Programmer / Analyst Integrated Ocean Drilling Program (IODP) August 1993  \u2013  February 1995  (1 year 7 months) College Station, Texas \u2022 Designed and developed storage and management system for data mining of core samples, for use by scientists on board Texas A&M University\u2019s ship JOIDES Resolution (Joint Oceanographic Institutes for Deep Earth Sampling). Skills Multi-core System Architecture OpenCL Project Management Software Engineering Parallel... Parallel Software Tools... System and Network... Mobile... Network Security SaaS Security Networking Gaming Frameworks Web Platforms High Performance... Firmware Embedded Software Mobile Devices Distributed Systems Embedded Systems Fundraising Volunteer Management C++ C ARM Object Oriented Design Algorithms Enterprise Software Embedded Linux Java Programming Computer Architecture Debugging Testing Linux Device Drivers Cloud Computing Mobile Applications Architectures Open Source Software Design See 27+ \u00a0 \u00a0 See less Skills  Multi-core System Architecture OpenCL Project Management Software Engineering Parallel... Parallel Software Tools... System and Network... Mobile... Network Security SaaS Security Networking Gaming Frameworks Web Platforms High Performance... Firmware Embedded Software Mobile Devices Distributed Systems Embedded Systems Fundraising Volunteer Management C++ C ARM Object Oriented Design Algorithms Enterprise Software Embedded Linux Java Programming Computer Architecture Debugging Testing Linux Device Drivers Cloud Computing Mobile Applications Architectures Open Source Software Design See 27+ \u00a0 \u00a0 See less Multi-core System Architecture OpenCL Project Management Software Engineering Parallel... Parallel Software Tools... System and Network... Mobile... Network Security SaaS Security Networking Gaming Frameworks Web Platforms High Performance... Firmware Embedded Software Mobile Devices Distributed Systems Embedded Systems Fundraising Volunteer Management C++ C ARM Object Oriented Design Algorithms Enterprise Software Embedded Linux Java Programming Computer Architecture Debugging Testing Linux Device Drivers Cloud Computing Mobile Applications Architectures Open Source Software Design See 27+ \u00a0 \u00a0 See less Multi-core System Architecture OpenCL Project Management Software Engineering Parallel... Parallel Software Tools... System and Network... Mobile... Network Security SaaS Security Networking Gaming Frameworks Web Platforms High Performance... Firmware Embedded Software Mobile Devices Distributed Systems Embedded Systems Fundraising Volunteer Management C++ C ARM Object Oriented Design Algorithms Enterprise Software Embedded Linux Java Programming Computer Architecture Debugging Testing Linux Device Drivers Cloud Computing Mobile Applications Architectures Open Source Software Design See 27+ \u00a0 \u00a0 See less Education Texas A&M University Doctor of Philosophy (Ph.D.),  Computer Engineering Research focus: Mobile, Wireless and Distributed, System and Network Security.  \nDissertation: Mutual Authentication, Confidentiality, and Key Management System for Mobile and Wireless Networks.  \n \n\u2022 USENIX Scholar Fellowship for exceptional research ability and promise. \n\u2022 Published various papers in the following conferences and magazine, in the areas of System security, network security and wireless security: \n\u2022 ACM Annual Computer Security Applications Conference (ACSAC): 1998. \n\u2022 SANS Network Security Conference: 1998. \n\u2022 IEEE Survivability Workshop: 1998 (two publications). \n\u2022 USENIX ;login: magazine: September 1999. \n\u2022 Designed and setup the security lab for penetration testing, and taught security classes at Texas A&M University to graduate and undergraduate students.  \n\u2022 Published multiple year results from the Texas A&M University security lab at SANS Network Security Conference, 1998, and USENIX ;login: magazine, September 1999. Activities and Societies:\u00a0 Upsilon Pi Epsilon (UPE) Honor Society ,  USENIX ,  IEEE ,  ACM Texas A&M University Master's Degree,  Computer Science Thesis Topic: Implementation and Testing of a Parallel Layer Peeling Algorithm. \nSpecialization: Parallel Computing, Multicore and Networking Activities and Societies:\u00a0 Upsilon Pi Epsilon (UPE) Honor Society ,  IEEE ,  ACM Texas A&M University Bachelor's Degree,  Computer Science and Engineering Minor: Electrical Engineering Activities and Societies:\u00a0 IEEE ,  ACM Texas A&M University Doctor of Philosophy (Ph.D.),  Computer Engineering Research focus: Mobile, Wireless and Distributed, System and Network Security.  \nDissertation: Mutual Authentication, Confidentiality, and Key Management System for Mobile and Wireless Networks.  \n \n\u2022 USENIX Scholar Fellowship for exceptional research ability and promise. \n\u2022 Published various papers in the following conferences and magazine, in the areas of System security, network security and wireless security: \n\u2022 ACM Annual Computer Security Applications Conference (ACSAC): 1998. \n\u2022 SANS Network Security Conference: 1998. \n\u2022 IEEE Survivability Workshop: 1998 (two publications). \n\u2022 USENIX ;login: magazine: September 1999. \n\u2022 Designed and setup the security lab for penetration testing, and taught security classes at Texas A&M University to graduate and undergraduate students.  \n\u2022 Published multiple year results from the Texas A&M University security lab at SANS Network Security Conference, 1998, and USENIX ;login: magazine, September 1999. Activities and Societies:\u00a0 Upsilon Pi Epsilon (UPE) Honor Society ,  USENIX ,  IEEE ,  ACM Texas A&M University Doctor of Philosophy (Ph.D.),  Computer Engineering Research focus: Mobile, Wireless and Distributed, System and Network Security.  \nDissertation: Mutual Authentication, Confidentiality, and Key Management System for Mobile and Wireless Networks.  \n \n\u2022 USENIX Scholar Fellowship for exceptional research ability and promise. \n\u2022 Published various papers in the following conferences and magazine, in the areas of System security, network security and wireless security: \n\u2022 ACM Annual Computer Security Applications Conference (ACSAC): 1998. \n\u2022 SANS Network Security Conference: 1998. \n\u2022 IEEE Survivability Workshop: 1998 (two publications). \n\u2022 USENIX ;login: magazine: September 1999. \n\u2022 Designed and setup the security lab for penetration testing, and taught security classes at Texas A&M University to graduate and undergraduate students.  \n\u2022 Published multiple year results from the Texas A&M University security lab at SANS Network Security Conference, 1998, and USENIX ;login: magazine, September 1999. Activities and Societies:\u00a0 Upsilon Pi Epsilon (UPE) Honor Society ,  USENIX ,  IEEE ,  ACM Texas A&M University Doctor of Philosophy (Ph.D.),  Computer Engineering Research focus: Mobile, Wireless and Distributed, System and Network Security.  \nDissertation: Mutual Authentication, Confidentiality, and Key Management System for Mobile and Wireless Networks.  \n \n\u2022 USENIX Scholar Fellowship for exceptional research ability and promise. \n\u2022 Published various papers in the following conferences and magazine, in the areas of System security, network security and wireless security: \n\u2022 ACM Annual Computer Security Applications Conference (ACSAC): 1998. \n\u2022 SANS Network Security Conference: 1998. \n\u2022 IEEE Survivability Workshop: 1998 (two publications). \n\u2022 USENIX ;login: magazine: September 1999. \n\u2022 Designed and setup the security lab for penetration testing, and taught security classes at Texas A&M University to graduate and undergraduate students.  \n\u2022 Published multiple year results from the Texas A&M University security lab at SANS Network Security Conference, 1998, and USENIX ;login: magazine, September 1999. Activities and Societies:\u00a0 Upsilon Pi Epsilon (UPE) Honor Society ,  USENIX ,  IEEE ,  ACM Texas A&M University Master's Degree,  Computer Science Thesis Topic: Implementation and Testing of a Parallel Layer Peeling Algorithm. \nSpecialization: Parallel Computing, Multicore and Networking Activities and Societies:\u00a0 Upsilon Pi Epsilon (UPE) Honor Society ,  IEEE ,  ACM Texas A&M University Master's Degree,  Computer Science Thesis Topic: Implementation and Testing of a Parallel Layer Peeling Algorithm. \nSpecialization: Parallel Computing, Multicore and Networking Activities and Societies:\u00a0 Upsilon Pi Epsilon (UPE) Honor Society ,  IEEE ,  ACM Texas A&M University Master's Degree,  Computer Science Thesis Topic: Implementation and Testing of a Parallel Layer Peeling Algorithm. \nSpecialization: Parallel Computing, Multicore and Networking Activities and Societies:\u00a0 Upsilon Pi Epsilon (UPE) Honor Society ,  IEEE ,  ACM Texas A&M University Bachelor's Degree,  Computer Science and Engineering Minor: Electrical Engineering Activities and Societies:\u00a0 IEEE ,  ACM Texas A&M University Bachelor's Degree,  Computer Science and Engineering Minor: Electrical Engineering Activities and Societies:\u00a0 IEEE ,  ACM Texas A&M University Bachelor's Degree,  Computer Science and Engineering Minor: Electrical Engineering Activities and Societies:\u00a0 IEEE ,  ACM Honors & Awards Additional Honors & Awards \u2022 USENIX Scholar Fellowship: Awarded for exceptional research ability & promise (2000) \n\u2022 Division Recognition award, Intel Digital Enterprise Group, for contributions to Integrated TPM project, Q2 2006 \n\u2022 Division Recognition award, Intel Digital Enterprise Group, for contributions to Active Management Technology (AMT) 2.0 & 2.5 projects, Q3 2006 \n\u2022 Spontaneous Recognition Award, awarded by Mobile Platforms Group, Intel, Mar 2005 \n\u2022 Recognized for service in 2006 as Intel University Instructor \n\u2022 Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, on vPRO, in Seoul, Korea, 2006 \n\u2022 Certificate of Achievement for Intel Development Forum session, for \"Excellent Session\", taught in Teipei, Taiwan, 2006 \n* Samsung Best Paper Award for \"WebCL for Hardware-Accelerated Web Applications\", Nov 2011 \n* Samsung Collaboration Award, for collaboration across organizations, Jan 2013 \n* Khronos Outstanding Achievement Award, 2014 Additional Honors & Awards \u2022 USENIX Scholar Fellowship: Awarded for exceptional research ability & promise (2000) \n\u2022 Division Recognition award, Intel Digital Enterprise Group, for contributions to Integrated TPM project, Q2 2006 \n\u2022 Division Recognition award, Intel Digital Enterprise Group, for contributions to Active Management Technology (AMT) 2.0 & 2.5 projects, Q3 2006 \n\u2022 Spontaneous Recognition Award, awarded by Mobile Platforms Group, Intel, Mar 2005 \n\u2022 Recognized for service in 2006 as Intel University Instructor \n\u2022 Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, on vPRO, in Seoul, Korea, 2006 \n\u2022 Certificate of Achievement for Intel Development Forum session, for \"Excellent Session\", taught in Teipei, Taiwan, 2006 \n* Samsung Best Paper Award for \"WebCL for Hardware-Accelerated Web Applications\", Nov 2011 \n* Samsung Collaboration Award, for collaboration across organizations, Jan 2013 \n* Khronos Outstanding Achievement Award, 2014 Additional Honors & Awards \u2022 USENIX Scholar Fellowship: Awarded for exceptional research ability & promise (2000) \n\u2022 Division Recognition award, Intel Digital Enterprise Group, for contributions to Integrated TPM project, Q2 2006 \n\u2022 Division Recognition award, Intel Digital Enterprise Group, for contributions to Active Management Technology (AMT) 2.0 & 2.5 projects, Q3 2006 \n\u2022 Spontaneous Recognition Award, awarded by Mobile Platforms Group, Intel, Mar 2005 \n\u2022 Recognized for service in 2006 as Intel University Instructor \n\u2022 Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, on vPRO, in Seoul, Korea, 2006 \n\u2022 Certificate of Achievement for Intel Development Forum session, for \"Excellent Session\", taught in Teipei, Taiwan, 2006 \n* Samsung Best Paper Award for \"WebCL for Hardware-Accelerated Web Applications\", Nov 2011 \n* Samsung Collaboration Award, for collaboration across organizations, Jan 2013 \n* Khronos Outstanding Achievement Award, 2014 Additional Honors & Awards \u2022 USENIX Scholar Fellowship: Awarded for exceptional research ability & promise (2000) \n\u2022 Division Recognition award, Intel Digital Enterprise Group, for contributions to Integrated TPM project, Q2 2006 \n\u2022 Division Recognition award, Intel Digital Enterprise Group, for contributions to Active Management Technology (AMT) 2.0 & 2.5 projects, Q3 2006 \n\u2022 Spontaneous Recognition Award, awarded by Mobile Platforms Group, Intel, Mar 2005 \n\u2022 Recognized for service in 2006 as Intel University Instructor \n\u2022 Certificate of Achievement for an Intel Development Forum session, receiving a session designation of Excellent, on vPRO, in Seoul, Korea, 2006 \n\u2022 Certificate of Achievement for Intel Development Forum session, for \"Excellent Session\", taught in Teipei, Taiwan, 2006 \n* Samsung Best Paper Award for \"WebCL for Hardware-Accelerated Web Applications\", Nov 2011 \n* Samsung Collaboration Award, for collaboration across organizations, Jan 2013 \n* Khronos Outstanding Achievement Award, 2014 ", "Languages   Skills PCI DSS CISSP CCNP Architecture Virtualization Security Network Security Enterprise Architecture Data Center Encryption Cisco Identity Management Active Directory Solution Architecture Cisco Technologies ITIL SaaS Information Security Information Security... Firewalls Computer Security Business Continuity ISO 27001 Penetration Testing Disaster Recovery Vulnerability Assessment IT Service Management IT Strategy Checkpoint Infrastructure Security Audits See 16+ \u00a0 \u00a0 See less Skills  PCI DSS CISSP CCNP Architecture Virtualization Security Network Security Enterprise Architecture Data Center Encryption Cisco Identity Management Active Directory Solution Architecture Cisco Technologies ITIL SaaS Information Security Information Security... Firewalls Computer Security Business Continuity ISO 27001 Penetration Testing Disaster Recovery Vulnerability Assessment IT Service Management IT Strategy Checkpoint Infrastructure Security Audits See 16+ \u00a0 \u00a0 See less PCI DSS CISSP CCNP Architecture Virtualization Security Network Security Enterprise Architecture Data Center Encryption Cisco Identity Management Active Directory Solution Architecture Cisco Technologies ITIL SaaS Information Security Information Security... Firewalls Computer Security Business Continuity ISO 27001 Penetration Testing Disaster Recovery Vulnerability Assessment IT Service Management IT Strategy Checkpoint Infrastructure Security Audits See 16+ \u00a0 \u00a0 See less PCI DSS CISSP CCNP Architecture Virtualization Security Network Security Enterprise Architecture Data Center Encryption Cisco Identity Management Active Directory Solution Architecture Cisco Technologies ITIL SaaS Information Security Information Security... Firewalls Computer Security Business Continuity ISO 27001 Penetration Testing Disaster Recovery Vulnerability Assessment IT Service Management IT Strategy Checkpoint Infrastructure Security Audits See 16+ \u00a0 \u00a0 See less ", "Summary VLSI design Specialties:uArch, RTL, Circuit Summary VLSI design Specialties:uArch, RTL, Circuit VLSI design Specialties:uArch, RTL, Circuit VLSI design Specialties:uArch, RTL, Circuit Experience Senior Architect Intel Corporation March 2014  \u2013 Present (1 year 6 months) Santa Clara Senior Architect Intel Corporation March 2014  \u2013 Present (1 year 6 months) Santa Clara Senior Architect Intel Corporation March 2014  \u2013 Present (1 year 6 months) Santa Clara Languages English Hebrew Russian English Hebrew Russian English Hebrew Russian Skills SystemVerilog VLSI SoC ASIC Verilog RTL design Processors Debugging Hardware Functional Verification Static Timing Analysis Computer Architecture Microprocessors Hardware Architecture X86 Circuit Design RTL EDA Logic Design Embedded Systems VHDL Integrated Circuit... TCL PCIe RTL Design See 10+ \u00a0 \u00a0 See less Skills  SystemVerilog VLSI SoC ASIC Verilog RTL design Processors Debugging Hardware Functional Verification Static Timing Analysis Computer Architecture Microprocessors Hardware Architecture X86 Circuit Design RTL EDA Logic Design Embedded Systems VHDL Integrated Circuit... TCL PCIe RTL Design See 10+ \u00a0 \u00a0 See less SystemVerilog VLSI SoC ASIC Verilog RTL design Processors Debugging Hardware Functional Verification Static Timing Analysis Computer Architecture Microprocessors Hardware Architecture X86 Circuit Design RTL EDA Logic Design Embedded Systems VHDL Integrated Circuit... TCL PCIe RTL Design See 10+ \u00a0 \u00a0 See less SystemVerilog VLSI SoC ASIC Verilog RTL design Processors Debugging Hardware Functional Verification Static Timing Analysis Computer Architecture Microprocessors Hardware Architecture X86 Circuit Design RTL EDA Logic Design Embedded Systems VHDL Integrated Circuit... TCL PCIe RTL Design See 10+ \u00a0 \u00a0 See less Education Omsk State Technical University (OSTU) Master\u2019s Degree,  System enginering 1987  \u2013 1992 Omsk State Technical University (OSTU) Master\u2019s Degree,  System enginering 1987  \u2013 1992 Omsk State Technical University (OSTU) Master\u2019s Degree,  System enginering 1987  \u2013 1992 Omsk State Technical University (OSTU) Master\u2019s Degree,  System enginering 1987  \u2013 1992 ", "Summary Professional leader with vast National and International Information Technology and Program Management experience. Highly skilled in delivering high impact projects that produce outstanding business results. An innovative problem solver, skilled in the development of high performance teams and the delivery of improvement processes. Demonstrated success in directing the delivery of business and technical transformation programs in large scale environments including: Technology, Healthcare, Manufacturing and Government sectors. With more than three decades of industry experience, I view myself as a well versed technologist, who readily embraces the introduction of each new technology delivered that will positively impact our ever-changing world. Summary Professional leader with vast National and International Information Technology and Program Management experience. Highly skilled in delivering high impact projects that produce outstanding business results. An innovative problem solver, skilled in the development of high performance teams and the delivery of improvement processes. Demonstrated success in directing the delivery of business and technical transformation programs in large scale environments including: Technology, Healthcare, Manufacturing and Government sectors. With more than three decades of industry experience, I view myself as a well versed technologist, who readily embraces the introduction of each new technology delivered that will positively impact our ever-changing world. Professional leader with vast National and International Information Technology and Program Management experience. Highly skilled in delivering high impact projects that produce outstanding business results. An innovative problem solver, skilled in the development of high performance teams and the delivery of improvement processes. Demonstrated success in directing the delivery of business and technical transformation programs in large scale environments including: Technology, Healthcare, Manufacturing and Government sectors. With more than three decades of industry experience, I view myself as a well versed technologist, who readily embraces the introduction of each new technology delivered that will positively impact our ever-changing world. Professional leader with vast National and International Information Technology and Program Management experience. Highly skilled in delivering high impact projects that produce outstanding business results. An innovative problem solver, skilled in the development of high performance teams and the delivery of improvement processes. Demonstrated success in directing the delivery of business and technical transformation programs in large scale environments including: Technology, Healthcare, Manufacturing and Government sectors. With more than three decades of industry experience, I view myself as a well versed technologist, who readily embraces the introduction of each new technology delivered that will positively impact our ever-changing world. Experience Director Information Technology Services EJES Inc. January 2015  \u2013 Present (8 months) Dallas/Fort Worth Area IT Professional Services - We offer a continuum of IT Services including: \n- Strategic Consulting \n- IT Governance \n- Program/Project Management \n- Outsourcing and Staff Augmentation Senior Architect Intel Corporation 2013  \u2013  January 2015  (2 years) Director IT Governanace Zycron November 2008  \u2013  2013  (5 years) Project Manager First Horizion 2002  \u2013  2006  (4 years) Director Information Technology Services EJES Inc. January 2015  \u2013 Present (8 months) Dallas/Fort Worth Area IT Professional Services - We offer a continuum of IT Services including: \n- Strategic Consulting \n- IT Governance \n- Program/Project Management \n- Outsourcing and Staff Augmentation Director Information Technology Services EJES Inc. January 2015  \u2013 Present (8 months) Dallas/Fort Worth Area IT Professional Services - We offer a continuum of IT Services including: \n- Strategic Consulting \n- IT Governance \n- Program/Project Management \n- Outsourcing and Staff Augmentation Senior Architect Intel Corporation 2013  \u2013  January 2015  (2 years) Senior Architect Intel Corporation 2013  \u2013  January 2015  (2 years) Director IT Governanace Zycron November 2008  \u2013  2013  (5 years) Director IT Governanace Zycron November 2008  \u2013  2013  (5 years) Project Manager First Horizion 2002  \u2013  2006  (4 years) Project Manager First Horizion 2002  \u2013  2006  (4 years) Languages English English English Skills SDLC Vendor Management Disaster Recovery Business Analysis Visio Process Improvement Integration Requirements Analysis Project Management PMP Program Management SharePoint IT Management Software Project... Cloud Computing PMO Security Enterprise Architecture Information Technology Network Security Data Center ITIL Business Intelligence IT Strategy Project Portfolio... IT Service Management Software Development Requirements Gathering Governance Business Process Software Documentation Business Process... Outsourcing Agile Project Management See 19+ \u00a0 \u00a0 See less Skills  SDLC Vendor Management Disaster Recovery Business Analysis Visio Process Improvement Integration Requirements Analysis Project Management PMP Program Management SharePoint IT Management Software Project... Cloud Computing PMO Security Enterprise Architecture Information Technology Network Security Data Center ITIL Business Intelligence IT Strategy Project Portfolio... IT Service Management Software Development Requirements Gathering Governance Business Process Software Documentation Business Process... Outsourcing Agile Project Management See 19+ \u00a0 \u00a0 See less SDLC Vendor Management Disaster Recovery Business Analysis Visio Process Improvement Integration Requirements Analysis Project Management PMP Program Management SharePoint IT Management Software Project... Cloud Computing PMO Security Enterprise Architecture Information Technology Network Security Data Center ITIL Business Intelligence IT Strategy Project Portfolio... IT Service Management Software Development Requirements Gathering Governance Business Process Software Documentation Business Process... Outsourcing Agile Project Management See 19+ \u00a0 \u00a0 See less SDLC Vendor Management Disaster Recovery Business Analysis Visio Process Improvement Integration Requirements Analysis Project Management PMP Program Management SharePoint IT Management Software Project... Cloud Computing PMO Security Enterprise Architecture Information Technology Network Security Data Center ITIL Business Intelligence IT Strategy Project Portfolio... IT Service Management Software Development Requirements Gathering Governance Business Process Software Documentation Business Process... Outsourcing Agile Project Management See 19+ \u00a0 \u00a0 See less Education Elkins Technology Institute Electrical Engineering,  Digital Electronics 1984  \u2013 1987 Activities and Societies:\u00a0 Standing Member of Project Management Institute (PMI) Indiana University Sociology/Computer Sciences 1974  \u2013 1977 Elkins Technology Institute Electrical Engineering,  Digital Electronics 1984  \u2013 1987 Activities and Societies:\u00a0 Standing Member of Project Management Institute (PMI) Elkins Technology Institute Electrical Engineering,  Digital Electronics 1984  \u2013 1987 Activities and Societies:\u00a0 Standing Member of Project Management Institute (PMI) Elkins Technology Institute Electrical Engineering,  Digital Electronics 1984  \u2013 1987 Activities and Societies:\u00a0 Standing Member of Project Management Institute (PMI) Indiana University Sociology/Computer Sciences 1974  \u2013 1977 Indiana University Sociology/Computer Sciences 1974  \u2013 1977 Indiana University Sociology/Computer Sciences 1974  \u2013 1977 ", "Summary Current focus in System level Architecture definition for Servers/Client/Laptop/Tablet/Smartphone and Wearable, Power Management and Sensor HUBs. \n \nBackground: 25 years Technical Design Management and Design and Development of SoCs, ASICs, Audio CODECs and Digital Signal Processing, proof of concept and software integration on FPGAs, AMBA bridge design and Tensilica and ARM processor integration, Embedded Controllers, LAN, DRAM interface, Airbag controllers, Southbridge chipsets and X86 Intel CPU design. \n \nAreas of expertise: Entire silicon Design flow from Product and Architecture definition, Matlab analysis, RTL coding and design verification, synthesis, timing analysis, silicon debug in lab and on tester. \n \nOther: Self starter, motivator, team player with cross functional and remote teams. Customer Interface with major OEMs and IP evaluation. Contributor to MIPI Battery and Sensor Interface Standard groups. Two US patents in the areas of Audio Speaker protection and Haptics. Summary Current focus in System level Architecture definition for Servers/Client/Laptop/Tablet/Smartphone and Wearable, Power Management and Sensor HUBs. \n \nBackground: 25 years Technical Design Management and Design and Development of SoCs, ASICs, Audio CODECs and Digital Signal Processing, proof of concept and software integration on FPGAs, AMBA bridge design and Tensilica and ARM processor integration, Embedded Controllers, LAN, DRAM interface, Airbag controllers, Southbridge chipsets and X86 Intel CPU design. \n \nAreas of expertise: Entire silicon Design flow from Product and Architecture definition, Matlab analysis, RTL coding and design verification, synthesis, timing analysis, silicon debug in lab and on tester. \n \nOther: Self starter, motivator, team player with cross functional and remote teams. Customer Interface with major OEMs and IP evaluation. Contributor to MIPI Battery and Sensor Interface Standard groups. Two US patents in the areas of Audio Speaker protection and Haptics. Current focus in System level Architecture definition for Servers/Client/Laptop/Tablet/Smartphone and Wearable, Power Management and Sensor HUBs. \n \nBackground: 25 years Technical Design Management and Design and Development of SoCs, ASICs, Audio CODECs and Digital Signal Processing, proof of concept and software integration on FPGAs, AMBA bridge design and Tensilica and ARM processor integration, Embedded Controllers, LAN, DRAM interface, Airbag controllers, Southbridge chipsets and X86 Intel CPU design. \n \nAreas of expertise: Entire silicon Design flow from Product and Architecture definition, Matlab analysis, RTL coding and design verification, synthesis, timing analysis, silicon debug in lab and on tester. \n \nOther: Self starter, motivator, team player with cross functional and remote teams. Customer Interface with major OEMs and IP evaluation. Contributor to MIPI Battery and Sensor Interface Standard groups. Two US patents in the areas of Audio Speaker protection and Haptics. Current focus in System level Architecture definition for Servers/Client/Laptop/Tablet/Smartphone and Wearable, Power Management and Sensor HUBs. \n \nBackground: 25 years Technical Design Management and Design and Development of SoCs, ASICs, Audio CODECs and Digital Signal Processing, proof of concept and software integration on FPGAs, AMBA bridge design and Tensilica and ARM processor integration, Embedded Controllers, LAN, DRAM interface, Airbag controllers, Southbridge chipsets and X86 Intel CPU design. \n \nAreas of expertise: Entire silicon Design flow from Product and Architecture definition, Matlab analysis, RTL coding and design verification, synthesis, timing analysis, silicon debug in lab and on tester. \n \nOther: Self starter, motivator, team player with cross functional and remote teams. Customer Interface with major OEMs and IP evaluation. Contributor to MIPI Battery and Sensor Interface Standard groups. Two US patents in the areas of Audio Speaker protection and Haptics. Experience Senior Architect Intel Corporation July 2014  \u2013 Present (1 year 2 months) Santa Clara System level platform Power Management of Servers/Client/Laptop/Tablet/Smartphone and Wearable Sensor HUB Platform Architect QuickLogic January 2014  \u2013  June 2014  (6 months) Sunnyvale, CA Define Architecture of the next generation Sensor HUB for Smartphone and Wearable. \nVisit Top Tier OEMs in Asia to inquire about their Smartphone/Tablet and Wearable projects and discuss their requirements for the next generation \u201cAlways-on\u201d mobile device. \nPartition the compute power of the system to address the low power requirement and at the same time provide sufficient performance to support the compute intensive algorithms such as PDR (Pedestrian Dead Reckoning, Indoor navigation) and \u201cContext\u201d. \nUse variety of physical sensors such as AMG (Accelerometer, Magnetometer, Gyroscope), Pressure, ALS, Proximity and Gesture from vendors such as Bosch, STMicro, AKM, AMS and Invensense. Write algorithms to do sensor data acquisition and transfer to Application Processor to conform with the latest Android 4.4 \u201cKitKat\u201d sensor requirements. Senior Design Manager / Systems Architect Mobile Solutions Group Fairchild Semiconductor January 2011  \u2013  December 2013  (3 years) Design and Implementation of Mixed Signal and Power Management Product Line Senior Member of Technical Staff Maxim Integrated Products March 2005  \u2013  January 2011  (5 years 11 months) Taped out several Audio CODECs. Design Mixed Signal, DSP, Digital filters. FPGA implementation. Staff Design Engineer Quick Silver Technology 2003  \u2013  2005  (2 years) FPGA design, DDR DRAM Interface design, AMBA bridge design Technical Design Manager National Semiconductor 1995  \u2013  2003  (8 years) Technical Design Manager, Taped out several South Bridge chip sets. Taped out several Embedded controller SOCs. Senior Design Engineer Intel 1990  \u2013  1995  (5 years) Worked on the design of the 486SL Microprocessor. \nWorked on the design of the Pentium (P45C) Microprocessor Senior Architect Intel Corporation July 2014  \u2013 Present (1 year 2 months) Santa Clara System level platform Power Management of Servers/Client/Laptop/Tablet/Smartphone and Wearable Senior Architect Intel Corporation July 2014  \u2013 Present (1 year 2 months) Santa Clara System level platform Power Management of Servers/Client/Laptop/Tablet/Smartphone and Wearable Sensor HUB Platform Architect QuickLogic January 2014  \u2013  June 2014  (6 months) Sunnyvale, CA Define Architecture of the next generation Sensor HUB for Smartphone and Wearable. \nVisit Top Tier OEMs in Asia to inquire about their Smartphone/Tablet and Wearable projects and discuss their requirements for the next generation \u201cAlways-on\u201d mobile device. \nPartition the compute power of the system to address the low power requirement and at the same time provide sufficient performance to support the compute intensive algorithms such as PDR (Pedestrian Dead Reckoning, Indoor navigation) and \u201cContext\u201d. \nUse variety of physical sensors such as AMG (Accelerometer, Magnetometer, Gyroscope), Pressure, ALS, Proximity and Gesture from vendors such as Bosch, STMicro, AKM, AMS and Invensense. Write algorithms to do sensor data acquisition and transfer to Application Processor to conform with the latest Android 4.4 \u201cKitKat\u201d sensor requirements. Sensor HUB Platform Architect QuickLogic January 2014  \u2013  June 2014  (6 months) Sunnyvale, CA Define Architecture of the next generation Sensor HUB for Smartphone and Wearable. \nVisit Top Tier OEMs in Asia to inquire about their Smartphone/Tablet and Wearable projects and discuss their requirements for the next generation \u201cAlways-on\u201d mobile device. \nPartition the compute power of the system to address the low power requirement and at the same time provide sufficient performance to support the compute intensive algorithms such as PDR (Pedestrian Dead Reckoning, Indoor navigation) and \u201cContext\u201d. \nUse variety of physical sensors such as AMG (Accelerometer, Magnetometer, Gyroscope), Pressure, ALS, Proximity and Gesture from vendors such as Bosch, STMicro, AKM, AMS and Invensense. Write algorithms to do sensor data acquisition and transfer to Application Processor to conform with the latest Android 4.4 \u201cKitKat\u201d sensor requirements. Senior Design Manager / Systems Architect Mobile Solutions Group Fairchild Semiconductor January 2011  \u2013  December 2013  (3 years) Design and Implementation of Mixed Signal and Power Management Product Line Senior Design Manager / Systems Architect Mobile Solutions Group Fairchild Semiconductor January 2011  \u2013  December 2013  (3 years) Design and Implementation of Mixed Signal and Power Management Product Line Senior Member of Technical Staff Maxim Integrated Products March 2005  \u2013  January 2011  (5 years 11 months) Taped out several Audio CODECs. Design Mixed Signal, DSP, Digital filters. FPGA implementation. Senior Member of Technical Staff Maxim Integrated Products March 2005  \u2013  January 2011  (5 years 11 months) Taped out several Audio CODECs. Design Mixed Signal, DSP, Digital filters. FPGA implementation. Staff Design Engineer Quick Silver Technology 2003  \u2013  2005  (2 years) FPGA design, DDR DRAM Interface design, AMBA bridge design Staff Design Engineer Quick Silver Technology 2003  \u2013  2005  (2 years) FPGA design, DDR DRAM Interface design, AMBA bridge design Technical Design Manager National Semiconductor 1995  \u2013  2003  (8 years) Technical Design Manager, Taped out several South Bridge chip sets. Taped out several Embedded controller SOCs. Technical Design Manager National Semiconductor 1995  \u2013  2003  (8 years) Technical Design Manager, Taped out several South Bridge chip sets. Taped out several Embedded controller SOCs. Senior Design Engineer Intel 1990  \u2013  1995  (5 years) Worked on the design of the 486SL Microprocessor. \nWorked on the design of the Pentium (P45C) Microprocessor Senior Design Engineer Intel 1990  \u2013  1995  (5 years) Worked on the design of the 486SL Microprocessor. \nWorked on the design of the Pentium (P45C) Microprocessor Skills Mixed Signal FPGA Digital Signal... SoC ASIC RTL design CMOS Silicon Embedded Systems Power Management Microprocessors IC Cadence Virtuoso Audio Codecs Analog Analog Circuit Design Integrated Circuit... EDA Static Timing Analysis Circuit Design Debugging Semiconductors Semiconductor Industry Verilog PLL Hardware Architecture Low-power Design SERDES VLSI Processors Functional Verification DSP Audio Speaker Protection DFT Algorithms Matlab to Verilog Envelope Tracking for... Linear Resonant... Sensors Sensor HUB System Architecture Customer Engagement IP evaluation See 27+ \u00a0 \u00a0 See less Skills  Mixed Signal FPGA Digital Signal... SoC ASIC RTL design CMOS Silicon Embedded Systems Power Management Microprocessors IC Cadence Virtuoso Audio Codecs Analog Analog Circuit Design Integrated Circuit... EDA Static Timing Analysis Circuit Design Debugging Semiconductors Semiconductor Industry Verilog PLL Hardware Architecture Low-power Design SERDES VLSI Processors Functional Verification DSP Audio Speaker Protection DFT Algorithms Matlab to Verilog Envelope Tracking for... Linear Resonant... Sensors Sensor HUB System Architecture Customer Engagement IP evaluation See 27+ \u00a0 \u00a0 See less Mixed Signal FPGA Digital Signal... SoC ASIC RTL design CMOS Silicon Embedded Systems Power Management Microprocessors IC Cadence Virtuoso Audio Codecs Analog Analog Circuit Design Integrated Circuit... EDA Static Timing Analysis Circuit Design Debugging Semiconductors Semiconductor Industry Verilog PLL Hardware Architecture Low-power Design SERDES VLSI Processors Functional Verification DSP Audio Speaker Protection DFT Algorithms Matlab to Verilog Envelope Tracking for... Linear Resonant... Sensors Sensor HUB System Architecture Customer Engagement IP evaluation See 27+ \u00a0 \u00a0 See less Mixed Signal FPGA Digital Signal... SoC ASIC RTL design CMOS Silicon Embedded Systems Power Management Microprocessors IC Cadence Virtuoso Audio Codecs Analog Analog Circuit Design Integrated Circuit... EDA Static Timing Analysis Circuit Design Debugging Semiconductors Semiconductor Industry Verilog PLL Hardware Architecture Low-power Design SERDES VLSI Processors Functional Verification DSP Audio Speaker Protection DFT Algorithms Matlab to Verilog Envelope Tracking for... Linear Resonant... Sensors Sensor HUB System Architecture Customer Engagement IP evaluation See 27+ \u00a0 \u00a0 See less Education San Jose State University MBA,  Business 1998  \u2013 2000 San Jose State University M.S.,  Electrical Engineering 1992  \u2013 1994 San Francisco State University B.S.,  Electrical Engineering with Minor in Computer Science 1985  \u2013 1989 Activities and Societies:\u00a0 Golden Key National Honor Society San Jose State University MBA,  Business 1998  \u2013 2000 San Jose State University MBA,  Business 1998  \u2013 2000 San Jose State University MBA,  Business 1998  \u2013 2000 San Jose State University M.S.,  Electrical Engineering 1992  \u2013 1994 San Jose State University M.S.,  Electrical Engineering 1992  \u2013 1994 San Jose State University M.S.,  Electrical Engineering 1992  \u2013 1994 San Francisco State University B.S.,  Electrical Engineering with Minor in Computer Science 1985  \u2013 1989 Activities and Societies:\u00a0 Golden Key National Honor Society San Francisco State University B.S.,  Electrical Engineering with Minor in Computer Science 1985  \u2013 1989 Activities and Societies:\u00a0 Golden Key National Honor Society San Francisco State University B.S.,  Electrical Engineering with Minor in Computer Science 1985  \u2013 1989 Activities and Societies:\u00a0 Golden Key National Honor Society Honors & Awards US Patent 61/563387 Methods And Apparatus To Thermal Detection And Protection Of An Audio Speaker. US Patent 61/706343 Linear Resonance Actuator Resonance Driver and Detection US Patent 61/563387 Methods And Apparatus To Thermal Detection And Protection Of An Audio Speaker. US Patent 61/563387 Methods And Apparatus To Thermal Detection And Protection Of An Audio Speaker. US Patent 61/563387 Methods And Apparatus To Thermal Detection And Protection Of An Audio Speaker. US Patent 61/706343 Linear Resonance Actuator Resonance Driver and Detection US Patent 61/706343 Linear Resonance Actuator Resonance Driver and Detection US Patent 61/706343 Linear Resonance Actuator Resonance Driver and Detection ", "Experience Principal Architect Intel January 2014  \u2013 Present (1 year 8 months) Greater Seattle Area Architecture research for supercomputer platforms, fabrics and microprocessors. Principal Architect Intel Corporation May 1990  \u2013 Present (25 years 4 months) DuPont, WA I/O Architecture Lead and Manager for phones, client and server CPUs. Achievements include: \n\u2022\tTaking a \u201cvertically aligned\u201d process of architectural definition and approaching the problem in a \u201chorizontal\u201d nature to optimize R&D and end-user efficiency by having solutions span across multiple products in the same manner as opposed to separate solutions. \n\u2022\tI currently lead a team of 8 senior and junior architects covering the definition of Integrated I/O, QPI (Intel\u2019s coherent interconnect), and Legacy and I/O functionality for entry smart phones. \n\u2022\tRepresenting my architecture team in discussions with product teams and customers about requirements for the different microprocessors intending to implement the above listed I/O technologies. Principal Architect Intel Corporation March 2010  \u2013  January 2011  (11 months) DuPont, WA Product definition and architectural development for Xeon CPU. Achievements and responsibilities include: \n\u2022\tI led a team of approximately 12 senior architects in defining the CPU such as PCI Express, memory controller, caching and home agents, mesh interconnect, the QPI coherent interconnect, core definition, power management, and global architecture such as and clocking, reset. \n\u2022\tRegularly interfaced with Planning, Design and Senior management as the team would resolve issues and define the functionality and requirements of the CPU. Principal Architect Intel Corporation January 2006  \u2013  March 2010  (4 years 3 months) DuPont, WA Product definition and architectural development for Intel Xeon E5-2600. This was Intel\u2019s first integration of PCIe into a Xeon CPU. Achievements and responsibilities include: \n\u2022\tI led a team of approximately 8 senior architects in defining uncore elements such as PCI Express, memory controller, caching and home agents, ring interconnect, and the QPI coherent interconnect.  \n\u2022\tRegularly interfaced with Planning, Design and Senior management as the team would resolve issues and define the functionality and requirements of the Intel Xeon E5-2600 CPU. \n\u2022\tRegularly attended and led customer and press meetings with CPU disclosures and answers to their questions. \n\u2022\tAuthor of the Intel Xeon E5-2600 Architecture Specification which described the requirements and architectural basis for the microprocessor. This document was used by technical marketing, design, and validation in establishing the architecture of the component. Principal Architect Intel Corporation July 1998  \u2013  January 2006  (7 years 7 months) DuPont, WA Product definition and architectural development for Intel\u2019s highest performing server chipsets. Achievements include: \n\u2022\tLeading a small team of senior architects to work on new technologies providing value to future server chipsets. Manager for three senior direct reports. \n\u2022\tCo-author of Intel\u2019s CSI specification (Non-coherent chapter) and represented server chipsets in the core definition team. Led a widely attended workgroup to define the content of this chapter while ensuring that the requirements for all market segments from mobile to multiprocessor servers were met.  \n\u2022\tLed a workgroup to define the Crystal Beach architecture (an essential ingredient for IOAT). Crystal Beach Technology is a standardized DMA engine implemented in the chipset to enhance and optimize TCP/IP flows. This became Intel\u2019s answer to the industry\u2019s TCP/IP offload efforts by offloading the data movement portion of the TCP/IP stack from Intel CPUs. \n\u2022\tArchitecture lead for the PCI Express architecture in the Twin Castle chipset. Wrote the PCI Express chapter for the E8500 Chipset Component Specification. \n\u2022\tInitiated and helped drive the PCI Express definition. Co-authored the specification, attended and presented at PCI-SIG meetings, influenced the definition with other companies, and ensured that Intel\u2019s server interests were met. \n\u2022\tArchitecture lead for the Intel 870 chipset\u2019s I/O Hub component. The 870 chipset was Intel\u2019s first point-to-point architecture for servers scaling from dual CPUs to eight CPUs. Responsibilities included working with peer architects to define protocols between the chipset components including HubLink, Hublink2, Scalability Port, SMBus, and Intel\u2019s Firmware Hub Interface. Author of the 870 IOH Component Specification which led the design and validation teams in the component\u2019s implementation and validation. Participated in customer visits to explain the technical details of this component. Senior Board Designer Intel Corporation December 1997  \u2013  July 1998  (8 months) DuPont, WA I/O board design lead for Intel\u2019s first 8-way Deschutes server platform. This I/O board comprised ten 64-bit PCI slots adhering to the new PCI Hotplug Specification. This complex board design requires a thorough understanding of an Intel architecture I/O subsystem and its interfaces to the remainder of the system. Achievements include: \n\u2022\tDesigned Intel\u2019s first 66MHz PCI solution and managed the signal integrity efforts. \n\u2022\tPLD coding using VHDL for discrete logic. \n\u2022\tAuthored the I/O Board Design Specification. Senior Architect Intel Corporation December 1995  \u2013  December 1997  (2 years 1 month) Chandler, AZ Product definition and architectural development for the i960RP I/O microprocessor family. Responsibilities included definition of the first high-performance SDRAM memory controller at the Chandler site, PCI arbiter, and the Technical Specification Document.  \n\u2022\tAuthored the External Architecture Specification for the Memory Controller, PCI Arbiter, and Technical Specification. \n\u2022\tPresented the i960RP architecture to Intel customers. \n\u2022\tInitiated the efforts for performance prediction of future I/O processors under a RAID and LAN I2O software environment. Senior Hardware Design Engineer Intel Corporation September 1993  \u2013  December 1995  (2 years 4 months) Chandler, AZ Data Cache unit owner on the i960HA project. Documented the design which helped drive the behavioral model design.  \n\u2022\tFull design of the data cache from VHDL and schematic generation to performance validation. \n\u2022\tOwner of the i960HA full-chip timing \n\u2022\tManaged two direct reports in addition to the layout designer. Hardware Design Engineer Intel Corporation May 1990  \u2013  September 1993  (3 years 5 months) Chandler, AZ Owner for the conversion of the i960CF RTL model (mainsail) to VHDL. Responsibilities included re-coding the data cache and static RAM model, aiding other unit owners to convert their models, validating full chip functionality. Set up the synthesis environment for the i960 HA project. \n \nUnit owner for the JTAG unit on the V3 project (video processor). Responsibilities included RTL model generation and validation, schematic generation (mostly synthesized), and performance verification. \n \nJunior designer for a Multiply-Accumulate unit on a 80196 microcontroller proliferation. Responsibilities included initial RTL model development. Principal Architect Intel January 2014  \u2013 Present (1 year 8 months) Greater Seattle Area Architecture research for supercomputer platforms, fabrics and microprocessors. Principal Architect Intel January 2014  \u2013 Present (1 year 8 months) Greater Seattle Area Architecture research for supercomputer platforms, fabrics and microprocessors. Principal Architect Intel Corporation May 1990  \u2013 Present (25 years 4 months) DuPont, WA I/O Architecture Lead and Manager for phones, client and server CPUs. Achievements include: \n\u2022\tTaking a \u201cvertically aligned\u201d process of architectural definition and approaching the problem in a \u201chorizontal\u201d nature to optimize R&D and end-user efficiency by having solutions span across multiple products in the same manner as opposed to separate solutions. \n\u2022\tI currently lead a team of 8 senior and junior architects covering the definition of Integrated I/O, QPI (Intel\u2019s coherent interconnect), and Legacy and I/O functionality for entry smart phones. \n\u2022\tRepresenting my architecture team in discussions with product teams and customers about requirements for the different microprocessors intending to implement the above listed I/O technologies. Principal Architect Intel Corporation May 1990  \u2013 Present (25 years 4 months) DuPont, WA I/O Architecture Lead and Manager for phones, client and server CPUs. Achievements include: \n\u2022\tTaking a \u201cvertically aligned\u201d process of architectural definition and approaching the problem in a \u201chorizontal\u201d nature to optimize R&D and end-user efficiency by having solutions span across multiple products in the same manner as opposed to separate solutions. \n\u2022\tI currently lead a team of 8 senior and junior architects covering the definition of Integrated I/O, QPI (Intel\u2019s coherent interconnect), and Legacy and I/O functionality for entry smart phones. \n\u2022\tRepresenting my architecture team in discussions with product teams and customers about requirements for the different microprocessors intending to implement the above listed I/O technologies. Principal Architect Intel Corporation March 2010  \u2013  January 2011  (11 months) DuPont, WA Product definition and architectural development for Xeon CPU. Achievements and responsibilities include: \n\u2022\tI led a team of approximately 12 senior architects in defining the CPU such as PCI Express, memory controller, caching and home agents, mesh interconnect, the QPI coherent interconnect, core definition, power management, and global architecture such as and clocking, reset. \n\u2022\tRegularly interfaced with Planning, Design and Senior management as the team would resolve issues and define the functionality and requirements of the CPU. Principal Architect Intel Corporation March 2010  \u2013  January 2011  (11 months) DuPont, WA Product definition and architectural development for Xeon CPU. Achievements and responsibilities include: \n\u2022\tI led a team of approximately 12 senior architects in defining the CPU such as PCI Express, memory controller, caching and home agents, mesh interconnect, the QPI coherent interconnect, core definition, power management, and global architecture such as and clocking, reset. \n\u2022\tRegularly interfaced with Planning, Design and Senior management as the team would resolve issues and define the functionality and requirements of the CPU. Principal Architect Intel Corporation January 2006  \u2013  March 2010  (4 years 3 months) DuPont, WA Product definition and architectural development for Intel Xeon E5-2600. This was Intel\u2019s first integration of PCIe into a Xeon CPU. Achievements and responsibilities include: \n\u2022\tI led a team of approximately 8 senior architects in defining uncore elements such as PCI Express, memory controller, caching and home agents, ring interconnect, and the QPI coherent interconnect.  \n\u2022\tRegularly interfaced with Planning, Design and Senior management as the team would resolve issues and define the functionality and requirements of the Intel Xeon E5-2600 CPU. \n\u2022\tRegularly attended and led customer and press meetings with CPU disclosures and answers to their questions. \n\u2022\tAuthor of the Intel Xeon E5-2600 Architecture Specification which described the requirements and architectural basis for the microprocessor. This document was used by technical marketing, design, and validation in establishing the architecture of the component. Principal Architect Intel Corporation January 2006  \u2013  March 2010  (4 years 3 months) DuPont, WA Product definition and architectural development for Intel Xeon E5-2600. This was Intel\u2019s first integration of PCIe into a Xeon CPU. Achievements and responsibilities include: \n\u2022\tI led a team of approximately 8 senior architects in defining uncore elements such as PCI Express, memory controller, caching and home agents, ring interconnect, and the QPI coherent interconnect.  \n\u2022\tRegularly interfaced with Planning, Design and Senior management as the team would resolve issues and define the functionality and requirements of the Intel Xeon E5-2600 CPU. \n\u2022\tRegularly attended and led customer and press meetings with CPU disclosures and answers to their questions. \n\u2022\tAuthor of the Intel Xeon E5-2600 Architecture Specification which described the requirements and architectural basis for the microprocessor. This document was used by technical marketing, design, and validation in establishing the architecture of the component. Principal Architect Intel Corporation July 1998  \u2013  January 2006  (7 years 7 months) DuPont, WA Product definition and architectural development for Intel\u2019s highest performing server chipsets. Achievements include: \n\u2022\tLeading a small team of senior architects to work on new technologies providing value to future server chipsets. Manager for three senior direct reports. \n\u2022\tCo-author of Intel\u2019s CSI specification (Non-coherent chapter) and represented server chipsets in the core definition team. Led a widely attended workgroup to define the content of this chapter while ensuring that the requirements for all market segments from mobile to multiprocessor servers were met.  \n\u2022\tLed a workgroup to define the Crystal Beach architecture (an essential ingredient for IOAT). Crystal Beach Technology is a standardized DMA engine implemented in the chipset to enhance and optimize TCP/IP flows. This became Intel\u2019s answer to the industry\u2019s TCP/IP offload efforts by offloading the data movement portion of the TCP/IP stack from Intel CPUs. \n\u2022\tArchitecture lead for the PCI Express architecture in the Twin Castle chipset. Wrote the PCI Express chapter for the E8500 Chipset Component Specification. \n\u2022\tInitiated and helped drive the PCI Express definition. Co-authored the specification, attended and presented at PCI-SIG meetings, influenced the definition with other companies, and ensured that Intel\u2019s server interests were met. \n\u2022\tArchitecture lead for the Intel 870 chipset\u2019s I/O Hub component. The 870 chipset was Intel\u2019s first point-to-point architecture for servers scaling from dual CPUs to eight CPUs. Responsibilities included working with peer architects to define protocols between the chipset components including HubLink, Hublink2, Scalability Port, SMBus, and Intel\u2019s Firmware Hub Interface. Author of the 870 IOH Component Specification which led the design and validation teams in the component\u2019s implementation and validation. Participated in customer visits to explain the technical details of this component. Principal Architect Intel Corporation July 1998  \u2013  January 2006  (7 years 7 months) DuPont, WA Product definition and architectural development for Intel\u2019s highest performing server chipsets. Achievements include: \n\u2022\tLeading a small team of senior architects to work on new technologies providing value to future server chipsets. Manager for three senior direct reports. \n\u2022\tCo-author of Intel\u2019s CSI specification (Non-coherent chapter) and represented server chipsets in the core definition team. Led a widely attended workgroup to define the content of this chapter while ensuring that the requirements for all market segments from mobile to multiprocessor servers were met.  \n\u2022\tLed a workgroup to define the Crystal Beach architecture (an essential ingredient for IOAT). Crystal Beach Technology is a standardized DMA engine implemented in the chipset to enhance and optimize TCP/IP flows. This became Intel\u2019s answer to the industry\u2019s TCP/IP offload efforts by offloading the data movement portion of the TCP/IP stack from Intel CPUs. \n\u2022\tArchitecture lead for the PCI Express architecture in the Twin Castle chipset. Wrote the PCI Express chapter for the E8500 Chipset Component Specification. \n\u2022\tInitiated and helped drive the PCI Express definition. Co-authored the specification, attended and presented at PCI-SIG meetings, influenced the definition with other companies, and ensured that Intel\u2019s server interests were met. \n\u2022\tArchitecture lead for the Intel 870 chipset\u2019s I/O Hub component. The 870 chipset was Intel\u2019s first point-to-point architecture for servers scaling from dual CPUs to eight CPUs. Responsibilities included working with peer architects to define protocols between the chipset components including HubLink, Hublink2, Scalability Port, SMBus, and Intel\u2019s Firmware Hub Interface. Author of the 870 IOH Component Specification which led the design and validation teams in the component\u2019s implementation and validation. Participated in customer visits to explain the technical details of this component. Senior Board Designer Intel Corporation December 1997  \u2013  July 1998  (8 months) DuPont, WA I/O board design lead for Intel\u2019s first 8-way Deschutes server platform. This I/O board comprised ten 64-bit PCI slots adhering to the new PCI Hotplug Specification. This complex board design requires a thorough understanding of an Intel architecture I/O subsystem and its interfaces to the remainder of the system. Achievements include: \n\u2022\tDesigned Intel\u2019s first 66MHz PCI solution and managed the signal integrity efforts. \n\u2022\tPLD coding using VHDL for discrete logic. \n\u2022\tAuthored the I/O Board Design Specification. Senior Board Designer Intel Corporation December 1997  \u2013  July 1998  (8 months) DuPont, WA I/O board design lead for Intel\u2019s first 8-way Deschutes server platform. This I/O board comprised ten 64-bit PCI slots adhering to the new PCI Hotplug Specification. This complex board design requires a thorough understanding of an Intel architecture I/O subsystem and its interfaces to the remainder of the system. Achievements include: \n\u2022\tDesigned Intel\u2019s first 66MHz PCI solution and managed the signal integrity efforts. \n\u2022\tPLD coding using VHDL for discrete logic. \n\u2022\tAuthored the I/O Board Design Specification. Senior Architect Intel Corporation December 1995  \u2013  December 1997  (2 years 1 month) Chandler, AZ Product definition and architectural development for the i960RP I/O microprocessor family. Responsibilities included definition of the first high-performance SDRAM memory controller at the Chandler site, PCI arbiter, and the Technical Specification Document.  \n\u2022\tAuthored the External Architecture Specification for the Memory Controller, PCI Arbiter, and Technical Specification. \n\u2022\tPresented the i960RP architecture to Intel customers. \n\u2022\tInitiated the efforts for performance prediction of future I/O processors under a RAID and LAN I2O software environment. Senior Architect Intel Corporation December 1995  \u2013  December 1997  (2 years 1 month) Chandler, AZ Product definition and architectural development for the i960RP I/O microprocessor family. Responsibilities included definition of the first high-performance SDRAM memory controller at the Chandler site, PCI arbiter, and the Technical Specification Document.  \n\u2022\tAuthored the External Architecture Specification for the Memory Controller, PCI Arbiter, and Technical Specification. \n\u2022\tPresented the i960RP architecture to Intel customers. \n\u2022\tInitiated the efforts for performance prediction of future I/O processors under a RAID and LAN I2O software environment. Senior Hardware Design Engineer Intel Corporation September 1993  \u2013  December 1995  (2 years 4 months) Chandler, AZ Data Cache unit owner on the i960HA project. Documented the design which helped drive the behavioral model design.  \n\u2022\tFull design of the data cache from VHDL and schematic generation to performance validation. \n\u2022\tOwner of the i960HA full-chip timing \n\u2022\tManaged two direct reports in addition to the layout designer. Senior Hardware Design Engineer Intel Corporation September 1993  \u2013  December 1995  (2 years 4 months) Chandler, AZ Data Cache unit owner on the i960HA project. Documented the design which helped drive the behavioral model design.  \n\u2022\tFull design of the data cache from VHDL and schematic generation to performance validation. \n\u2022\tOwner of the i960HA full-chip timing \n\u2022\tManaged two direct reports in addition to the layout designer. Hardware Design Engineer Intel Corporation May 1990  \u2013  September 1993  (3 years 5 months) Chandler, AZ Owner for the conversion of the i960CF RTL model (mainsail) to VHDL. Responsibilities included re-coding the data cache and static RAM model, aiding other unit owners to convert their models, validating full chip functionality. Set up the synthesis environment for the i960 HA project. \n \nUnit owner for the JTAG unit on the V3 project (video processor). Responsibilities included RTL model generation and validation, schematic generation (mostly synthesized), and performance verification. \n \nJunior designer for a Multiply-Accumulate unit on a 80196 microcontroller proliferation. Responsibilities included initial RTL model development. Hardware Design Engineer Intel Corporation May 1990  \u2013  September 1993  (3 years 5 months) Chandler, AZ Owner for the conversion of the i960CF RTL model (mainsail) to VHDL. Responsibilities included re-coding the data cache and static RAM model, aiding other unit owners to convert their models, validating full chip functionality. Set up the synthesis environment for the i960 HA project. \n \nUnit owner for the JTAG unit on the V3 project (video processor). Responsibilities included RTL model generation and validation, schematic generation (mostly synthesized), and performance verification. \n \nJunior designer for a Multiply-Accumulate unit on a 80196 microcontroller proliferation. Responsibilities included initial RTL model development. Skills Computer Architecture Computer Hardware Server Architecture Microprocessors Chipset PCIe Cache Coherency VHDL Skills  Computer Architecture Computer Hardware Server Architecture Microprocessors Chipset PCIe Cache Coherency VHDL Computer Architecture Computer Hardware Server Architecture Microprocessors Chipset PCIe Cache Coherency VHDL Computer Architecture Computer Hardware Server Architecture Microprocessors Chipset PCIe Cache Coherency VHDL Education Arizona State University Bachelor of Science (BS),  Computer Engineering 1987  \u2013 1991 15 credit hours of post-graduate studies with emphasis on Computer Architecture. Arizona State University Bachelor of Science (BS),  Computer Engineering 1987  \u2013 1991 15 credit hours of post-graduate studies with emphasis on Computer Architecture. Arizona State University Bachelor of Science (BS),  Computer Engineering 1987  \u2013 1991 15 credit hours of post-graduate studies with emphasis on Computer Architecture. Arizona State University Bachelor of Science (BS),  Computer Engineering 1987  \u2013 1991 15 credit hours of post-graduate studies with emphasis on Computer Architecture. ", "Summary Have a vast experience on Post silicon functional and electrical validation. Expert in Serial interfaces, HSIC, SD/SDIO, LPDDR2 validation and have complete knowledge on USB OTG/Battery charging compliance, electrical and functional validation. USB Low power system architecture contributions for different SoCs. Have got USB Silicon certification for different SoCs. Experience in Board bringup and testing. Written firmware for DSP and microcontrollers. Have done Board schematics and Layout (4 layer). Characterization of ULPI, HSIC and LPDDR2 interfaces. Summary Have a vast experience on Post silicon functional and electrical validation. Expert in Serial interfaces, HSIC, SD/SDIO, LPDDR2 validation and have complete knowledge on USB OTG/Battery charging compliance, electrical and functional validation. USB Low power system architecture contributions for different SoCs. Have got USB Silicon certification for different SoCs. Experience in Board bringup and testing. Written firmware for DSP and microcontrollers. Have done Board schematics and Layout (4 layer). Characterization of ULPI, HSIC and LPDDR2 interfaces. Have a vast experience on Post silicon functional and electrical validation. Expert in Serial interfaces, HSIC, SD/SDIO, LPDDR2 validation and have complete knowledge on USB OTG/Battery charging compliance, electrical and functional validation. USB Low power system architecture contributions for different SoCs. Have got USB Silicon certification for different SoCs. Experience in Board bringup and testing. Written firmware for DSP and microcontrollers. Have done Board schematics and Layout (4 layer). Characterization of ULPI, HSIC and LPDDR2 interfaces. Have a vast experience on Post silicon functional and electrical validation. Expert in Serial interfaces, HSIC, SD/SDIO, LPDDR2 validation and have complete knowledge on USB OTG/Battery charging compliance, electrical and functional validation. USB Low power system architecture contributions for different SoCs. Have got USB Silicon certification for different SoCs. Experience in Board bringup and testing. Written firmware for DSP and microcontrollers. Have done Board schematics and Layout (4 layer). Characterization of ULPI, HSIC and LPDDR2 interfaces. Experience Senior Architect Intel Corporation November 2014  \u2013 Present (10 months) Principal Engineer Ericsson August 2013  \u2013  November 2014  (1 year 4 months) Bengaluru Area, India Member of Technical Staff ST-Ericsson February 2012  \u2013  August 2013  (1 year 7 months) Bengaluru Area, India Specialist ST-Ericsson February 2009  \u2013  February 2012  (3 years 1 month) Technical Leader STMicroelectronics June 2006  \u2013  January 2009  (2 years 8 months) Noida Area, India Validation Engineer STMicroelectronics June 2004  \u2013  May 2006  (2 years) Noida Area, India Associate Validation Engineer STMicroelectronics February 2004  \u2013  May 2004  (4 months) Noida Area, India DSP Engineer Signion Systems January 2002  \u2013  February 2004  (2 years 2 months) Senior Architect Intel Corporation November 2014  \u2013 Present (10 months) Senior Architect Intel Corporation November 2014  \u2013 Present (10 months) Principal Engineer Ericsson August 2013  \u2013  November 2014  (1 year 4 months) Bengaluru Area, India Principal Engineer Ericsson August 2013  \u2013  November 2014  (1 year 4 months) Bengaluru Area, India Member of Technical Staff ST-Ericsson February 2012  \u2013  August 2013  (1 year 7 months) Bengaluru Area, India Member of Technical Staff ST-Ericsson February 2012  \u2013  August 2013  (1 year 7 months) Bengaluru Area, India Specialist ST-Ericsson February 2009  \u2013  February 2012  (3 years 1 month) Specialist ST-Ericsson February 2009  \u2013  February 2012  (3 years 1 month) Technical Leader STMicroelectronics June 2006  \u2013  January 2009  (2 years 8 months) Noida Area, India Technical Leader STMicroelectronics June 2006  \u2013  January 2009  (2 years 8 months) Noida Area, India Validation Engineer STMicroelectronics June 2004  \u2013  May 2006  (2 years) Noida Area, India Validation Engineer STMicroelectronics June 2004  \u2013  May 2006  (2 years) Noida Area, India Associate Validation Engineer STMicroelectronics February 2004  \u2013  May 2004  (4 months) Noida Area, India Associate Validation Engineer STMicroelectronics February 2004  \u2013  May 2004  (4 months) Noida Area, India DSP Engineer Signion Systems January 2002  \u2013  February 2004  (2 years 2 months) DSP Engineer Signion Systems January 2002  \u2013  February 2004  (2 years 2 months) Skills USB ASIC SoC Embedded Software ARM Embedded Systems Microcontrollers Device Drivers Silicon Validation Serial Protocols SD Oscilloscope Logic Analyzer Board Layout Characterization Pre Silicon FPGA... Signal Integrity TI DSPs Schematic Capture LPDDR2 System Architecture Debugging Digital Signal... C See 9+ \u00a0 \u00a0 See less Skills  USB ASIC SoC Embedded Software ARM Embedded Systems Microcontrollers Device Drivers Silicon Validation Serial Protocols SD Oscilloscope Logic Analyzer Board Layout Characterization Pre Silicon FPGA... Signal Integrity TI DSPs Schematic Capture LPDDR2 System Architecture Debugging Digital Signal... C See 9+ \u00a0 \u00a0 See less USB ASIC SoC Embedded Software ARM Embedded Systems Microcontrollers Device Drivers Silicon Validation Serial Protocols SD Oscilloscope Logic Analyzer Board Layout Characterization Pre Silicon FPGA... Signal Integrity TI DSPs Schematic Capture LPDDR2 System Architecture Debugging Digital Signal... C See 9+ \u00a0 \u00a0 See less USB ASIC SoC Embedded Software ARM Embedded Systems Microcontrollers Device Drivers Silicon Validation Serial Protocols SD Oscilloscope Logic Analyzer Board Layout Characterization Pre Silicon FPGA... Signal Integrity TI DSPs Schematic Capture LPDDR2 System Architecture Debugging Digital Signal... C See 9+ \u00a0 \u00a0 See less Education National Institute of Technology Tiruchirappalli M.Sc,  Electronics 1999  \u2013 2001 Coimbatore Institute of Technology Applied Sciences 1996  \u2013 1999 National Institute of Technology Tiruchirappalli M.Sc,  Electronics 1999  \u2013 2001 National Institute of Technology Tiruchirappalli M.Sc,  Electronics 1999  \u2013 2001 National Institute of Technology Tiruchirappalli M.Sc,  Electronics 1999  \u2013 2001 Coimbatore Institute of Technology Applied Sciences 1996  \u2013 1999 Coimbatore Institute of Technology Applied Sciences 1996  \u2013 1999 Coimbatore Institute of Technology Applied Sciences 1996  \u2013 1999 ", "Summary Almost 30 years in the Computer, Networking and Storage industries. During that time, I have worked for large Fortune 500 companies and multiple startups. I've started self funded companies and venture backed companies. As CTO of my last 2 startups, I have been responsible for fund raising, strategic planning, product development. My strengths are in identifying new market opportunities and putting together a team to provide the right solution on a timely manner. My expertise ranges from system architecture to ASIC design and how they can be applied to business opportunities. Specialties:Business Strategy \nFund Raising \nStartup Leadership \nStrategic Planning \nEmerging markets \nBusiness Development \nSystem Architecture Summary Almost 30 years in the Computer, Networking and Storage industries. During that time, I have worked for large Fortune 500 companies and multiple startups. I've started self funded companies and venture backed companies. As CTO of my last 2 startups, I have been responsible for fund raising, strategic planning, product development. My strengths are in identifying new market opportunities and putting together a team to provide the right solution on a timely manner. My expertise ranges from system architecture to ASIC design and how they can be applied to business opportunities. Specialties:Business Strategy \nFund Raising \nStartup Leadership \nStrategic Planning \nEmerging markets \nBusiness Development \nSystem Architecture Almost 30 years in the Computer, Networking and Storage industries. During that time, I have worked for large Fortune 500 companies and multiple startups. I've started self funded companies and venture backed companies. As CTO of my last 2 startups, I have been responsible for fund raising, strategic planning, product development. My strengths are in identifying new market opportunities and putting together a team to provide the right solution on a timely manner. My expertise ranges from system architecture to ASIC design and how they can be applied to business opportunities. Specialties:Business Strategy \nFund Raising \nStartup Leadership \nStrategic Planning \nEmerging markets \nBusiness Development \nSystem Architecture Almost 30 years in the Computer, Networking and Storage industries. During that time, I have worked for large Fortune 500 companies and multiple startups. I've started self funded companies and venture backed companies. As CTO of my last 2 startups, I have been responsible for fund raising, strategic planning, product development. My strengths are in identifying new market opportunities and putting together a team to provide the right solution on a timely manner. My expertise ranges from system architecture to ASIC design and how they can be applied to business opportunities. Specialties:Business Strategy \nFund Raising \nStartup Leadership \nStrategic Planning \nEmerging markets \nBusiness Development \nSystem Architecture Experience Director of Software Strategy Broadcom June 2011  \u2013 Present (4 years 3 months) Greater San Diego Area Cloud Computing Software Strategy Founder and CEO OsmanTEK LLC January 2010  \u2013  May 2011  (1 year 5 months) Business Strategy and Product Planning for multiple startups. \nAdvisor to Evonexus. \nBusiness Development and Strategy on datacenter architecture, cloud computing and cloud storage. \nPatent review CTO Astute Networks 2000  \u2013  2009  (9 years) Senior Architect Intel Corporation 1999  \u2013  2000  (1 year) Responsible for datacenter switch architecture CTO XLNT Designs, Inc 1989  \u2013  1999  (10 years) Engineer Burroughs 1978  \u2013  1984  (6 years) Director of Software Strategy Broadcom June 2011  \u2013 Present (4 years 3 months) Greater San Diego Area Cloud Computing Software Strategy Director of Software Strategy Broadcom June 2011  \u2013 Present (4 years 3 months) Greater San Diego Area Cloud Computing Software Strategy Founder and CEO OsmanTEK LLC January 2010  \u2013  May 2011  (1 year 5 months) Business Strategy and Product Planning for multiple startups. \nAdvisor to Evonexus. \nBusiness Development and Strategy on datacenter architecture, cloud computing and cloud storage. \nPatent review Founder and CEO OsmanTEK LLC January 2010  \u2013  May 2011  (1 year 5 months) Business Strategy and Product Planning for multiple startups. \nAdvisor to Evonexus. \nBusiness Development and Strategy on datacenter architecture, cloud computing and cloud storage. \nPatent review CTO Astute Networks 2000  \u2013  2009  (9 years) CTO Astute Networks 2000  \u2013  2009  (9 years) Senior Architect Intel Corporation 1999  \u2013  2000  (1 year) Responsible for datacenter switch architecture Senior Architect Intel Corporation 1999  \u2013  2000  (1 year) Responsible for datacenter switch architecture CTO XLNT Designs, Inc 1989  \u2013  1999  (10 years) CTO XLNT Designs, Inc 1989  \u2013  1999  (10 years) Engineer Burroughs 1978  \u2013  1984  (6 years) Engineer Burroughs 1978  \u2013  1984  (6 years) Skills Strategic Planning Fundraising System Architecture Business Development Product Development Business Strategy Cloud Computing Project Management Software Design Program Management Strategy Start-ups Distributed Systems Data Center Embedded Systems Software Engineering Network Architecture Software Development Networking Integration Linux Storage See 7+ \u00a0 \u00a0 See less Skills  Strategic Planning Fundraising System Architecture Business Development Product Development Business Strategy Cloud Computing Project Management Software Design Program Management Strategy Start-ups Distributed Systems Data Center Embedded Systems Software Engineering Network Architecture Software Development Networking Integration Linux Storage See 7+ \u00a0 \u00a0 See less Strategic Planning Fundraising System Architecture Business Development Product Development Business Strategy Cloud Computing Project Management Software Design Program Management Strategy Start-ups Distributed Systems Data Center Embedded Systems Software Engineering Network Architecture Software Development Networking Integration Linux Storage See 7+ \u00a0 \u00a0 See less Strategic Planning Fundraising System Architecture Business Development Product Development Business Strategy Cloud Computing Project Management Software Design Program Management Strategy Start-ups Distributed Systems Data Center Embedded Systems Software Engineering Network Architecture Software Development Networking Integration Linux Storage See 7+ \u00a0 \u00a0 See less Education The University of Edinburgh Bsc,  Electronics 1976  \u2013 1979 The University of Edinburgh Bsc,  Electronics 1976  \u2013 1979 The University of Edinburgh Bsc,  Electronics 1976  \u2013 1979 The University of Edinburgh Bsc,  Electronics 1976  \u2013 1979 ", "Summary Andy Jeffrey has over twenty years of business project experience gained in the United Kingdom, Norway, Botswana, South Africa, New Zealand, Singapore, China, Canada, United States and Australia. He holds a Bachelor of Science Honours degree in Computer Studies and Geology from the University of Sunderland, and a Master of Science degree in Information Systems from the University of Leeds in the UK.  \n \nAndy\u2019s current areas of expertise are in program and project management, where he has significant experience in and exposure to multiple programs and projects across several industries in numerous geographical locations and across a diverse set of social and economic settings.  \n \nAndy has over ten years experience working in management consulting, and has worked internally and externally with many business and project stakeholders on complex business IT projects across numerous matrix organisations. He has extensive vertical sector experience in finance and insurance, earth resources, and energy utilities. Summary Andy Jeffrey has over twenty years of business project experience gained in the United Kingdom, Norway, Botswana, South Africa, New Zealand, Singapore, China, Canada, United States and Australia. He holds a Bachelor of Science Honours degree in Computer Studies and Geology from the University of Sunderland, and a Master of Science degree in Information Systems from the University of Leeds in the UK.  \n \nAndy\u2019s current areas of expertise are in program and project management, where he has significant experience in and exposure to multiple programs and projects across several industries in numerous geographical locations and across a diverse set of social and economic settings.  \n \nAndy has over ten years experience working in management consulting, and has worked internally and externally with many business and project stakeholders on complex business IT projects across numerous matrix organisations. He has extensive vertical sector experience in finance and insurance, earth resources, and energy utilities. Andy Jeffrey has over twenty years of business project experience gained in the United Kingdom, Norway, Botswana, South Africa, New Zealand, Singapore, China, Canada, United States and Australia. He holds a Bachelor of Science Honours degree in Computer Studies and Geology from the University of Sunderland, and a Master of Science degree in Information Systems from the University of Leeds in the UK.  \n \nAndy\u2019s current areas of expertise are in program and project management, where he has significant experience in and exposure to multiple programs and projects across several industries in numerous geographical locations and across a diverse set of social and economic settings.  \n \nAndy has over ten years experience working in management consulting, and has worked internally and externally with many business and project stakeholders on complex business IT projects across numerous matrix organisations. He has extensive vertical sector experience in finance and insurance, earth resources, and energy utilities. Andy Jeffrey has over twenty years of business project experience gained in the United Kingdom, Norway, Botswana, South Africa, New Zealand, Singapore, China, Canada, United States and Australia. He holds a Bachelor of Science Honours degree in Computer Studies and Geology from the University of Sunderland, and a Master of Science degree in Information Systems from the University of Leeds in the UK.  \n \nAndy\u2019s current areas of expertise are in program and project management, where he has significant experience in and exposure to multiple programs and projects across several industries in numerous geographical locations and across a diverse set of social and economic settings.  \n \nAndy has over ten years experience working in management consulting, and has worked internally and externally with many business and project stakeholders on complex business IT projects across numerous matrix organisations. He has extensive vertical sector experience in finance and insurance, earth resources, and energy utilities. Experience Project Manager Independent Contractor 2010  \u2013 Present (5 years) AU Contract engagements at: \n \nRegis Aged Care - Risk Mgmt. & Compliance, Home Care, & EUC HW Refresh projects  \nDEECD - Identity Federation projects using AD FS, & other technical projects \nRMIT University - PeopleSoft Student Invoice & Debt Mgmt. Business Improvements \nNewcrest Mining - SharePoint 2010 Upgrade & Migration, & Minerals IT Strategic Roadmap  \nBaptcare - Win7 SOE & Office 2010 Upgrade, & SharePoint 2010 Website Build \nKPMG - PMO Vendor Supplier Mgmt. RFP & Project Portfolio Mgmt. PoC Senior Project Manager / Principal Architect National Australia Bank 2007  \u2013  2010  (3 years) AU | US Project-based work including: \n \nNab Americas Chicago Ltd Branch Specialised Lending Platform & Infrastructure Establishment \nGreat Western Bank (GWB) Technical Integration Program  \nCommon Project Environment (CPE) Enterprise Project Portfolio Management (EPPM)  \nGlobal Liquidity Risk Program (Basel III) \nEnterprise Risk Scenario Planning & Stress Testing Senior Project Manager Oakton 2005  \u2013  2007  (2 years) AU Consulting engagements at: \n \nBHP Billiton \nNational Australia Bank \nUBS \nOceana Gold \nAir International Thermal Systems Senior Architect Intel Corporation 2005  \u2013  2005  (less than a year) AU Concurrent consulting engagements at: \n \nNational Australia Bank \nMelton Shire Council Senior Manager Capgemini 1998  \u2013  2005  (7 years) UK | NZ | AU Consulting engagements at: \n \nAustralian air Express \nCNOOC Shell China \nCommonwealth Bank of Australia \nSingapore Power Services \nWestpac Banking Corporation \nNew South Wales Councils Online \nDeptartment of Justice, Victoria \nState Insurance \nShell Todd Oil Services \nWrightson \nAir New Zealand \nNew Zealand Schools Trust Association \nYorkshire Electricity \nGeneral Motors Europe Senior Developer Cambridge Technology Partners 1997  \u2013  1998  (1 year) UK Client engagements undertaking Java / J2EE-based development work Software Engineer University of Manchester 1996  \u2013  1997  (1 year) UK Software development work in creating a 3D Virtual Graduate School (3DVGS) Contractor Various (Earth Resources | IT) 1992  \u2013  1995  (3 years) Botswana | South Africa Geologist Bamangwato Concessions Limited (BCL) 1990  \u2013  1992  (2 years) Botswana Geologist Baker Hughes 1988  \u2013  1990  (2 years) UK | Norway Project Manager Independent Contractor 2010  \u2013 Present (5 years) AU Contract engagements at: \n \nRegis Aged Care - Risk Mgmt. & Compliance, Home Care, & EUC HW Refresh projects  \nDEECD - Identity Federation projects using AD FS, & other technical projects \nRMIT University - PeopleSoft Student Invoice & Debt Mgmt. Business Improvements \nNewcrest Mining - SharePoint 2010 Upgrade & Migration, & Minerals IT Strategic Roadmap  \nBaptcare - Win7 SOE & Office 2010 Upgrade, & SharePoint 2010 Website Build \nKPMG - PMO Vendor Supplier Mgmt. RFP & Project Portfolio Mgmt. PoC Project Manager Independent Contractor 2010  \u2013 Present (5 years) AU Contract engagements at: \n \nRegis Aged Care - Risk Mgmt. & Compliance, Home Care, & EUC HW Refresh projects  \nDEECD - Identity Federation projects using AD FS, & other technical projects \nRMIT University - PeopleSoft Student Invoice & Debt Mgmt. Business Improvements \nNewcrest Mining - SharePoint 2010 Upgrade & Migration, & Minerals IT Strategic Roadmap  \nBaptcare - Win7 SOE & Office 2010 Upgrade, & SharePoint 2010 Website Build \nKPMG - PMO Vendor Supplier Mgmt. RFP & Project Portfolio Mgmt. PoC Senior Project Manager / Principal Architect National Australia Bank 2007  \u2013  2010  (3 years) AU | US Project-based work including: \n \nNab Americas Chicago Ltd Branch Specialised Lending Platform & Infrastructure Establishment \nGreat Western Bank (GWB) Technical Integration Program  \nCommon Project Environment (CPE) Enterprise Project Portfolio Management (EPPM)  \nGlobal Liquidity Risk Program (Basel III) \nEnterprise Risk Scenario Planning & Stress Testing Senior Project Manager / Principal Architect National Australia Bank 2007  \u2013  2010  (3 years) AU | US Project-based work including: \n \nNab Americas Chicago Ltd Branch Specialised Lending Platform & Infrastructure Establishment \nGreat Western Bank (GWB) Technical Integration Program  \nCommon Project Environment (CPE) Enterprise Project Portfolio Management (EPPM)  \nGlobal Liquidity Risk Program (Basel III) \nEnterprise Risk Scenario Planning & Stress Testing Senior Project Manager Oakton 2005  \u2013  2007  (2 years) AU Consulting engagements at: \n \nBHP Billiton \nNational Australia Bank \nUBS \nOceana Gold \nAir International Thermal Systems Senior Project Manager Oakton 2005  \u2013  2007  (2 years) AU Consulting engagements at: \n \nBHP Billiton \nNational Australia Bank \nUBS \nOceana Gold \nAir International Thermal Systems Senior Architect Intel Corporation 2005  \u2013  2005  (less than a year) AU Concurrent consulting engagements at: \n \nNational Australia Bank \nMelton Shire Council Senior Architect Intel Corporation 2005  \u2013  2005  (less than a year) AU Concurrent consulting engagements at: \n \nNational Australia Bank \nMelton Shire Council Senior Manager Capgemini 1998  \u2013  2005  (7 years) UK | NZ | AU Consulting engagements at: \n \nAustralian air Express \nCNOOC Shell China \nCommonwealth Bank of Australia \nSingapore Power Services \nWestpac Banking Corporation \nNew South Wales Councils Online \nDeptartment of Justice, Victoria \nState Insurance \nShell Todd Oil Services \nWrightson \nAir New Zealand \nNew Zealand Schools Trust Association \nYorkshire Electricity \nGeneral Motors Europe Senior Manager Capgemini 1998  \u2013  2005  (7 years) UK | NZ | AU Consulting engagements at: \n \nAustralian air Express \nCNOOC Shell China \nCommonwealth Bank of Australia \nSingapore Power Services \nWestpac Banking Corporation \nNew South Wales Councils Online \nDeptartment of Justice, Victoria \nState Insurance \nShell Todd Oil Services \nWrightson \nAir New Zealand \nNew Zealand Schools Trust Association \nYorkshire Electricity \nGeneral Motors Europe Senior Developer Cambridge Technology Partners 1997  \u2013  1998  (1 year) UK Client engagements undertaking Java / J2EE-based development work Senior Developer Cambridge Technology Partners 1997  \u2013  1998  (1 year) UK Client engagements undertaking Java / J2EE-based development work Software Engineer University of Manchester 1996  \u2013  1997  (1 year) UK Software development work in creating a 3D Virtual Graduate School (3DVGS) Software Engineer University of Manchester 1996  \u2013  1997  (1 year) UK Software development work in creating a 3D Virtual Graduate School (3DVGS) Contractor Various (Earth Resources | IT) 1992  \u2013  1995  (3 years) Botswana | South Africa Contractor Various (Earth Resources | IT) 1992  \u2013  1995  (3 years) Botswana | South Africa Geologist Bamangwato Concessions Limited (BCL) 1990  \u2013  1992  (2 years) Botswana Geologist Bamangwato Concessions Limited (BCL) 1990  \u2013  1992  (2 years) Botswana Geologist Baker Hughes 1988  \u2013  1990  (2 years) UK | Norway Geologist Baker Hughes 1988  \u2013  1990  (2 years) UK | Norway Skills Project Management Software Project... Program Management Management Team Management PMP ITIL SDLC Agile Methodologies Stakeholder Management Change Management Integration Information Management SharePoint Business Analysis Requirements Analysis Stakeholder Engagement Project Delivery IT Strategy PMO Solution Architecture IT Service Management Business Process IT Management Service Delivery Requirements Gathering Enterprise Architecture Governance Agile Project Management Enterprise Software Project Portfolio... Infrastructure Information Technology Vendor Management Business Process... Resource Management Business Requirements Consulting See 23+ \u00a0 \u00a0 See less Skills  Project Management Software Project... Program Management Management Team Management PMP ITIL SDLC Agile Methodologies Stakeholder Management Change Management Integration Information Management SharePoint Business Analysis Requirements Analysis Stakeholder Engagement Project Delivery IT Strategy PMO Solution Architecture IT Service Management Business Process IT Management Service Delivery Requirements Gathering Enterprise Architecture Governance Agile Project Management Enterprise Software Project Portfolio... Infrastructure Information Technology Vendor Management Business Process... Resource Management Business Requirements Consulting See 23+ \u00a0 \u00a0 See less Project Management Software Project... Program Management Management Team Management PMP ITIL SDLC Agile Methodologies Stakeholder Management Change Management Integration Information Management SharePoint Business Analysis Requirements Analysis Stakeholder Engagement Project Delivery IT Strategy PMO Solution Architecture IT Service Management Business Process IT Management Service Delivery Requirements Gathering Enterprise Architecture Governance Agile Project Management Enterprise Software Project Portfolio... Infrastructure Information Technology Vendor Management Business Process... Resource Management Business Requirements Consulting See 23+ \u00a0 \u00a0 See less Project Management Software Project... Program Management Management Team Management PMP ITIL SDLC Agile Methodologies Stakeholder Management Change Management Integration Information Management SharePoint Business Analysis Requirements Analysis Stakeholder Engagement Project Delivery IT Strategy PMO Solution Architecture IT Service Management Business Process IT Management Service Delivery Requirements Gathering Enterprise Architecture Governance Agile Project Management Enterprise Software Project Portfolio... Infrastructure Information Technology Vendor Management Business Process... Resource Management Business Requirements Consulting See 23+ \u00a0 \u00a0 See less Education University of Leeds Master of Science (MSc),  Information Systems 1996 University of Sunderland Bachelor of Science (BSc) Honours,  Geology and Computer Studies 1988 University of Leeds Master of Science (MSc),  Information Systems 1996 University of Leeds Master of Science (MSc),  Information Systems 1996 University of Leeds Master of Science (MSc),  Information Systems 1996 University of Sunderland Bachelor of Science (BSc) Honours,  Geology and Computer Studies 1988 University of Sunderland Bachelor of Science (BSc) Honours,  Geology and Computer Studies 1988 University of Sunderland Bachelor of Science (BSc) Honours,  Geology and Computer Studies 1988 ", "Experience Senior Process Architect DPS Engineering April 2015  \u2013 Present (5 months) Dublin, Ireland Currently employed with DPS Engineering and serving the Pharmaceutical Industry Senior Architect Jacobs Engineering January 2011  \u2013 Present (4 years 8 months) Lead Architect Jacobs 2010  \u2013 Present (5 years) Senior Architect Intel Corporation 2009  \u2013  2010  (1 year) Senior Process Architect DPS Engineering April 2015  \u2013 Present (5 months) Dublin, Ireland Currently employed with DPS Engineering and serving the Pharmaceutical Industry Senior Process Architect DPS Engineering April 2015  \u2013 Present (5 months) Dublin, Ireland Currently employed with DPS Engineering and serving the Pharmaceutical Industry Senior Architect Jacobs Engineering January 2011  \u2013 Present (4 years 8 months) Senior Architect Jacobs Engineering January 2011  \u2013 Present (4 years 8 months) Lead Architect Jacobs 2010  \u2013 Present (5 years) Lead Architect Jacobs 2010  \u2013 Present (5 years) Senior Architect Intel Corporation 2009  \u2013  2010  (1 year) Senior Architect Intel Corporation 2009  \u2013  2010  (1 year) Education Bolton St School of Architecture D.I.T. Dublin Dip.Arch., B. Arch.Sc (1993)./ Dip Arch Tech. (1987) / RIAI (2001)/ Conservation Arch Grade III,  Architecture 1987  \u2013 1993 Activities and Societies:\u00a0 Member Royal Institute Architects of Ireland Bolton St School of Architecture D.I.T. Dublin Dip.Arch., B. Arch.Sc (1993)./ Dip Arch Tech. (1987) / RIAI (2001)/ Conservation Arch Grade III,  Architecture 1987  \u2013 1993 Activities and Societies:\u00a0 Member Royal Institute Architects of Ireland Bolton St School of Architecture D.I.T. Dublin Dip.Arch., B. Arch.Sc (1993)./ Dip Arch Tech. (1987) / RIAI (2001)/ Conservation Arch Grade III,  Architecture 1987  \u2013 1993 Activities and Societies:\u00a0 Member Royal Institute Architects of Ireland Bolton St School of Architecture D.I.T. Dublin Dip.Arch., B. Arch.Sc (1993)./ Dip Arch Tech. (1987) / RIAI (2001)/ Conservation Arch Grade III,  Architecture 1987  \u2013 1993 Activities and Societies:\u00a0 Member Royal Institute Architects of Ireland ", "Skills Microarchitecture Processors Computer Architecture Intel Hardware Design Scripting SoC Debugging ASIC Hardware Architecture Semiconductors Microprocessors Skills  Microarchitecture Processors Computer Architecture Intel Hardware Design Scripting SoC Debugging ASIC Hardware Architecture Semiconductors Microprocessors Microarchitecture Processors Computer Architecture Intel Hardware Design Scripting SoC Debugging ASIC Hardware Architecture Semiconductors Microprocessors Microarchitecture Processors Computer Architecture Intel Hardware Design Scripting SoC Debugging ASIC Hardware Architecture Semiconductors Microprocessors "]}