<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 2022.2.0.10</text>
<text>Microsemi Corporation - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Mon Dec  5 15:56:10 2022 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>soundchip</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          177</cell>
 <cell>           67</cell>
 <cell>          244</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          177</cell>
 <cell>            0</cell>
 <cell>          177</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          354</cell>
 <cell>           70</cell>
 <cell>          424</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          177</cell>
 <cell>           67</cell>
 <cell>          244</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          177</cell>
 <cell>            0</cell>
 <cell>          177</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          354</cell>
 <cell>           70</cell>
 <cell>          424</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>FCCC_C0_0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          177</cell>
 <cell>           35</cell>
 <cell>          212</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          145</cell>
 <cell>            0</cell>
 <cell>          145</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          322</cell>
 <cell>           38</cell>
 <cell>          360</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          177</cell>
 <cell>           35</cell>
 <cell>          212</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          145</cell>
 <cell>            0</cell>
 <cell>          145</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            3</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          322</cell>
 <cell>           38</cell>
 <cell>          360</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>spi_mosi</item>
 <item>spi_sck</item>
 <item>spi_ss</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>spi_mosi</item>
 <item>spi_sck</item>
 <item>spi_ss</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>dac_out_left</item>
 <item>dac_out_right</item>
 <item>spi_miso</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>dac_out_left</item>
 <item>dac_out_right</item>
 <item>spi_miso</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>dac_0/DELTA_ADDER_0/data_out_1[0]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[10]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[11]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[12]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[13]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[14]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[15]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[1]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[2]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[3]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[4]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[5]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[6]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[7]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[8]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[9]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[0]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[10]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[11]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[12]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[13]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[14]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[15]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[1]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[2]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[3]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[4]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[5]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[6]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[7]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[8]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[9]:D</item>
 <item>spi_slave_0/MOSI_latched:D</item>
 <item>spi_slave_0/SCLK_latched:D</item>
 <item>spi_slave_0/SS_latched:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>dac_0/DELTA_ADDER_0/data_out_1[0]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[10]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[11]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[12]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[13]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[14]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[15]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[1]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[2]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[3]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[4]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[5]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[6]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[7]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[8]:D</item>
 <item>dac_0/DELTA_ADDER_0/data_out_1[9]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[0]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[10]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[11]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[12]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[13]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[14]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[15]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[1]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[2]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[3]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[4]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[5]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[6]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[7]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[8]:D</item>
 <item>dac_1/DELTA_ADDER_0/data_out_1[9]:D</item>
 <item>spi_slave_0/MOSI_latched:D</item>
 <item>spi_slave_0/SCLK_latched:D</item>
 <item>spi_slave_0/SS_latched:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>OSC_0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>spi_slave_0/SPI_DONE:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           32</cell>
 <cell>           32</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           32</cell>
 <cell>            0</cell>
 <cell>           32</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           32</cell>
 <cell>           32</cell>
 <cell>           64</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           32</cell>
 <cell>           32</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           32</cell>
 <cell>            0</cell>
 <cell>           32</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           32</cell>
 <cell>           32</cell>
 <cell>           64</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>data_receiver_0/data[0]:D</item>
 <item>data_receiver_0/data[10]:D</item>
 <item>data_receiver_0/data[11]:D</item>
 <item>data_receiver_0/data[12]:D</item>
 <item>data_receiver_0/data[13]:D</item>
 <item>data_receiver_0/data[14]:D</item>
 <item>data_receiver_0/data[15]:D</item>
 <item>data_receiver_0/data[16]:D</item>
 <item>data_receiver_0/data[17]:D</item>
 <item>data_receiver_0/data[18]:D</item>
 <item>data_receiver_0/data[19]:D</item>
 <item>data_receiver_0/data[1]:D</item>
 <item>data_receiver_0/data[20]:D</item>
 <item>data_receiver_0/data[21]:D</item>
 <item>data_receiver_0/data[22]:D</item>
 <item>data_receiver_0/data[23]:D</item>
 <item>data_receiver_0/data[24]:D</item>
 <item>data_receiver_0/data[25]:D</item>
 <item>data_receiver_0/data[26]:D</item>
 <item>data_receiver_0/data[27]:D</item>
 <item>data_receiver_0/data[28]:D</item>
 <item>data_receiver_0/data[29]:D</item>
 <item>data_receiver_0/data[2]:D</item>
 <item>data_receiver_0/data[30]:D</item>
 <item>data_receiver_0/data[31]:D</item>
 <item>data_receiver_0/data[3]:D</item>
 <item>data_receiver_0/data[4]:D</item>
 <item>data_receiver_0/data[5]:D</item>
 <item>data_receiver_0/data[6]:D</item>
 <item>data_receiver_0/data[7]:D</item>
 <item>data_receiver_0/data[8]:D</item>
 <item>data_receiver_0/data[9]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>data_receiver_0/data[0]:D</item>
 <item>data_receiver_0/data[10]:D</item>
 <item>data_receiver_0/data[11]:D</item>
 <item>data_receiver_0/data[12]:D</item>
 <item>data_receiver_0/data[13]:D</item>
 <item>data_receiver_0/data[14]:D</item>
 <item>data_receiver_0/data[15]:D</item>
 <item>data_receiver_0/data[16]:D</item>
 <item>data_receiver_0/data[17]:D</item>
 <item>data_receiver_0/data[18]:D</item>
 <item>data_receiver_0/data[19]:D</item>
 <item>data_receiver_0/data[1]:D</item>
 <item>data_receiver_0/data[20]:D</item>
 <item>data_receiver_0/data[21]:D</item>
 <item>data_receiver_0/data[22]:D</item>
 <item>data_receiver_0/data[23]:D</item>
 <item>data_receiver_0/data[24]:D</item>
 <item>data_receiver_0/data[25]:D</item>
 <item>data_receiver_0/data[26]:D</item>
 <item>data_receiver_0/data[27]:D</item>
 <item>data_receiver_0/data[28]:D</item>
 <item>data_receiver_0/data[29]:D</item>
 <item>data_receiver_0/data[2]:D</item>
 <item>data_receiver_0/data[30]:D</item>
 <item>data_receiver_0/data[31]:D</item>
 <item>data_receiver_0/data[3]:D</item>
 <item>data_receiver_0/data[4]:D</item>
 <item>data_receiver_0/data[5]:D</item>
 <item>data_receiver_0/data[6]:D</item>
 <item>data_receiver_0/data[7]:D</item>
 <item>data_receiver_0/data[8]:D</item>
 <item>data_receiver_0/data[9]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
