

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Sat Nov 16 20:53:52 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|         6|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      4|       0|    500|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      13|      2|
|Multiplexer      |        -|      -|       -|    137|
|Register         |        -|      -|     564|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     577|    639|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |network_mul_mul_16s_15ns_30_1_1_U78  |network_mul_mul_16s_15ns_30_1_1  |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_SeparableConv2D_2_b_s  |        0|  13|   2|     8|   13|     1|          104|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                            |        0|  13|   2|     8|   13|     1|          104|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_238_p2         |     *    |      2|  0|  20|          32|          16|
    |tmp3_fu_318_p2         |     *    |      2|  0|  20|          32|          16|
    |in_d_1_fu_272_p2       |     +    |      0|  0|  23|          16|           1|
    |next_mul2_fu_188_p2    |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_278_p2     |     +    |      0|  0|  39|          32|          32|
    |out_d_2_fu_198_p2      |     +    |      0|  0|  23|          16|           1|
    |out_h_2_fu_222_p2      |     +    |      0|  0|  23|          16|           1|
    |out_w_2_fu_247_p2      |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_283_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_21_fu_257_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_23_cast_fu_297_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_23_fu_292_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_27_fu_322_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_32_fu_343_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_232_p2          |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_242_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_217_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_193_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_267_p2     |   icmp   |      0|  0|  13|          16|          16|
    |p_tmp_s_fu_310_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      4|  0| 500|         432|         340|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  59|         14|    1|         14|
    |in_d_reg_158           |   9|          2|   16|         32|
    |out_d_reg_100          |   9|          2|   16|         32|
    |out_h_reg_123          |   9|          2|   16|         32|
    |out_w_reg_134          |   9|          2|   16|         32|
    |output_load_1_reg_145  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul1_reg_111       |   9|          2|   32|         64|
    |phi_mul_reg_169        |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 137|         31|  161|        350|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_2_b_3_reg_409  |  16|   0|   16|          0|
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |in_d_1_reg_463                 |  16|   0|   16|          0|
    |in_d_reg_158                   |  16|   0|   16|          0|
    |input_load_reg_493             |  16|   0|   16|          0|
    |next_mul2_reg_391              |  32|   0|   32|          0|
    |next_mul_reg_468               |  32|   0|   32|          0|
    |out_d_2_reg_399                |  16|   0|   16|          0|
    |out_d_reg_100                  |  16|   0|   16|          0|
    |out_h_2_reg_422                |  16|   0|   16|          0|
    |out_h_reg_123                  |  16|   0|   16|          0|
    |out_w_2_reg_445                |  16|   0|   16|          0|
    |out_w_reg_134                  |  16|   0|   16|          0|
    |output_addr_reg_455            |   9|   0|    9|          0|
    |output_load_1_reg_145          |  16|   0|   16|          0|
    |p_tmp_s_reg_478                |  15|   0|   15|          0|
    |phi_mul1_reg_111               |  32|   0|   32|          0|
    |phi_mul_reg_169                |  32|   0|   32|          0|
    |tmp1_reg_437                   |  32|   0|   32|          0|
    |tmp2_reg_473                   |  32|   0|   32|          0|
    |tmp3_reg_483                   |  32|   0|   32|          0|
    |tmp_15_reg_385                 |  16|   0|   32|         16|
    |tmp_19_reg_427                 |  16|   0|   32|         16|
    |tmp_1_reg_414                  |  15|   0|   15|          0|
    |tmp_20_reg_450                 |  16|   0|   32|         16|
    |tmp_31_reg_498                 |  16|   0|   16|          0|
    |tmp_reg_432                    |  32|   0|   32|          0|
    |tmp_s_reg_379                  |  16|   0|   32|         16|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 564|   0|  628|         64|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_depth        |  in |   16|   ap_none  |      input_depth     |    scalar    |
|input_height       |  in |   16|   ap_none  |     input_height     |    scalar    |
|input_width        |  in |   16|   ap_none  |      input_width     |    scalar    |
|input_r_address0   | out |    9|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_depth       |  in |   16|   ap_none  |     output_depth     |    scalar    |
|output_r_address0  | out |    9|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

