library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity decod_4 is
port (
		G: in std_logic_vector(3 downto 0);
		D: out std_logic_vector(6 downto 0)
       );
end decod_4;

architecture circuito of decod_4 is
begin
	D <= "1000000" when G = "0000" else
			"1111001" when G = "0001"   else
			"0100100" when G = "0010"  else
			"0110000" when G = "0011"   else
			"0011001" when G = "0100"   else
			"0010010" when G = "0101"   else
			"0000010" when G = "0110"   else
			"1111000" when G = "0111"   else
			"0000000" when G = "1000"   else
			"0010000" when G = "1001"  else
			"1000000" when G = "1010"   else
			"1111001" when G = "1011"   else
			"0100100" when G = "1100"   else
			"0110000" when G = "1101"   else
			"0011001" when G = "1110"  else
			"0010010" when G = "1111"  else
            "1111111";
end circuito;