/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [10:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  reg [4:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  reg [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(celloutsig_1_4z ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_0_8z = !(in_data[26] ? in_data[63] : celloutsig_0_5z);
  assign celloutsig_0_10z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_2z[0]);
  assign celloutsig_0_16z = !(celloutsig_0_5z ? celloutsig_0_1z[1] : celloutsig_0_2z[1]);
  assign celloutsig_0_0z = ~(in_data[32] | in_data[91]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | in_data[179]);
  assign celloutsig_0_17z = ~(celloutsig_0_4z | in_data[31]);
  assign celloutsig_0_24z = ~(celloutsig_0_2z[3] | celloutsig_0_23z[2]);
  assign celloutsig_0_27z = ~(celloutsig_0_7z[14] | celloutsig_0_24z);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(celloutsig_1_2z);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_3z);
  assign celloutsig_0_31z = celloutsig_0_24z ^ celloutsig_0_12z[6];
  assign celloutsig_1_0z = in_data[150] ^ in_data[191];
  assign celloutsig_1_8z = { in_data[109:98], celloutsig_1_0z } + { in_data[160:156], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_7z = { in_data[93:83], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z } + { in_data[87:79], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_7z[17:14], celloutsig_0_8z } + { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + in_data[36:33];
  assign celloutsig_0_12z = { celloutsig_0_11z[9:4], celloutsig_0_4z } + { celloutsig_0_7z[9], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_9z[3:1], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_10z } + { celloutsig_0_11z[3:0], celloutsig_0_2z };
  always_ff @(posedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_3z = in_data[155:135] == { in_data[190:171], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } == { in_data[99:97], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } == { celloutsig_1_9z[1:0], celloutsig_1_2z };
  assign celloutsig_1_15z = { in_data[155:147], celloutsig_1_4z, celloutsig_1_6z } == { celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_6z, _00_, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_30z = { celloutsig_0_2z, celloutsig_0_27z } == celloutsig_0_23z[4:0];
  assign celloutsig_0_6z = { celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z } >= { celloutsig_0_2z[2:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } <= { in_data[29:25], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_2z[0] & ~(celloutsig_0_1z[1]);
  assign celloutsig_1_1z = in_data[113] & ~(in_data[138]);
  assign celloutsig_1_12z = celloutsig_1_1z & ~(celloutsig_1_8z[7]);
  assign celloutsig_1_18z = celloutsig_1_9z[0] ? { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_15z, _00_, celloutsig_1_2z, celloutsig_1_10z } : { celloutsig_1_11z[2], celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_1_11z = _00_ | celloutsig_1_9z[4:2];
  assign celloutsig_0_2z = celloutsig_0_1z << { in_data[14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[187:186], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z } >> in_data[189:184];
  always_latch
    if (clkin_data[64]) celloutsig_1_17z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_17z = in_data[126:122];
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 11'h000;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_9z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_11z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_1z[3:1], celloutsig_0_1z, celloutsig_0_2z };
  assign { out_data[135:128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
