{
  "totalCount" : 5503,
  "totalCountFiltered" : 5503,
  "duration" : 824,
  "indexDuration" : 206,
  "requestDuration" : 521,
  "searchUid" : "33ca6771-ee1f-431b-8784-b0750c4c5b44",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "splitTestRun" : "Docs_Hub-mirror-1668687627",
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-x4ugxumxceanakktcv4ydokctq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTIteDR1Z3h1bXhjZWFuYWtrdGN2NHlkb2tjdHE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Arm Armv8-A Architecture Registers",
    "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0595 ... ID121321 ... DDI 0595",
    "firstSentences" : "Arm Architecture Registers Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0595 (ID121321) ii Arm Architecture Registers",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Armv8-A Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Armv8-A Architecture Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "pSbkMOvinye3ñRwJ",
        "urihash" : "pSbkMOvinye3ñRwJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb6b691546d37bd203a",
        "transactionid" : 864209,
        "title" : "Arm Armv8-A Architecture Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211103555652,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 244,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211103555652,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    },
    "childResults" : [ {
      "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "firstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Armv8-A Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Armv8-A Architecture Registers ",
          "document_number" : "ddi0595",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5047767",
          "sysurihash" : "pSbkMOvinye3ñRwJ",
          "urihash" : "pSbkMOvinye3ñRwJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638374880000,
          "topparentid" : 5047767,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992246000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146211000,
          "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04bb6b691546d37bd203a",
          "transactionid" : 864209,
          "title" : "Arm Armv8-A Architecture Registers ",
          "products" : [ "Armv8-A" ],
          "date" : 1649146211000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0595:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146211103555652,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145921969,
          "syssize" : 244,
          "sysdate" : 1649146211000,
          "haslayout" : "1",
          "topparent" : "5047767",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5047767,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146211000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0595/2021-12/?lang=en",
          "modified" : 1645015044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146211103555652,
          "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Armv8-A Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "tYGfGIUQQbIQIOsG",
        "urihash" : "tYGfGIUQQbIQIOsG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "sysconcepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5047767,
        "parentitem" : "61c04bb6b691546d37bd203a",
        "concepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "documenttype" : "html",
        "isattachment" : "5047767",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146213000,
        "permanentid" : "91e6c3c126b1abaadae030a85d56463b867634e336ddfe1aa398e686b876",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bc4b691546d37bd22c4",
        "transactionid" : 864209,
        "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146213000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146213564594986,
        "sysisattachment" : "5047767",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5047767,
        "size" : 1931,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 1931,
        "sysdate" : 1649146213000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146213000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146213564594986,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "syscollection" : "default"
      },
      "Title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "Excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "FirstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ..."
    }, {
      "title" : "Arm Armv8-A Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Armv8-A Architecture Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "pSbkMOvinye3ñRwJ",
        "urihash" : "pSbkMOvinye3ñRwJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb6b691546d37bd203a",
        "transactionid" : 864209,
        "title" : "Arm Armv8-A Architecture Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211103555652,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 244,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211103555652,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    }, {
      "title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "excerpt" : "When DBGBCR<n>.BT == 0b11xx and EL2 is implemented: 31 30 29 28 27 26 25 24 23 22 21 ... The reset behavior of this field is: On a Cold reset, this field resets to an ... UNDEFINED;\\n else\\n",
      "firstSentences" : "DBGBXVR<n>, Debug Breakpoint Extended Value Registers, n = 0 - 15 The DBGBXVR<n> characteristics are: Purpose Holds a value for use in breakpoint matching, to support VMID matching. Used in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Armv8-A Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Armv8-A Architecture Registers ",
          "document_number" : "ddi0595",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5047767",
          "sysurihash" : "pSbkMOvinye3ñRwJ",
          "urihash" : "pSbkMOvinye3ñRwJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638374880000,
          "topparentid" : 5047767,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992246000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146211000,
          "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04bb6b691546d37bd203a",
          "transactionid" : 864209,
          "title" : "Arm Armv8-A Architecture Registers ",
          "products" : [ "Armv8-A" ],
          "date" : 1649146211000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0595:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146211103555652,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145921969,
          "syssize" : 244,
          "sysdate" : 1649146211000,
          "haslayout" : "1",
          "topparent" : "5047767",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5047767,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146211000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0595/2021-12/?lang=en",
          "modified" : 1645015044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146211103555652,
          "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Armv8-A Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "shbySu35hHCXn2dr",
        "urihash" : "shbySu35hHCXn2dr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "sysconcepts" : "Context matching ; EL2 ; register ; breakpoint ; architecturally UNKNOWN ; Cold reset ; using AArch32 ; VMID ; ContextID2 ; conjunction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5047767,
        "parentitem" : "61c04bb6b691546d37bd203a",
        "concepts" : "Context matching ; EL2 ; register ; breakpoint ; architecturally UNKNOWN ; Cold reset ; using AArch32 ; VMID ; ContextID2 ; conjunction",
        "documenttype" : "html",
        "isattachment" : "5047767",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "ef8fa32346d1ff83872db52d528674f9b54fdd3e9eb8afd2fc237def767e",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb9b691546d37bd2077",
        "transactionid" : 864209,
        "title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211070628787,
        "sysisattachment" : "5047767",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5047767,
        "size" : 6346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921719,
        "syssize" : 6346,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211070628787,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
        "syscollection" : "default"
      },
      "Title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "Excerpt" : "When DBGBCR<n>.BT == 0b11xx and EL2 is implemented: 31 30 29 28 27 26 25 24 23 22 21 ... The reset behavior of this field is: On a Cold reset, this field resets to an ... UNDEFINED;\\n else\\n",
      "FirstSentences" : "DBGBXVR<n>, Debug Breakpoint Extended Value Registers, n = 0 - 15 The DBGBXVR<n> characteristics are: Purpose Holds a value for use in breakpoint matching, to support VMID matching. Used in ..."
    } ],
    "totalNumberOfChildResults" : 875,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Armv8-A Architecture Registers ",
      "document_number" : "ddi0595",
      "document_version" : "2021-12",
      "content_type" : "archDoc",
      "systopparent" : "5047767",
      "sysurihash" : "pQIyekVvJIgtlsrð",
      "urihash" : "pQIyekVvJIgtlsrð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "validityscore" : 0.25,
      "published" : 1638374880000,
      "topparentid" : 5047767,
      "sysconcepts" : "architecturally UNKNOWNvalue ; Warm reset ; Security states ; instructions ; EL2 ; registers ; encoding space ; EL1 ; translations ; EL0 ; IMPLEMENTATION DEFINEDwhether ; EC syndrome ; EL3 ; exceptions ; functionality ; accesses",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5047767,
      "parentitem" : "61c04bb6b691546d37bd203a",
      "concepts" : "architecturally UNKNOWNvalue ; Warm reset ; Security states ; instructions ; EL2 ; registers ; encoding space ; EL1 ; translations ; EL0 ; IMPLEMENTATION DEFINEDwhether ; EC syndrome ; EL3 ; exceptions ; functionality ; accesses",
      "documenttype" : "pdf",
      "isattachment" : "5047767",
      "sysindexeddate" : 1649146238000,
      "permanentid" : "8ebce85e76467f6b887e2dcdb72c8b762dba90ae2a9ff3c7c9c3cdc1c0da",
      "syslanguage" : [ "English" ],
      "itemid" : "61c04bceb691546d37bd2517",
      "transactionid" : 864210,
      "title" : "Arm Armv8-A Architecture Registers ",
      "date" : 1649146236000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0595:2021-12:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146236905100855,
      "sysisattachment" : "5047767",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5047767,
      "size" : 9242921,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145937559,
      "syssize" : 9242921,
      "sysdate" : 1649146236000,
      "topparent" : "5047767",
      "label_version" : "2021-12",
      "systopparentid" : 5047767,
      "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
      "wordcount" : 9122,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146238000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146236905100855,
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Armv8-A Architecture Registers",
    "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "Excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0595 ... ID121321 ... DDI 0595",
    "FirstSentences" : "Arm Architecture Registers Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0595 (ID121321) ii Arm Architecture Registers"
  }, {
    "title" : "AMBA Low Power Interface Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/617a637283e60c5c768e2241",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "excerpt" : "Issue ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... English version of this document and any translation, the terms of the English ... ID102021",
    "firstSentences" : "AMBA Low Power Interface Specification Copyright © 2013, 2014, 2016, 2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0068D (ID102021) ii AMBA Low Power Interface Specification",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Low Power Interface Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en",
      "excerpt" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view. AMBA Low Power Interface Specification AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Low Power Interface Specification ",
        "document_number" : "ihi0068",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "4916532",
        "sysurihash" : "FHI4rB2ðE9TwkdFO",
        "urihash" : "FHI4rB2ðE9TwkdFO",
        "sysuri" : "https://developer.arm.com/documentation/ihi0068/d/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1635379200000,
        "topparentid" : 4916532,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1635410801000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715512000,
        "permanentid" : "5ff1f8a8e1dda1d41ede43e51c1cd9903b0b1b053ceb52ee505eb4f2f9dd",
        "syslanguage" : [ "English" ],
        "itemid" : "617a637183e60c5c768e223f",
        "transactionid" : 861216,
        "title" : "AMBA Low Power Interface Specification ",
        "products" : [ "AMBA" ],
        "date" : 1648715512000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Total Compute", "Validation", "Verification" ],
        "document_id" : "ihi0068:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648715512237078331,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715506648,
        "syssize" : 156,
        "sysdate" : 1648715512000,
        "haslayout" : "1",
        "topparent" : "4916532",
        "label_version" : "D",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916532,
        "content_description" : "This document describes interfaces that can be used to control the clock and power states of devices",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0068/d/?lang=en",
        "modified" : 1642601154000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715512237078331,
        "uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Low Power Interface Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en",
      "Excerpt" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view. AMBA Low Power Interface Specification AMBA"
    },
    "childResults" : [ {
      "title" : "AMBA Low Power Interface Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en",
      "excerpt" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view. AMBA Low Power Interface Specification AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Low Power Interface Specification ",
        "document_number" : "ihi0068",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "4916532",
        "sysurihash" : "FHI4rB2ðE9TwkdFO",
        "urihash" : "FHI4rB2ðE9TwkdFO",
        "sysuri" : "https://developer.arm.com/documentation/ihi0068/d/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1635379200000,
        "topparentid" : 4916532,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1635410801000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715512000,
        "permanentid" : "5ff1f8a8e1dda1d41ede43e51c1cd9903b0b1b053ceb52ee505eb4f2f9dd",
        "syslanguage" : [ "English" ],
        "itemid" : "617a637183e60c5c768e223f",
        "transactionid" : 861216,
        "title" : "AMBA Low Power Interface Specification ",
        "products" : [ "AMBA" ],
        "date" : 1648715512000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Total Compute", "Validation", "Verification" ],
        "document_id" : "ihi0068:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648715512237078331,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715506648,
        "syssize" : 156,
        "sysdate" : 1648715512000,
        "haslayout" : "1",
        "topparent" : "4916532",
        "label_version" : "D",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916532,
        "content_description" : "This document describes interfaces that can be used to control the clock and power states of devices",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0068/d/?lang=en",
        "modified" : 1642601154000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715512237078331,
        "uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Low Power Interface Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en",
      "Excerpt" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view. AMBA Low Power Interface Specification AMBA"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA Low Power Interface Specification ",
      "document_number" : "ihi0068",
      "document_version" : "d",
      "content_type" : "archDoc",
      "systopparent" : "4916532",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "Zer3u1vID37zabo8",
      "urihash" : "Zer3u1vID37zabo8",
      "sysuri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
      "keywords" : "AMBA, AMBA 5 CHI, AXI Interconnect, Interconnect",
      "systransactionid" : 861216,
      "copyright" : "Copyright ©2013, 2014, 2016, 2021 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1635379200000,
      "topparentid" : 4916532,
      "numberofpages" : 66,
      "sysconcepts" : "signals ; transitions ; handshaking ; controller ; availability ; parity protection ; interfacing ; faults ; PREQ ; PDENY ; quiescence request ; QREQn ; parity extended ; resynchronization ; integration requirements ; conditioning",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4916532,
      "parentitem" : "617a637183e60c5c768e223f",
      "concepts" : "signals ; transitions ; handshaking ; controller ; availability ; parity protection ; interfacing ; faults ; PREQ ; PDENY ; quiescence request ; QREQn ; parity extended ; resynchronization ; integration requirements ; conditioning",
      "documenttype" : "pdf",
      "isattachment" : "4916532",
      "sysindexeddate" : 1648715513000,
      "permanentid" : "25658f332c0fd2ca8a1169f51294e57a6a9edb94fa3f70186c30286f6d96",
      "syslanguage" : [ "English" ],
      "itemid" : "617a637283e60c5c768e2241",
      "transactionid" : 861216,
      "title" : "AMBA Low Power Interface Specification ",
      "subject" : "ARM Low-Power Interface Specification: ARM Q-Channel and P-Channel Interfaces. This documentation gives technical reference information for the production of compliant low-power interfaces. Available as PDF. ",
      "date" : 1648715513000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0068:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648715513772455201,
      "sysisattachment" : "4916532",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4916532,
      "size" : 808490,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/617a637283e60c5c768e2241",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715507867,
      "syssubject" : "ARM Low-Power Interface Specification: ARM Q-Channel and P-Channel Interfaces. This documentation gives technical reference information for the production of compliant low-power interfaces. Available as PDF. ",
      "syssize" : 808490,
      "sysdate" : 1648715513000,
      "topparent" : "4916532",
      "author" : "Arm Limited",
      "label_version" : "D",
      "systopparentid" : 4916532,
      "content_description" : "This document describes interfaces that can be used to control the clock and power states of devices",
      "wordcount" : 1383,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715513000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/617a637283e60c5c768e2241",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715513772455201,
      "uri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA Low Power Interface Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/617a637283e60c5c768e2241",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "Excerpt" : "Issue ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... English version of this document and any translation, the terms of the English ... ID102021",
    "FirstSentences" : "AMBA Low Power Interface Specification Copyright © 2013, 2014, 2016, 2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0068D (ID102021) ii AMBA Low Power Interface Specification"
  }, {
    "title" : "Trusted Base System Architecture for Armv8-A",
    "uri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "excerpt" : "3.1.1 ... Side-channel attack defenses ... Cryptography Support System memory management ... DEN 0021F ... 1.0 Beta (issue 0) Copyright © 2017 - 2020 Arm Limited or its affiliates. ... 11",
    "firstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0021F Beta 0 Non-Confidential 08/06/20 TRUSTED BASE SYSTEM ARCHITECTURE FOR Armv8-A © Copyright Arm Limited ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Trusted Base System Architecture for Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "printableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "clickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trusted Base System Architecture for Armv8-A ",
        "document_number" : "den0021",
        "document_version" : "f",
        "content_type" : "archDoc",
        "systopparent" : "5037227",
        "sysurihash" : "25ndgt0l2NrXhhPo",
        "urihash" : "25ndgt0l2NrXhhPo",
        "sysuri" : "https://developer.arm.com/documentation/den0021/f/en",
        "systransactionid" : 863778,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595583140000,
        "topparentid" : 5037227,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606814723000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085581000,
        "permanentid" : "a8a4534e9d36c69e9188a36c71630457262caf1beed807813cd651ad114b",
        "syslanguage" : [ "English" ],
        "itemid" : "5fc60c03c741ae43d8c27c22",
        "transactionid" : 863778,
        "title" : "Trusted Base System Architecture for Armv8-A ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085580000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0021:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1649085580146185345,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085577697,
        "syssize" : 171,
        "sysdate" : 1649085580000,
        "haslayout" : "1",
        "topparent" : "5037227",
        "label_version" : "F",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037227,
        "content_description" : "This manual is part of the Arm Platform Security Architecture (PSA) family of specifications. It sets out general requirements for hardware and firmware when designing systems based on Armv8-A processors.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085581000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0021/f/?lang=en",
        "modified" : 1645019549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085580146185345,
        "uri" : "https://developer.arm.com/documentation/den0021/f/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Base System Architecture for Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "Excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A"
    },
    "childResults" : [ {
      "title" : "Trusted Base System Architecture for Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "printableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "clickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trusted Base System Architecture for Armv8-A ",
        "document_number" : "den0021",
        "document_version" : "f",
        "content_type" : "archDoc",
        "systopparent" : "5037227",
        "sysurihash" : "25ndgt0l2NrXhhPo",
        "urihash" : "25ndgt0l2NrXhhPo",
        "sysuri" : "https://developer.arm.com/documentation/den0021/f/en",
        "systransactionid" : 863778,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595583140000,
        "topparentid" : 5037227,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606814723000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085581000,
        "permanentid" : "a8a4534e9d36c69e9188a36c71630457262caf1beed807813cd651ad114b",
        "syslanguage" : [ "English" ],
        "itemid" : "5fc60c03c741ae43d8c27c22",
        "transactionid" : 863778,
        "title" : "Trusted Base System Architecture for Armv8-A ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085580000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0021:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1649085580146185345,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085577697,
        "syssize" : 171,
        "sysdate" : 1649085580000,
        "haslayout" : "1",
        "topparent" : "5037227",
        "label_version" : "F",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037227,
        "content_description" : "This manual is part of the Arm Platform Security Architecture (PSA) family of specifications. It sets out general requirements for hardware and firmware when designing systems based on Armv8-A processors.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085581000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0021/f/?lang=en",
        "modified" : 1645019549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085580146185345,
        "uri" : "https://developer.arm.com/documentation/den0021/f/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Base System Architecture for Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "Excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Trusted Base System Architecture for Armv8-A ",
      "document_number" : "den0021",
      "document_version" : "f",
      "content_type" : "archDoc",
      "systopparent" : "5037227",
      "sysauthor" : "Andrew Jones",
      "sysurihash" : "buINBBKrñ8CRv9ñN",
      "urihash" : "buINBBKrñ8CRv9ñN",
      "sysuri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
      "systransactionid" : 863778,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595583140000,
      "topparentid" : 5037227,
      "numberofpages" : 71,
      "sysconcepts" : "processor cores ; authentication ; Non-trusted ; security ; configuration ; functionality ; programming ; TBSA ; mechanisms ; platforms ; implementations ; controlling ; interfaces ; fuses ; Trusted services ; applications",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5037227,
      "parentitem" : "5fc60c03c741ae43d8c27c22",
      "concepts" : "processor cores ; authentication ; Non-trusted ; security ; configuration ; functionality ; programming ; TBSA ; mechanisms ; platforms ; implementations ; controlling ; interfaces ; fuses ; Trusted services ; applications",
      "documenttype" : "pdf",
      "isattachment" : "5037227",
      "sysindexeddate" : 1649085582000,
      "permanentid" : "a4c3e39fa12668e4715ac7a3db05666a5a7920a43c6e1b702f02b183f5d2",
      "syslanguage" : [ "English" ],
      "itemid" : "5fc60c04c741ae43d8c27c26",
      "transactionid" : 863778,
      "title" : "Trusted Base System Architecture for Armv8-A ",
      "date" : 1649085582000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0021:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1649085582421958744,
      "sysisattachment" : "5037227",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5037227,
      "size" : 1049443,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085578836,
      "syssize" : 1049443,
      "sysdate" : 1649085582000,
      "topparent" : "5037227",
      "author" : "Andrew Jones",
      "label_version" : "F",
      "systopparentid" : 5037227,
      "content_description" : "This manual is part of the Arm Platform Security Architecture (PSA) family of specifications. It sets out general requirements for hardware and firmware when designing systems based on Armv8-A processors.",
      "wordcount" : 2790,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085582000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085582421958744,
      "uri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Trusted Base System Architecture for Armv8-A",
    "Uri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "Excerpt" : "3.1.1 ... Side-channel attack defenses ... Cryptography Support System memory management ... DEN 0021F ... 1.0 Beta (issue 0) Copyright © 2017 - 2020 Arm Limited or its affiliates. ... 11",
    "FirstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0021F Beta 0 Non-Confidential 08/06/20 TRUSTED BASE SYSTEM ARCHITECTURE FOR Armv8-A © Copyright Arm Limited ..."
  }, {
    "title" : "Armv6-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "excerpt" : "Issue ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... This document consists solely of commercial items. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "firstSentences" : "ARMv6-M Architecture Reference Manual Copyright © 2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved. ARM DDI 0419E (ID070218) ii ARMv6-M Architecture Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv6-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv6-M Architecture Reference Manual ",
        "document_number" : "ddi0419",
        "document_version" : "e",
        "content_type" : "archDoc",
        "systopparent" : "3838879",
        "sysurihash" : "rY4LñODwXJpesQr5",
        "urihash" : "rY4LñODwXJpesQr5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "systransactionid" : 863776,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596466754000,
        "topparentid" : 3838879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603268702000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085494000,
        "permanentid" : "ac265e71f297babf73b6a3e3d44165dc1d0c11a0b3434b904ed330e2e0bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff05ef86e16515cdbf824",
        "transactionid" : 863776,
        "title" : "Armv6-M Architecture Reference Manual ",
        "products" : [ "Armv6-M" ],
        "date" : 1649085494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0419:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085494613869252,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085369166,
        "syssize" : 157,
        "sysdate" : 1649085494000,
        "haslayout" : "1",
        "topparent" : "3838879",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838879,
        "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0419/e/?lang=en",
        "modified" : 1639129037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085494613869252,
        "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "syscollection" : "default"
      },
      "Title" : "Armv6-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "Excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M"
    },
    "childResults" : [ {
      "title" : "Armv6-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv6-M Architecture Reference Manual ",
        "document_number" : "ddi0419",
        "document_version" : "e",
        "content_type" : "archDoc",
        "systopparent" : "3838879",
        "sysurihash" : "rY4LñODwXJpesQr5",
        "urihash" : "rY4LñODwXJpesQr5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "systransactionid" : 863776,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596466754000,
        "topparentid" : 3838879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603268702000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085494000,
        "permanentid" : "ac265e71f297babf73b6a3e3d44165dc1d0c11a0b3434b904ed330e2e0bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff05ef86e16515cdbf824",
        "transactionid" : 863776,
        "title" : "Armv6-M Architecture Reference Manual ",
        "products" : [ "Armv6-M" ],
        "date" : 1649085494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0419:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085494613869252,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085369166,
        "syssize" : 157,
        "sysdate" : 1649085494000,
        "haslayout" : "1",
        "topparent" : "3838879",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838879,
        "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0419/e/?lang=en",
        "modified" : 1639129037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085494613869252,
        "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "syscollection" : "default"
      },
      "Title" : "Armv6-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "Excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv6-M Architecture Reference Manual ",
      "document_number" : "ddi0419",
      "document_version" : "e",
      "content_type" : "archDoc",
      "systopparent" : "3838879",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "bnkGP5sdCeNñMjJd",
      "urihash" : "bnkGP5sdCeNñMjJd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
      "keywords" : "Cortex-M, Cortex-M0, Cortex-M1",
      "systransactionid" : 863776,
      "copyright" : "Copyright ©€2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596466754000,
      "topparentid" : 3838879,
      "numberofpages" : 374,
      "sysconcepts" : "instructions ; registers ; architectures ; implementations ; ARMv6 ; pseudocode ; exceptions ; condition flags ; memory ; supervisor call ; breakpoints ; execution ; encodings ; encodings T1 ; memory accesses ; priority",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
      "attachmentparentid" : 3838879,
      "parentitem" : "5f8ff05ef86e16515cdbf824",
      "concepts" : "instructions ; registers ; architectures ; implementations ; ARMv6 ; pseudocode ; exceptions ; condition flags ; memory ; supervisor call ; breakpoints ; execution ; encodings ; encodings T1 ; memory accesses ; priority",
      "documenttype" : "pdf",
      "isattachment" : "3838879",
      "sysindexeddate" : 1649085497000,
      "permanentid" : "3ae30ea25e58a6ad1db55ff26f7151c1190bae5dc3e3480e5f6356537d31",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ff05ef86e16515cdbf826",
      "transactionid" : 863776,
      "title" : "Armv6-M Architecture Reference Manual ",
      "subject" : "ARMv6-M Architecture Reference€Manual. This documentation defines the ARMv6-M Microcontroller architecture.",
      "date" : 1649085496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0419:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085496469449113,
      "sysisattachment" : "3838879",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3838879,
      "size" : 2265970,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085370876,
      "syssubject" : "ARMv6-M Architecture Reference€Manual. This documentation defines the ARMv6-M Microcontroller architecture.",
      "syssize" : 2265970,
      "sysdate" : 1649085496000,
      "topparent" : "3838879",
      "author" : "ARM Limited",
      "label_version" : "E",
      "systopparentid" : 3838879,
      "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
      "wordcount" : 3815,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085497000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085496469449113,
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv6-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "Excerpt" : "Issue ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... This document consists solely of commercial items. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "FirstSentences" : "ARMv6-M Architecture Reference Manual Copyright © 2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved. ARM DDI 0419E (ID070218) ii ARMv6-M Architecture Reference Manual"
  }, {
    "title" : "ARM v8-M Supplement - CDE Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
    "excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
    "firstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM v8-M Supplement - CDE Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "excerpt" : "document may be the trademarks of their respective owners. ... Company 02557590 registered in England. ... LES-PRE-20349 ... Conﬁdentiality Status ... Other brands and names mentioned in this",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Custom Datapath Extension for Copyright © 2015 - 2020 Arm Limited or its afﬁliates. All rights reserved. DDI0607A.b ID31032020 Armv8-M Release ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM v8-M Supplement - CDE Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
        "excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
        "firstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM v8-M Supplement - CDE Reference Manual ",
          "document_number" : "ddi0607",
          "document_version" : "ab",
          "content_type" : "archDoc",
          "systopparent" : "5034755",
          "sysurihash" : "uVCñYHMynsWxxhPe",
          "urihash" : "uVCñYHMynsWxxhPe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
          "systransactionid" : 863772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.0,
          "published" : 1586134861000,
          "topparentid" : 5034755,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603267423000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649085260000,
          "permanentid" : "94b4e4806d86dbab807dcbc77e7f221645649893ac01f0ea8a42f031e623",
          "syslanguage" : [ "English" ],
          "itemid" : "5f8feb5ff86e16515cdbea28",
          "transactionid" : 863772,
          "title" : "ARM v8-M Supplement - CDE Reference Manual ",
          "products" : [ "Armv8-M", "CDE" ],
          "date" : 1649085260000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0607:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085260414719841,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 170,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085171317,
          "syssize" : 170,
          "sysdate" : 1649085260000,
          "haslayout" : "1",
          "topparent" : "5034755",
          "label_version" : "A.b",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5034755,
          "content_description" : "Custom Datapath Extension for the Armv8-M architecture.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085260000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0607/ab/?lang=en",
          "modified" : 1645019443000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085260414719841,
          "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
          "syscollection" : "default"
        },
        "Title" : "ARM v8-M Supplement - CDE Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
        "Excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
        "FirstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM v8-M Supplement - CDE Reference Manual ",
        "document_number" : "ddi0607",
        "document_version" : "ab",
        "content_type" : "archDoc",
        "systopparent" : "5034755",
        "sysurihash" : "G2i1pl301sGS1MOq",
        "urihash" : "G2i1pl301sGS1MOq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1586134861000,
        "topparentid" : 5034755,
        "numberofpages" : 74,
        "sysconcepts" : "instructions ; coprocessors ; Encoded asA ; code check ; implementation of the architecture ; Armv8 ; registers ; coprocessor-specific opcode ; condition codes ; functionality ; UsageFault exception ; general-purpose ; destination registers ; Custom extension ; execution ; immediate",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 5034755,
        "parentitem" : "5f8feb5ff86e16515cdbea28",
        "concepts" : "instructions ; coprocessors ; Encoded asA ; code check ; implementation of the architecture ; Armv8 ; registers ; coprocessor-specific opcode ; condition codes ; functionality ; UsageFault exception ; general-purpose ; destination registers ; Custom extension ; execution ; immediate",
        "documenttype" : "pdf",
        "isattachment" : "5034755",
        "sysindexeddate" : 1649085256000,
        "permanentid" : "8c322d0081302f3958cb8bb5f0f75fc58e970997f0c9b87c9b5a4f2ce9d2",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8feb5ff86e16515cdbea2a",
        "transactionid" : 863771,
        "title" : "ARM v8-M Supplement - CDE Reference Manual ",
        "date" : 1649085255000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0607:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085255919493606,
        "sysisattachment" : "5034755",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5034755,
        "size" : 588677,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085172479,
        "syssize" : 588677,
        "sysdate" : 1649085255000,
        "topparent" : "5034755",
        "label_version" : "A.b",
        "systopparentid" : 5034755,
        "content_description" : "Custom Datapath Extension for the Armv8-M architecture.",
        "wordcount" : 1228,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085256000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085255919493606,
        "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM v8-M Supplement - CDE Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "Excerpt" : "document may be the trademarks of their respective owners. ... Company 02557590 registered in England. ... LES-PRE-20349 ... Conﬁdentiality Status ... Other brands and names mentioned in this",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Custom Datapath Extension for Copyright © 2015 - 2020 Arm Limited or its afﬁliates. All rights reserved. DDI0607A.b ID31032020 Armv8-M Release ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM v8-M Supplement - CDE Reference Manual ",
      "document_number" : "ddi0607",
      "document_version" : "ab",
      "content_type" : "archDoc",
      "systopparent" : "5034755",
      "sysurihash" : "uVCñYHMynsWxxhPe",
      "urihash" : "uVCñYHMynsWxxhPe",
      "sysuri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1586134861000,
      "topparentid" : 5034755,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1603267423000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649085260000,
      "permanentid" : "94b4e4806d86dbab807dcbc77e7f221645649893ac01f0ea8a42f031e623",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8feb5ff86e16515cdbea28",
      "transactionid" : 863772,
      "title" : "ARM v8-M Supplement - CDE Reference Manual ",
      "products" : [ "Armv8-M", "CDE" ],
      "date" : 1649085260000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0607:ab:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085260414719841,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 170,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085171317,
      "syssize" : 170,
      "sysdate" : 1649085260000,
      "haslayout" : "1",
      "topparent" : "5034755",
      "label_version" : "A.b",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5034755,
      "content_description" : "Custom Datapath Extension for the Armv8-M architecture.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085260000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0607/ab/?lang=en",
      "modified" : 1645019443000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085260414719841,
      "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
      "syscollection" : "default"
    },
    "Title" : "ARM v8-M Supplement - CDE Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
    "Excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
    "FirstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE"
  }, {
    "title" : "AMBA DTI Protocol Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
    "printableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
    "clickUri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en",
    "excerpt" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA DTI Protocol Specification AMBA",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AMBA DTI Protocol Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/60ddf3840320e92fa40b6010",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... DAMAGES. This document consists solely of commercial items.",
      "firstSentences" : "AMBA DTI Protocol Specification Copyright © 2016-2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0088E.b (ID061721) ii AMBA DTI Protocol Specification Copyright © 2016-2021 Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA DTI Protocol Specification",
        "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en",
        "excerpt" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA DTI Protocol Specification AMBA",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA DTI Protocol Specification ",
          "document_number" : "ihi0088",
          "document_version" : "e-b",
          "content_type" : "archDoc",
          "systopparent" : "4916530",
          "sysurihash" : "WeCkyPuC3Nk9xAhe",
          "urihash" : "WeCkyPuC3Nk9xAhe",
          "sysuri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
          "systransactionid" : 861212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1623801660000,
          "topparentid" : 4916530,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1625158532000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1648715285000,
          "permanentid" : "105d4978a4e624df4d37628f9f130671f3b237c2a2efec7ffd5a361e3516",
          "syslanguage" : [ "English" ],
          "itemid" : "60ddf3840320e92fa40b600e",
          "transactionid" : 861212,
          "title" : "AMBA DTI Protocol Specification ",
          "products" : [ "AMBA" ],
          "date" : 1648715285000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0088:e-b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715285297804035,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715240185,
          "syssize" : 142,
          "sysdate" : 1648715285000,
          "haslayout" : "1",
          "topparent" : "4916530",
          "label_version" : "E.b",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4916530,
          "content_description" : "The AMBA DTI (Distributed Translation Interface) specification aligns with the Arm System MMU architecture, to define a scalable, distributed messaging protocol for translation services.",
          "wordcount" : 17,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715285000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0088/e-b/?lang=en",
          "modified" : 1645025542000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715285297804035,
          "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA DTI Protocol Specification",
        "Uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en",
        "Excerpt" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA DTI Protocol Specification AMBA"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA DTI Protocol Specification ",
        "document_number" : "ihi0088",
        "document_version" : "e-b",
        "content_type" : "archDoc",
        "systopparent" : "4916530",
        "sysauthor" : "Arm Limited",
        "sysurihash" : "tnWI8WfebMfZWSQ8",
        "urihash" : "tnWI8WfebMfZWSQ8",
        "sysuri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
        "keywords" : "AMBA, AXI Interconnect, AXI Peripherals",
        "systransactionid" : 861212,
        "copyright" : "Copyright ©2016-2021 Arm Limited or its affiliates. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1623801660000,
        "topparentid" : 4916530,
        "numberofpages" : 128,
        "sysconcepts" : "transactions ; DTI ; TBU ; list of encodings ; invalidations ; flow control ; translation requests ; encodings ; translations ; DTI protocol ; SubstreamID ; TCU ; outstanding ; subsections ; permissions ; GlobalDisabled",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4916530,
        "parentitem" : "60ddf3840320e92fa40b600e",
        "concepts" : "transactions ; DTI ; TBU ; list of encodings ; invalidations ; flow control ; translation requests ; encodings ; translations ; DTI protocol ; SubstreamID ; TCU ; outstanding ; subsections ; permissions ; GlobalDisabled",
        "documenttype" : "pdf",
        "isattachment" : "4916530",
        "sysindexeddate" : 1648715283000,
        "permanentid" : "4e58fdfb7200410cca654a49fa5bb9e9c5bc79df6003108f1a01092dd928",
        "syslanguage" : [ "English" ],
        "itemid" : "60ddf3840320e92fa40b6010",
        "transactionid" : 861212,
        "title" : "AMBA DTI Protocol Specification ",
        "date" : 1648715283000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0088:e-b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715283649477689,
        "sysisattachment" : "4916530",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4916530,
        "size" : 1299666,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/60ddf3840320e92fa40b6010",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715241322,
        "syssize" : 1299666,
        "sysdate" : 1648715283000,
        "topparent" : "4916530",
        "author" : "Arm Limited",
        "label_version" : "E.b",
        "systopparentid" : 4916530,
        "content_description" : "The AMBA DTI (Distributed Translation Interface) specification aligns with the Arm System MMU architecture, to define a scalable, distributed messaging protocol for translation services.",
        "wordcount" : 1900,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715283000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/60ddf3840320e92fa40b6010",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715283649477689,
        "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
        "syscollection" : "default"
      },
      "Title" : "AMBA DTI Protocol Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/60ddf3840320e92fa40b6010",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "Excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... DAMAGES. This document consists solely of commercial items.",
      "FirstSentences" : "AMBA DTI Protocol Specification Copyright © 2016-2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0088E.b (ID061721) ii AMBA DTI Protocol Specification Copyright © 2016-2021 Arm ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA DTI Protocol Specification ",
      "document_number" : "ihi0088",
      "document_version" : "e-b",
      "content_type" : "archDoc",
      "systopparent" : "4916530",
      "sysurihash" : "WeCkyPuC3Nk9xAhe",
      "urihash" : "WeCkyPuC3Nk9xAhe",
      "sysuri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
      "systransactionid" : 861212,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1623801660000,
      "topparentid" : 4916530,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1625158532000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1648715285000,
      "permanentid" : "105d4978a4e624df4d37628f9f130671f3b237c2a2efec7ffd5a361e3516",
      "syslanguage" : [ "English" ],
      "itemid" : "60ddf3840320e92fa40b600e",
      "transactionid" : 861212,
      "title" : "AMBA DTI Protocol Specification ",
      "products" : [ "AMBA" ],
      "date" : 1648715285000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0088:e-b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715285297804035,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 142,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715240185,
      "syssize" : 142,
      "sysdate" : 1648715285000,
      "haslayout" : "1",
      "topparent" : "4916530",
      "label_version" : "E.b",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4916530,
      "content_description" : "The AMBA DTI (Distributed Translation Interface) specification aligns with the Arm System MMU architecture, to define a scalable, distributed messaging protocol for translation services.",
      "wordcount" : 17,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715285000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ihi0088/e-b/?lang=en",
      "modified" : 1645025542000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715285297804035,
      "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
      "syscollection" : "default"
    },
    "Title" : "AMBA DTI Protocol Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en",
    "Excerpt" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA DTI Protocol Specification AMBA"
  }, {
    "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
    "uri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "excerpt" : "LES-PRE-20349 ... Abstract ... The document describes the set of features required for a boot process to be ... Profile 1.2 0, and outlines certificate and cryptography standardization and ...",
    "firstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: ARM DEN0006D Non-Confidential ARM DEN0006D Beta 1 Non-Confidential 20/09/2018 Trusted Board Boot Requirements",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "document_number" : "den0006",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "5034181",
        "sysurihash" : "t8u35M1YW1EA3Vc2",
        "urihash" : "t8u35M1YW1EA3Vc2",
        "sysuri" : "https://developer.arm.com/documentation/den0006/d/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593506118000,
        "topparentid" : 5034181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603185596000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085115000,
        "permanentid" : "5a087158dbdbb09d4cffc3fdb85d0e7a9f33866ebd857524cb3ecb6dd4d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8eabbcf86e16515cdbe3e5",
        "transactionid" : 863769,
        "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "products" : [ "TBBR" ],
        "date" : 1649085115000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0006:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085115146638359,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085089963,
        "syssize" : 200,
        "sysdate" : 1649085115000,
        "haslayout" : "1",
        "topparent" : "5034181",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5034181,
        "content_description" : "The Trusted Boot process has multiple stages and uses multiple firmware images. It is intended to maintain the chain of trust between the different boot stages using standard cryptography.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|TBBR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|TBBR" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085115000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0006/d/?lang=en",
        "modified" : 1639147655000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085115146638359,
        "uri" : "https://developer.arm.com/documentation/den0006/d/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "Excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ..."
    },
    "childResults" : [ {
      "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "document_number" : "den0006",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "5034181",
        "sysurihash" : "t8u35M1YW1EA3Vc2",
        "urihash" : "t8u35M1YW1EA3Vc2",
        "sysuri" : "https://developer.arm.com/documentation/den0006/d/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593506118000,
        "topparentid" : 5034181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603185596000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085115000,
        "permanentid" : "5a087158dbdbb09d4cffc3fdb85d0e7a9f33866ebd857524cb3ecb6dd4d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8eabbcf86e16515cdbe3e5",
        "transactionid" : 863769,
        "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "products" : [ "TBBR" ],
        "date" : 1649085115000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0006:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085115146638359,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085089963,
        "syssize" : 200,
        "sysdate" : 1649085115000,
        "haslayout" : "1",
        "topparent" : "5034181",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5034181,
        "content_description" : "The Trusted Boot process has multiple stages and uses multiple firmware images. It is intended to maintain the chain of trust between the different boot stages using standard cryptography.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|TBBR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|TBBR" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085115000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0006/d/?lang=en",
        "modified" : 1639147655000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085115146638359,
        "uri" : "https://developer.arm.com/documentation/den0006/d/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "Excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
      "document_number" : "den0006",
      "document_version" : "d",
      "content_type" : "archDoc",
      "systopparent" : "5034181",
      "sysauthor" : "marstr01",
      "sysurihash" : "d3xNJ3lV7izodKTW",
      "urihash" : "d3xNJ3lV7izodKTW",
      "sysuri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
      "systransactionid" : 863769,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593506118000,
      "topparentid" : 5034181,
      "numberofpages" : 50,
      "sysconcepts" : "certification ; Non-trusted ; SoC ; operating systems ; authentication ; trusted boot ; TrustedFirmwareNvCounter ; configurations ; public keys ; Control functions ; watchdog timer ; manufacturing ; ROM ; boot ; key certificate ; third party",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a" ],
      "attachmentparentid" : 5034181,
      "parentitem" : "5f8eabbcf86e16515cdbe3e5",
      "concepts" : "certification ; Non-trusted ; SoC ; operating systems ; authentication ; trusted boot ; TrustedFirmwareNvCounter ; configurations ; public keys ; Control functions ; watchdog timer ; manufacturing ; ROM ; boot ; key certificate ; third party",
      "documenttype" : "pdf",
      "isattachment" : "5034181",
      "sysindexeddate" : 1649085117000,
      "permanentid" : "f65ad00d35c98bb835a44b88eeaad787bc0a7e7936f8308bcaf78d0c859a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8eabbcf86e16515cdbe3e7",
      "transactionid" : 863769,
      "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
      "date" : 1649085116000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0006:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085116929785112,
      "sysisattachment" : "5034181",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5034181,
      "size" : 1641585,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085091387,
      "syssize" : 1641585,
      "sysdate" : 1649085116000,
      "topparent" : "5034181",
      "author" : "marstr01",
      "label_version" : "1.0",
      "systopparentid" : 5034181,
      "content_description" : "The Trusted Boot process has multiple stages and uses multiple firmware images. It is intended to maintain the chain of trust between the different boot stages using standard cryptography.",
      "wordcount" : 1599,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|TBBR" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|TBBR" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085117000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085116929785112,
      "uri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
      "syscollection" : "default"
    },
    "Title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
    "Uri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "Excerpt" : "LES-PRE-20349 ... Abstract ... The document describes the set of features required for a boot process to be ... Profile 1.2 0, and outlines certificate and cryptography standardization and ...",
    "FirstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: ARM DEN0006D Non-Confidential ARM DEN0006D Beta 1 Non-Confidential 20/09/2018 Trusted Board Boot Requirements"
  }, {
    "title" : "Global configurability",
    "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "excerpt" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. ... ETB11 must always use 32-bit trace RAM with ETM11RV.",
    "firstSentences" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. Throughout this document ETB_ADDR_WIDTH refers to the address of the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETB11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
      "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETB11 Technical Reference Manual ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "5ZLy3KdQWDj0N3i1",
        "urihash" : "5ZLy3KdQWDj0N3i1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080615000,
        "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22ea88295d1e18d377af",
        "transactionid" : 863677,
        "title" : "ETB11 Technical Reference Manual ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080615000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080615366616493,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1975,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 1975,
        "sysdate" : 1649080615000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080615000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080615366616493,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "syscollection" : "default"
      },
      "Title" : "ETB11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
      "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AHB transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "excerpt" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace",
      "firstSentences" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETB11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETB11 Technical Reference Manual ",
          "document_number" : "ddi0275",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488431",
          "sysurihash" : "5ZLy3KdQWDj0N3i1",
          "urihash" : "5ZLy3KdQWDj0N3i1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "systransactionid" : 863677,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756805000,
          "topparentid" : 3488431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373354000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080615000,
          "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22ea88295d1e18d377af",
          "transactionid" : 863677,
          "title" : "ETB11 Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649080615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0275:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080615366616493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080519743,
          "syssize" : 1975,
          "sysdate" : 1649080615000,
          "haslayout" : "1",
          "topparent" : "3488431",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488431,
          "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0275/d/?lang=en",
          "modified" : 1638977990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080615366616493,
          "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETB11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB transfers ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "qTlNLRCVcFESeðNK",
        "urihash" : "qTlNLRCVcFESeðNK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3488431,
        "parentitem" : "5e8e22ea88295d1e18d377af",
        "documenttype" : "html",
        "isattachment" : "3488431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080644000,
        "permanentid" : "faea2ec05610d2b42efe1e8eaf1ff19de2644caa3fd9d89ffe0522ab19e5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377d6",
        "transactionid" : 863678,
        "title" : "AHB transfers ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080644509639306,
        "sysisattachment" : "3488431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488431,
        "size" : 108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 108,
        "sysdate" : 1649080644000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 12,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/functional-description/ahb-transfers?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080644509639306,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
        "syscollection" : "default"
      },
      "Title" : "AHB transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "Excerpt" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace",
      "FirstSentences" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace"
    }, {
      "title" : "Test data registers",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "excerpt" : "Test data registers There are two test data registers that can be connected between ... They are described in: Bypass Register Scan chain 0. ... Test data registers Debug Visibility and Trace",
      "firstSentences" : "Test data registers There are two test data registers that can be connected between DBGTDI and DBGTDO. They are described in: Bypass Register Scan chain 0. Bypass Register This is a single bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETB11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETB11 Technical Reference Manual ",
          "document_number" : "ddi0275",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488431",
          "sysurihash" : "5ZLy3KdQWDj0N3i1",
          "urihash" : "5ZLy3KdQWDj0N3i1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "systransactionid" : 863677,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756805000,
          "topparentid" : 3488431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373354000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080615000,
          "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22ea88295d1e18d377af",
          "transactionid" : 863677,
          "title" : "ETB11 Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649080615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0275:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080615366616493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080519743,
          "syssize" : 1975,
          "sysdate" : 1649080615000,
          "haslayout" : "1",
          "topparent" : "3488431",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488431,
          "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0275/d/?lang=en",
          "modified" : 1638977990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080615366616493,
          "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETB11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test data registers ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "RDKlzjvhWzFqDze5",
        "urihash" : "RDKlzjvhWzFqDze5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "sysconcepts" : "registers ; test data ; instruction ; Bypass ; controller ; accesses ; Scan ; parallel input ; transfers serial",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3488431,
        "parentitem" : "5e8e22ea88295d1e18d377af",
        "concepts" : "registers ; test data ; instruction ; Bypass ; controller ; accesses ; Scan ; parallel input ; transfers serial",
        "documenttype" : "html",
        "isattachment" : "3488431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080644000,
        "permanentid" : "7e183da6ae6acd45329adbfeba43931323179fc7b4b30421a0a2e59f2f4b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377cc",
        "transactionid" : 863678,
        "title" : "Test data registers ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080644288482883,
        "sysisattachment" : "3488431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488431,
        "size" : 1051,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 1051,
        "sysdate" : 1649080644000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080644288482883,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
        "syscollection" : "default"
      },
      "Title" : "Test data registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "Excerpt" : "Test data registers There are two test data registers that can be connected between ... They are described in: Bypass Register Scan chain 0. ... Test data registers Debug Visibility and Trace",
      "FirstSentences" : "Test data registers There are two test data registers that can be connected between DBGTDI and DBGTDO. They are described in: Bypass Register Scan chain 0. Bypass Register This is a single bit ..."
    }, {
      "title" : "Read transfer",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "excerpt" : "How the CReq, CAck, and HAck signals are produced is shown in Figure 2.8. ... Figure 2.10. Software read cycle with synchronous CLK and HCLK Read transfer Debug Visibility and Trace",
      "firstSentences" : "Read transfer Two types of read transfer are described: Asynchronous HCLK and CLK Synchronous HCLK and CLK. Asynchronous HCLK and CLK When HSEL goes HIGH, this indicates that an AHB transfer ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETB11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETB11 Technical Reference Manual ",
          "document_number" : "ddi0275",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488431",
          "sysurihash" : "5ZLy3KdQWDj0N3i1",
          "urihash" : "5ZLy3KdQWDj0N3i1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "systransactionid" : 863677,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756805000,
          "topparentid" : 3488431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373354000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080615000,
          "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22ea88295d1e18d377af",
          "transactionid" : 863677,
          "title" : "ETB11 Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649080615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0275:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080615366616493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080519743,
          "syssize" : 1975,
          "sysdate" : 1649080615000,
          "haslayout" : "1",
          "topparent" : "3488431",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488431,
          "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0275/d/?lang=en",
          "modified" : 1638977990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080615366616493,
          "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETB11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Read transfer ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "p0BRIwh3ñdEHQ0H5",
        "urihash" : "p0BRIwh3ñdEHQ0H5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "sysconcepts" : "goes HIGH ; synchronization ; SBYPASS signal ; HADDR ; HSEL ; cycle ; software read ; rising edge ; Wait states ; pipelined nature ; bus master ; indicating ; MuxedData",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3488431,
        "parentitem" : "5e8e22ea88295d1e18d377af",
        "concepts" : "goes HIGH ; synchronization ; SBYPASS signal ; HADDR ; HSEL ; cycle ; software read ; rising edge ; Wait states ; pipelined nature ; bus master ; indicating ; MuxedData",
        "documenttype" : "html",
        "isattachment" : "3488431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080643000,
        "permanentid" : "88fbd60cf2b365e5f59baabbc6d8116a5444c257c1d57a614448f012be3b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377d7",
        "transactionid" : 863678,
        "title" : "Read transfer ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080643000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080643148787013,
        "sysisattachment" : "3488431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488431,
        "size" : 2592,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 2592,
        "sysdate" : 1649080643000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080643000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080643148787013,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
        "syscollection" : "default"
      },
      "Title" : "Read transfer",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "Excerpt" : "How the CReq, CAck, and HAck signals are produced is shown in Figure 2.8. ... Figure 2.10. Software read cycle with synchronous CLK and HCLK Read transfer Debug Visibility and Trace",
      "FirstSentences" : "Read transfer Two types of read transfer are described: Asynchronous HCLK and CLK Synchronous HCLK and CLK. Asynchronous HCLK and CLK When HSEL goes HIGH, this indicates that an AHB transfer ..."
    } ],
    "totalNumberOfChildResults" : 52,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Global configurability ",
      "document_number" : "ddi0275",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488431",
      "sysurihash" : "iyW0obrabm4sFXnz",
      "urihash" : "iyW0obrabm4sFXnz",
      "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756805000,
      "topparentid" : 3488431,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373354000,
      "sysconcepts" : "trace RAM ; ETB ; ADDR ; configurability ; ETM11RV ; ETB11",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 3488431,
      "parentitem" : "5e8e22ea88295d1e18d377af",
      "concepts" : "trace RAM ; ETB ; ADDR ; configurability ; ETM11RV ; ETB11",
      "documenttype" : "html",
      "isattachment" : "3488431",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080644000,
      "permanentid" : "e81c4c4fc7cb801a61837cb31365643ee96760a05bd9a0bdd6c5dd20ac31",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e22eb88295d1e18d377c2",
      "transactionid" : 863678,
      "title" : "Global configurability ",
      "products" : [ "Debug Visibility and Trace" ],
      "date" : 1649080644000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0275:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080644540752615,
      "sysisattachment" : "3488431",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488431,
      "size" : 484,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080519743,
      "syssize" : 484,
      "sysdate" : 1649080644000,
      "haslayout" : "1",
      "topparent" : "3488431",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488431,
      "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080644000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
      "modified" : 1638977990000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080644540752615,
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
      "syscollection" : "default"
    },
    "Title" : "Global configurability",
    "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "Excerpt" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. ... ETB11 must always use 32-bit trace RAM with ETM11RV.",
    "FirstSentences" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. Throughout this document ETB_ADDR_WIDTH refers to the address of the ..."
  }, {
    "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
    "uri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60af72bae022752339b44aa8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "excerpt" : "5.2.2 fwu_begin_staging ... 5.2.5 fwu_open ... 5.2.6 fwu_write_stream ... 5.2.7 fwu_read_stream ... 5.2.8 fwu_commit ... 5.2.9 fwu_accept_image ... 5.2.10 fwu_select_previous ... Return status",
    "firstSentences" : "Platform Security Firmware Update for the A-proﬁle Arm Architecture 1.0BET0 Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners. It is provided to give ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
      "uri" : "https://developer.arm.com/documentation/den0118/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0118/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en",
      "excerpt" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view. Platform Security Firmware Update for the A- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
        "document_number" : "den0118",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "5043285",
        "sysurihash" : "FQlWA514jIOFkfvl",
        "urihash" : "FQlWA514jIOFkfvl",
        "sysuri" : "https://developer.arm.com/documentation/den0118/a/en",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1622073660000,
        "topparentid" : 5043285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622110906000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648714751000,
        "permanentid" : "5b66ad7e9dd89efe018e07cfdf7e58fa4c6caf474dbe6ebf491cb523f7fa",
        "syslanguage" : [ "English" ],
        "itemid" : "60af72bae022752339b44aa6",
        "transactionid" : 861203,
        "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
        "products" : [ "Platform security" ],
        "date" : 1648714751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0118:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "kernelDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1648714751870428356,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714741319,
        "syssize" : 239,
        "sysdate" : 1648714751000,
        "haslayout" : "1",
        "topparent" : "5043285",
        "label_version" : "1.0BET0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043285,
        "content_description" : "This document defines the standard infrastructure to enable robust FW updates on A-class products.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0118/a/?lang=en",
        "modified" : 1645021343000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714751870428356,
        "uri" : "https://developer.arm.com/documentation/den0118/a/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
      "Uri" : "https://developer.arm.com/documentation/den0118/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0118/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en",
      "Excerpt" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view. Platform Security Firmware Update for the A- ..."
    },
    "childResults" : [ {
      "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
      "uri" : "https://developer.arm.com/documentation/den0118/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0118/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en",
      "excerpt" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view. Platform Security Firmware Update for the A- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
        "document_number" : "den0118",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "5043285",
        "sysurihash" : "FQlWA514jIOFkfvl",
        "urihash" : "FQlWA514jIOFkfvl",
        "sysuri" : "https://developer.arm.com/documentation/den0118/a/en",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1622073660000,
        "topparentid" : 5043285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622110906000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648714751000,
        "permanentid" : "5b66ad7e9dd89efe018e07cfdf7e58fa4c6caf474dbe6ebf491cb523f7fa",
        "syslanguage" : [ "English" ],
        "itemid" : "60af72bae022752339b44aa6",
        "transactionid" : 861203,
        "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
        "products" : [ "Platform security" ],
        "date" : 1648714751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0118:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "kernelDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1648714751870428356,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714741319,
        "syssize" : 239,
        "sysdate" : 1648714751000,
        "haslayout" : "1",
        "topparent" : "5043285",
        "label_version" : "1.0BET0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043285,
        "content_description" : "This document defines the standard infrastructure to enable robust FW updates on A-class products.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0118/a/?lang=en",
        "modified" : 1645021343000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714751870428356,
        "uri" : "https://developer.arm.com/documentation/den0118/a/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
      "Uri" : "https://developer.arm.com/documentation/den0118/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0118/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en",
      "Excerpt" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view. Platform Security Firmware Update for the A- ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
      "document_number" : "den0118",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "5043285",
      "sysurihash" : "RðAcI1gYCXX55Qoñ",
      "urihash" : "RðAcI1gYCXX55Qoñ",
      "sysuri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
      "systransactionid" : 861203,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1622073660000,
      "topparentid" : 5043285,
      "numberofpages" : 46,
      "sysconcepts" : "client ; images ; banks ; platform ; shared buffer ; Staging states ; acceptance ; anti-rollback counter ; arm ; PSA Certified ; Licensee ; state variables ; Subsidiaries ; platform designs ; boot procedure ; third parties",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 5043285,
      "parentitem" : "60af72bae022752339b44aa6",
      "concepts" : "client ; images ; banks ; platform ; shared buffer ; Staging states ; acceptance ; anti-rollback counter ; arm ; PSA Certified ; Licensee ; state variables ; Subsidiaries ; platform designs ; boot procedure ; third parties",
      "documenttype" : "pdf",
      "isattachment" : "5043285",
      "sysindexeddate" : 1648714752000,
      "permanentid" : "ede621440c00a92d2862c529a5d1415ddf3e4d23f64b045e6ec944a7704e",
      "syslanguage" : [ "English" ],
      "itemid" : "60af72bae022752339b44aa8",
      "transactionid" : 861203,
      "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
      "date" : 1648714752000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0118:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "kernelDevelopers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1648714752077970326,
      "sysisattachment" : "5043285",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5043285,
      "size" : 481823,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60af72bae022752339b44aa8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714742875,
      "syssize" : 481823,
      "sysdate" : 1648714752000,
      "topparent" : "5043285",
      "label_version" : "1.0BET0",
      "systopparentid" : 5043285,
      "content_description" : "This document defines the standard infrastructure to enable robust FW updates on A-class products.",
      "wordcount" : 1342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714752000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60af72bae022752339b44aa8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714752077970326,
      "uri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
    "Uri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60af72bae022752339b44aa8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "Excerpt" : "5.2.2 fwu_begin_staging ... 5.2.5 fwu_open ... 5.2.6 fwu_write_stream ... 5.2.7 fwu_read_stream ... 5.2.8 fwu_commit ... 5.2.9 fwu_accept_image ... 5.2.10 fwu_select_previous ... Return status",
    "FirstSentences" : "Platform Security Firmware Update for the A-proﬁle Arm Architecture 1.0BET0 Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners. It is provided to give ..."
  }, {
    "title" : "Deploying Yocto on SystemReady IR compliant hardware",
    "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/616d37ebe4f35d248467e039",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "excerpt" : "Other brands and names mentioned in this ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Copyright © 2021 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm SystemReady IR Deploying Yocto on SystemReady IR compliant hardware Issue 01 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). DUI1102 All rights reserved. Deploying Yocto on ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Deploying Yocto on SystemReady IR compliant hardware",
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
      "excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
      "firstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
        "document_number" : "DUI1102",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "4796704",
        "sysurihash" : "5cy2Qx0kVF6eat5e",
        "urihash" : "5cy2Qx0kVF6eat5e",
        "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4796704,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547691000,
        "sysconcepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "concepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714692000,
        "permanentid" : "539060ef067a7ae1ec1ad890564fd9ddd1e8d1919ff7f7ddbf0c6dd65873",
        "syslanguage" : [ "English" ],
        "itemid" : "616d37ebe4f35d248467e02e",
        "transactionid" : 861201,
        "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
        "products" : [ "SystemReady IR" ],
        "date" : 1648714692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1102:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714692902208630,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 1796,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714691273,
        "syssize" : 1796,
        "sysdate" : 1648714692000,
        "haslayout" : "1",
        "topparent" : "4796704",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796704,
        "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1102/0100/?lang=en",
        "modified" : 1642420682000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714692902208630,
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
      "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
      "Excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
      "FirstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ..."
    },
    "childResults" : [ {
      "title" : "Example: deployment on an NXP board",
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "excerpt" : "This tool is used to program the onboard eMMC. ... Build a generic SystemReady IR Yocto image Now that the board is SystemReady IR ... Example: deployment on an NXP board SystemReady IR",
      "firstSentences" : "Example: deployment on an NXP board Before you begin, you will need the following: An NXP i.MX 8M Mini EVK board A micro SD card that is 2GB or larger A computer running a Linux environment Make ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "firstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "document_number" : "DUI1102",
          "document_version" : "0100",
          "content_type" : "archDoc",
          "systopparent" : "4796704",
          "sysurihash" : "5cy2Qx0kVF6eat5e",
          "urihash" : "5cy2Qx0kVF6eat5e",
          "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515260000,
          "topparentid" : 4796704,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547691000,
          "sysconcepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714692000,
          "permanentid" : "539060ef067a7ae1ec1ad890564fd9ddd1e8d1919ff7f7ddbf0c6dd65873",
          "syslanguage" : [ "English" ],
          "itemid" : "616d37ebe4f35d248467e02e",
          "transactionid" : 861201,
          "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "products" : [ "SystemReady IR" ],
          "date" : 1648714692000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "DUI1102:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714692902208630,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714691273,
          "syssize" : 1796,
          "sysdate" : 1648714692000,
          "haslayout" : "1",
          "topparent" : "4796704",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796704,
          "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714692000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/DUI1102/0100/?lang=en",
          "modified" : 1642420682000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714692902208630,
          "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "Excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "FirstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example: deployment on an NXP board ",
        "document_number" : "DUI1102",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "4796704",
        "sysurihash" : "2p3ZFqFoñd5BmFxJ",
        "urihash" : "2p3ZFqFoñd5BmFxJ",
        "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4796704,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547691000,
        "sysconcepts" : "SystemReady IR ; onboard eMMC ; card ; micro ; uuu ; evk ; Yocto image ; SW9 SW10 ; boot mode ; screen shot ; bitbake core-image-base ; operating systems ; systemd-boot ; imx8mmevk",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 4796704,
        "parentitem" : "616d37ebe4f35d248467e02e",
        "concepts" : "SystemReady IR ; onboard eMMC ; card ; micro ; uuu ; evk ; Yocto image ; SW9 SW10 ; boot mode ; screen shot ; bitbake core-image-base ; operating systems ; systemd-boot ; imx8mmevk",
        "documenttype" : "html",
        "isattachment" : "4796704",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714693000,
        "permanentid" : "759e31d2edc074205eb771cb865078a8055c795bfe4148b16ed9c92726e6",
        "syslanguage" : [ "English" ],
        "itemid" : "616d37ebe4f35d248467e033",
        "transactionid" : 861201,
        "title" : "Example: deployment on an NXP board ",
        "products" : [ "SystemReady IR" ],
        "date" : 1648714693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1102:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714693136393370,
        "sysisattachment" : "4796704",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4796704,
        "size" : 3368,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714691273,
        "syssize" : 3368,
        "sysdate" : 1648714693000,
        "haslayout" : "1",
        "topparent" : "4796704",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796704,
        "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
        "wordcount" : 215,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
        "modified" : 1642420682000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714693136393370,
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
        "syscollection" : "default"
      },
      "Title" : "Example: deployment on an NXP board",
      "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "Excerpt" : "This tool is used to program the onboard eMMC. ... Build a generic SystemReady IR Yocto image Now that the board is SystemReady IR ... Example: deployment on an NXP board SystemReady IR",
      "FirstSentences" : "Example: deployment on an NXP board Before you begin, you will need the following: An NXP i.MX 8M Mini EVK board A micro SD card that is 2GB or larger A computer running a Linux environment Make ..."
    }, {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "excerpt" : "GNU GR and Unified Bootloader GRUB Bootloader package from the GNU Project which displays a boot menu. ... Poky - Reference embedded OS for the Yocto project. ... See What is SystemReady IR?",
      "firstSentences" : "Glossary Abbreviations and terms used in this document are defined in the following table: Term Abbreviation Definition AArch32\\/64 - 32\\/64-bit version of the Arm architecture. Application Binary ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "firstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "document_number" : "DUI1102",
          "document_version" : "0100",
          "content_type" : "archDoc",
          "systopparent" : "4796704",
          "sysurihash" : "5cy2Qx0kVF6eat5e",
          "urihash" : "5cy2Qx0kVF6eat5e",
          "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515260000,
          "topparentid" : 4796704,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547691000,
          "sysconcepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714692000,
          "permanentid" : "539060ef067a7ae1ec1ad890564fd9ddd1e8d1919ff7f7ddbf0c6dd65873",
          "syslanguage" : [ "English" ],
          "itemid" : "616d37ebe4f35d248467e02e",
          "transactionid" : 861201,
          "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "products" : [ "SystemReady IR" ],
          "date" : 1648714692000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "DUI1102:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714692902208630,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714691273,
          "syssize" : 1796,
          "sysdate" : 1648714692000,
          "haslayout" : "1",
          "topparent" : "4796704",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796704,
          "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714692000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/DUI1102/0100/?lang=en",
          "modified" : 1642420682000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714692902208630,
          "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "Excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "FirstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "DUI1102",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "4796704",
        "sysurihash" : "ðNVTiuð1ðok9QD51",
        "urihash" : "ðNVTiuð1ðok9QD51",
        "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4796704,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547691000,
        "sysconcepts" : "boot ; hardware components ; Arm ; data structures ; environments ; second stage ; certification program ; SMBIOS Specification ; loader signatures ; Linux distributions ; Build automation ; cloud computing ; running applications ; runtime services ; SystemReady ; OpenEmbedded",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 4796704,
        "parentitem" : "616d37ebe4f35d248467e02e",
        "concepts" : "boot ; hardware components ; Arm ; data structures ; environments ; second stage ; certification program ; SMBIOS Specification ; loader signatures ; Linux distributions ; Build automation ; cloud computing ; running applications ; runtime services ; SystemReady ; OpenEmbedded",
        "documenttype" : "html",
        "isattachment" : "4796704",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714693000,
        "permanentid" : "7806170c73485bf8e39f24a54829d3ca37a48332fce289091f30cdfe9dfd",
        "syslanguage" : [ "English" ],
        "itemid" : "616d37ebe4f35d248467e035",
        "transactionid" : 861201,
        "title" : "Glossary ",
        "products" : [ "SystemReady IR" ],
        "date" : 1648714693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1102:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714693101762688,
        "sysisattachment" : "4796704",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4796704,
        "size" : 2930,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714691273,
        "syssize" : 2930,
        "sysdate" : 1648714693000,
        "haslayout" : "1",
        "topparent" : "4796704",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796704,
        "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
        "wordcount" : 220,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1102/0100/Glossary?lang=en",
        "modified" : 1642420682000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714693101762688,
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "Excerpt" : "GNU GR and Unified Bootloader GRUB Bootloader package from the GNU Project which displays a boot menu. ... Poky - Reference embedded OS for the Yocto project. ... See What is SystemReady IR?",
      "FirstSentences" : "Glossary Abbreviations and terms used in this document are defined in the following table: Term Abbreviation Definition AArch32\\/64 - 32\\/64-bit version of the Arm architecture. Application Binary ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "excerpt" : "Next steps In this guide, you learned about SystemReady, the Yocto Project, and how the two work ... As a next step, you can follow the example in Example: deployment on an NXP board to deploy ...",
      "firstSentences" : "Next steps In this guide, you learned about SystemReady, the Yocto Project, and how the two work together. As a next step, you can follow the example in Example: deployment on an NXP board to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "firstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "document_number" : "DUI1102",
          "document_version" : "0100",
          "content_type" : "archDoc",
          "systopparent" : "4796704",
          "sysurihash" : "5cy2Qx0kVF6eat5e",
          "urihash" : "5cy2Qx0kVF6eat5e",
          "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515260000,
          "topparentid" : 4796704,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547691000,
          "sysconcepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714692000,
          "permanentid" : "539060ef067a7ae1ec1ad890564fd9ddd1e8d1919ff7f7ddbf0c6dd65873",
          "syslanguage" : [ "English" ],
          "itemid" : "616d37ebe4f35d248467e02e",
          "transactionid" : 861201,
          "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "products" : [ "SystemReady IR" ],
          "date" : 1648714692000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "DUI1102:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714692902208630,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714691273,
          "syssize" : 1796,
          "sysdate" : 1648714692000,
          "haslayout" : "1",
          "topparent" : "4796704",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796704,
          "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714692000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/DUI1102/0100/?lang=en",
          "modified" : 1642420682000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714692902208630,
          "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "Excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "FirstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "DUI1102",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "4796704",
        "sysurihash" : "o2DiAPFg5UkjrcsF",
        "urihash" : "o2DiAPFg5UkjrcsF",
        "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1634515260000,
        "topparentid" : 4796704,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547691000,
        "sysconcepts" : "SystemReady ; Yocto Project ; compliant hardware ; deployment",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 4796704,
        "parentitem" : "616d37ebe4f35d248467e02e",
        "concepts" : "SystemReady ; Yocto Project ; compliant hardware ; deployment",
        "documenttype" : "html",
        "isattachment" : "4796704",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714693000,
        "permanentid" : "69db9d1e0016784c520507c97c154658c6407ad769776b41dc8c9f773d0d",
        "syslanguage" : [ "English" ],
        "itemid" : "616d37ebe4f35d248467e037",
        "transactionid" : 861201,
        "title" : "Next steps ",
        "products" : [ "SystemReady IR" ],
        "date" : 1648714693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1102:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714693045101934,
        "sysisattachment" : "4796704",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4796704,
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714691273,
        "syssize" : 273,
        "sysdate" : 1648714693000,
        "haslayout" : "1",
        "topparent" : "4796704",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796704,
        "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1102/0100/Next-steps?lang=en",
        "modified" : 1642420682000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714693045101934,
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "Excerpt" : "Next steps In this guide, you learned about SystemReady, the Yocto Project, and how the two work ... As a next step, you can follow the example in Example: deployment on an NXP board to deploy ...",
      "FirstSentences" : "Next steps In this guide, you learned about SystemReady, the Yocto Project, and how the two work together. As a next step, you can follow the example in Example: deployment on an NXP board to ..."
    } ],
    "totalNumberOfChildResults" : 20,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
      "document_number" : "DUI1102",
      "document_version" : "0100",
      "content_type" : "archDoc",
      "systopparent" : "4796704",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "f6vqgoohBIFlReIp",
      "urihash" : "f6vqgoohBIFlReIp",
      "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
      "systransactionid" : 861201,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1634515260000,
      "topparentid" : 4796704,
      "numberofpages" : 22,
      "sysconcepts" : "UEFI ; boot ; SystemReady IR ; implementations ; firmware ; Project Cassini ; compliant platforms ; devicetree specification ; hardware ; Arm Limited ; Linux kernel ; memory management ; execution environment ; written agreement ; controllers ; block devices",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
      "attachmentparentid" : 4796704,
      "parentitem" : "616d37ebe4f35d248467e02e",
      "concepts" : "UEFI ; boot ; SystemReady IR ; implementations ; firmware ; Project Cassini ; compliant platforms ; devicetree specification ; hardware ; Arm Limited ; Linux kernel ; memory management ; execution environment ; written agreement ; controllers ; block devices",
      "documenttype" : "pdf",
      "isattachment" : "4796704",
      "sysindexeddate" : 1648714693000,
      "permanentid" : "f56e7d3379b48d0ee8da0c8086a1ec6b7ed91b2445ff9155b8932cdf3569",
      "syslanguage" : [ "English" ],
      "itemid" : "616d37ebe4f35d248467e039",
      "transactionid" : 861201,
      "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
      "date" : 1648714693000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "DUI1102:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714693153215445,
      "sysisattachment" : "4796704",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4796704,
      "size" : 484929,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/616d37ebe4f35d248467e039",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714692560,
      "syssize" : 484929,
      "sysdate" : 1648714693000,
      "topparent" : "4796704",
      "author" : "Arm Limited",
      "label_version" : "1.0",
      "systopparentid" : 4796704,
      "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
      "wordcount" : 1209,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714693000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/616d37ebe4f35d248467e039",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714693153215445,
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
      "syscollection" : "default"
    },
    "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
    "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/616d37ebe4f35d248467e039",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "Excerpt" : "Other brands and names mentioned in this ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Copyright © 2021 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm SystemReady IR Deploying Yocto on SystemReady IR compliant hardware Issue 01 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). DUI1102 All rights reserved. Deploying Yocto on ..."
  }, {
    "title" : "Arm Server Base Security Guide",
    "uri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb7e9e5ca04df4095c1d669",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "excerpt" : "Audience ... Firmware and Critical Data Protection ... Firmware recovery ... Entropy source ... System Lifecycle Management ... Identity ... Additional Guidelines ... 2.9.1 Memory Attributes",
    "firstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0086 REL 1.0 Non-Confidential September 30, 2019 Arm® Server Base Security Guide © Copyright Arm Limited 2019.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Server Base Security Guide",
      "uri" : "https://developer.arm.com/documentation/den0086/10/en",
      "printableUri" : "https://developer.arm.com/documentation/den0086/10/en",
      "clickUri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en",
      "excerpt" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "firstSentences" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Server Base Security Guide ",
        "document_number" : "den0086",
        "document_version" : "10",
        "content_type" : "archDoc",
        "systopparent" : "5037063",
        "sysurihash" : "LPrZmr0RUqdNiaZJ",
        "urihash" : "LPrZmr0RUqdNiaZJ",
        "sysuri" : "https://developer.arm.com/documentation/den0086/10/en",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1593510521000,
        "topparentid" : 5037063,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605888484000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc50c8b8e527a03a85ed282" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084405000,
        "permanentid" : "b2599130e7430079c40ba6b73cbcd038f94bb897c587267b1779921102c2",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7e9e4ca04df4095c1d667",
        "transactionid" : 863754,
        "title" : "Arm Server Base Security Guide ",
        "products" : [ "SBSG" ],
        "date" : 1649084405000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0086:10:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084405208938813,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 140,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084250050,
        "syssize" : 140,
        "sysdate" : 1649084405000,
        "haslayout" : "1",
        "topparent" : "5037063",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037063,
        "content_description" : "This document specifies requirements and guidance to secure the platform (firmware/hardware) of SBSA/SBBR class server systems.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBSG" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBSG" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084405000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0086/10/?lang=en",
        "modified" : 1640015344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084405208938813,
        "uri" : "https://developer.arm.com/documentation/den0086/10/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Server Base Security Guide",
      "Uri" : "https://developer.arm.com/documentation/den0086/10/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0086/10/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en",
      "Excerpt" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "FirstSentences" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG"
    },
    "childResults" : [ {
      "title" : "Arm Server Base Security Guide",
      "uri" : "https://developer.arm.com/documentation/den0086/10/en",
      "printableUri" : "https://developer.arm.com/documentation/den0086/10/en",
      "clickUri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en",
      "excerpt" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "firstSentences" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Server Base Security Guide ",
        "document_number" : "den0086",
        "document_version" : "10",
        "content_type" : "archDoc",
        "systopparent" : "5037063",
        "sysurihash" : "LPrZmr0RUqdNiaZJ",
        "urihash" : "LPrZmr0RUqdNiaZJ",
        "sysuri" : "https://developer.arm.com/documentation/den0086/10/en",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1593510521000,
        "topparentid" : 5037063,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605888484000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc50c8b8e527a03a85ed282" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084405000,
        "permanentid" : "b2599130e7430079c40ba6b73cbcd038f94bb897c587267b1779921102c2",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7e9e4ca04df4095c1d667",
        "transactionid" : 863754,
        "title" : "Arm Server Base Security Guide ",
        "products" : [ "SBSG" ],
        "date" : 1649084405000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0086:10:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084405208938813,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 140,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084250050,
        "syssize" : 140,
        "sysdate" : 1649084405000,
        "haslayout" : "1",
        "topparent" : "5037063",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037063,
        "content_description" : "This document specifies requirements and guidance to secure the platform (firmware/hardware) of SBSA/SBBR class server systems.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBSG" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBSG" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084405000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0086/10/?lang=en",
        "modified" : 1640015344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084405208938813,
        "uri" : "https://developer.arm.com/documentation/den0086/10/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Server Base Security Guide",
      "Uri" : "https://developer.arm.com/documentation/den0086/10/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0086/10/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en",
      "Excerpt" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "FirstSentences" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Server Base Security Guide ",
      "document_number" : "den0086",
      "document_version" : "10",
      "content_type" : "archDoc",
      "systopparent" : "5037063",
      "sysauthor" : "Adrian Shaw",
      "sysurihash" : "b0G1e5SiEv6G6bXA",
      "urihash" : "b0G1e5SiEv6G6bXA",
      "sysuri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
      "systransactionid" : 863754,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593510521000,
      "topparentid" : 5037063,
      "numberofpages" : 24,
      "sysconcepts" : "critical data ; security ; platform ; hardware ; firmware components ; applications ; environment ; boot ; immutable bootloader ; firmware ; physical presence ; specifications ; host SoC ; software layers ; export laws ; signed written",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc50c8b8e527a03a85ed282" ],
      "attachmentparentid" : 5037063,
      "parentitem" : "5fb7e9e4ca04df4095c1d667",
      "concepts" : "critical data ; security ; platform ; hardware ; firmware components ; applications ; environment ; boot ; immutable bootloader ; firmware ; physical presence ; specifications ; host SoC ; software layers ; export laws ; signed written",
      "documenttype" : "pdf",
      "isattachment" : "5037063",
      "sysindexeddate" : 1649084407000,
      "permanentid" : "6b0daf617adda626d19db80dd1e8156f15b417d99a887f69ad51c398e9f7",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb7e9e5ca04df4095c1d669",
      "transactionid" : 863754,
      "title" : "Arm Server Base Security Guide ",
      "date" : 1649084407000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0086:10:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084407473008102,
      "sysisattachment" : "5037063",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5037063,
      "size" : 578172,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb7e9e5ca04df4095c1d669",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084251279,
      "syssize" : 578172,
      "sysdate" : 1649084407000,
      "topparent" : "5037063",
      "author" : "Adrian Shaw",
      "label_version" : "1.0",
      "systopparentid" : 5037063,
      "content_description" : "This document specifies requirements and guidance to secure the platform (firmware/hardware) of SBSA/SBBR class server systems.",
      "wordcount" : 1417,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBSG" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBSG" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084407000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb7e9e5ca04df4095c1d669",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084407473008102,
      "uri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Server Base Security Guide",
    "Uri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb7e9e5ca04df4095c1d669",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "Excerpt" : "Audience ... Firmware and Critical Data Protection ... Firmware recovery ... Entropy source ... System Lifecycle Management ... Identity ... Additional Guidelines ... 2.9.1 Memory Attributes",
    "FirstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0086 REL 1.0 Non-Confidential September 30, 2019 Arm® Server Base Security Guide © Copyright Arm Limited 2019."
  }, {
    "title" : "AMBA AHB",
    "uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB",
    "printableUri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB",
    "clickUri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB",
    "excerpt" : ". AMBA AHB This chapter describes the Advanced High-performance Bus (AHB) architecture. It contains the following sections: About the AMBA AHB Bus interconnection Overview of AMBA AHB ...",
    "firstSentences" : ". AMBA AHB This chapter describes the Advanced High-performance Bus (AHB) architecture. It contains the following sections: About the AMBA AHB Bus interconnection Overview of AMBA AHB operation ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Specification (Rev 2.0)",
      "uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0011/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en",
      "excerpt" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are ...",
      "firstSentences" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Specification (Rev 2.0) ",
        "document_number" : "ihi0011",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3680966",
        "sysurihash" : "8uLU5kCUFi5eYl4m",
        "urihash" : "8uLU5kCUFi5eYl4m",
        "sysuri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173281065000,
        "topparentid" : 3680966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603363841000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718459000,
        "permanentid" : "f5550e77695c9aa9d35d840f09be8932856fb5c5d2d8d89bee2818987155",
        "syslanguage" : [ "English" ],
        "itemid" : "5f916401f86e16515cdc3ca1",
        "transactionid" : 861278,
        "title" : "AMBA Specification (Rev 2.0) ",
        "products" : [ "AMBA" ],
        "date" : 1648718459000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0011:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718459741286677,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 1790,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718449790,
        "syssize" : 1790,
        "sysdate" : 1648718459000,
        "haslayout" : "1",
        "topparent" : "3680966",
        "label_version" : "2.0 (A)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3680966,
        "content_description" : "This document is the Advanced Microcontroller Bus Architecture (AMBA) specification. The specification has been written to help experienced hardware and software engineers design modules that conform to the AMBA protocol.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718459000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0011/a/?lang=en",
        "modified" : 1642583333000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718459741286677,
        "uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Specification (Rev 2.0)",
      "Uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0011/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en",
      "Excerpt" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are ...",
      "FirstSentences" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are registered ..."
    },
    "childResults" : [ {
      "title" : "AHB arbiter",
      "uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter",
      "printableUri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter",
      "clickUri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter",
      "excerpt" : ". AHB arbiter The role of the arbiter in an AMBA system is to control which master has access to the ... Every bus master has a REQUEST\\/GRANT interface to the arbiter and the arbiter uses a ...",
      "firstSentences" : ". AHB arbiter The role of the arbiter in an AMBA system is to control which master has access to the bus. Every bus master has a REQUEST\\/GRANT interface to the arbiter and the arbiter uses a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Specification (Rev 2.0)",
        "uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en",
        "excerpt" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are ...",
        "firstSentences" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Specification (Rev 2.0) ",
          "document_number" : "ihi0011",
          "document_version" : "a",
          "content_type" : "archDoc",
          "systopparent" : "3680966",
          "sysurihash" : "8uLU5kCUFi5eYl4m",
          "urihash" : "8uLU5kCUFi5eYl4m",
          "sysuri" : "https://developer.arm.com/documentation/ihi0011/a/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173281065000,
          "topparentid" : 3680966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603363841000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718459000,
          "permanentid" : "f5550e77695c9aa9d35d840f09be8932856fb5c5d2d8d89bee2818987155",
          "syslanguage" : [ "English" ],
          "itemid" : "5f916401f86e16515cdc3ca1",
          "transactionid" : 861278,
          "title" : "AMBA Specification (Rev 2.0) ",
          "products" : [ "AMBA" ],
          "date" : 1648718459000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718459741286677,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1790,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718449790,
          "syssize" : 1790,
          "sysdate" : 1648718459000,
          "haslayout" : "1",
          "topparent" : "3680966",
          "label_version" : "2.0 (A)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3680966,
          "content_description" : "This document is the Advanced Microcontroller Bus Architecture (AMBA) specification. The specification has been written to help experienced hardware and software engineers design modules that conform to the AMBA protocol.",
          "wordcount" : 137,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718459000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0011/a/?lang=en",
          "modified" : 1642583333000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718459741286677,
          "uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Specification (Rev 2.0)",
        "Uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en",
        "Excerpt" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are ...",
        "FirstSentences" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB arbiter ",
        "document_number" : "ihi0011",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3680966",
        "sysurihash" : "S7JHv94kyznVMbON",
        "urihash" : "S7JHv94kyznVMbON",
        "sysuri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173281065000,
        "topparentid" : 3680966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603363841000,
        "sysconcepts" : "priority scheme ; master ; arbiter ; bus ; signals ; AMBA ; GRANT interface ; non-AMBA ; prioritization",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3680966,
        "parentitem" : "5f916401f86e16515cdc3ca1",
        "concepts" : "priority scheme ; master ; arbiter ; bus ; signals ; AMBA ; GRANT interface ; non-AMBA ; prioritization",
        "documenttype" : "html",
        "isattachment" : "3680966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718469000,
        "permanentid" : "7796980ff9350d4380808631b418a94601303012a0d2791eb4c930bbb871",
        "syslanguage" : [ "English" ],
        "itemid" : "5f916401f86e16515cdc3cf0",
        "transactionid" : 861278,
        "title" : "AHB arbiter ",
        "products" : [ "AMBA" ],
        "date" : 1648718469000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718469564014015,
        "sysisattachment" : "3680966",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3680966,
        "size" : 659,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718449790,
        "syssize" : 659,
        "sysdate" : 1648718469000,
        "haslayout" : "1",
        "topparent" : "3680966",
        "label_version" : "2.0 (A)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3680966,
        "content_description" : "This document is the Advanced Microcontroller Bus Architecture (AMBA) specification. The specification has been written to help experienced hardware and software engineers design modules that conform to the AMBA protocol.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718469000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0011/a/AMBA-AHB/AHB-arbiter?lang=en",
        "modified" : 1642583333000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718469564014015,
        "uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter",
        "syscollection" : "default"
      },
      "Title" : "AHB arbiter",
      "Uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter",
      "Excerpt" : ". AHB arbiter The role of the arbiter in an AMBA system is to control which master has access to the ... Every bus master has a REQUEST\\/GRANT interface to the arbiter and the arbiter uses a ...",
      "FirstSentences" : ". AHB arbiter The role of the arbiter in an AMBA system is to control which master has access to the bus. Every bus master has a REQUEST\\/GRANT interface to the arbiter and the arbiter uses a ..."
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter/Timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Timing-diagrams",
      "excerpt" : ".2. Timing diagrams The following diagrams show the timing parameters related to an AHB bus arbiter operating in an ... Figure 3.32. AHB arbiter reset timing parameters Figure 3.33.",
      "firstSentences" : ".2. Timing diagrams The following diagrams show the timing parameters related to an AHB bus arbiter operating in an AMBA system: Figure 3.32 shows the Figure 3.32 Figure 3.33 shows the Figure 3.33 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Specification (Rev 2.0)",
        "uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en",
        "excerpt" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are ...",
        "firstSentences" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Specification (Rev 2.0) ",
          "document_number" : "ihi0011",
          "document_version" : "a",
          "content_type" : "archDoc",
          "systopparent" : "3680966",
          "sysurihash" : "8uLU5kCUFi5eYl4m",
          "urihash" : "8uLU5kCUFi5eYl4m",
          "sysuri" : "https://developer.arm.com/documentation/ihi0011/a/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173281065000,
          "topparentid" : 3680966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603363841000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718459000,
          "permanentid" : "f5550e77695c9aa9d35d840f09be8932856fb5c5d2d8d89bee2818987155",
          "syslanguage" : [ "English" ],
          "itemid" : "5f916401f86e16515cdc3ca1",
          "transactionid" : 861278,
          "title" : "AMBA Specification (Rev 2.0) ",
          "products" : [ "AMBA" ],
          "date" : 1648718459000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718459741286677,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1790,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718449790,
          "syssize" : 1790,
          "sysdate" : 1648718459000,
          "haslayout" : "1",
          "topparent" : "3680966",
          "label_version" : "2.0 (A)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3680966,
          "content_description" : "This document is the Advanced Microcontroller Bus Architecture (AMBA) specification. The specification has been written to help experienced hardware and software engineers design modules that conform to the AMBA protocol.",
          "wordcount" : 137,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718459000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0011/a/?lang=en",
          "modified" : 1642583333000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718459741286677,
          "uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Specification (Rev 2.0)",
        "Uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en",
        "Excerpt" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are ...",
        "FirstSentences" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ihi0011",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3680966",
        "sysurihash" : "05vl06TutefQBgPQ",
        "urihash" : "05vl06TutefQBgPQ",
        "sysuri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Timing-diagrams",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173281065000,
        "topparentid" : 3680966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603363841000,
        "sysconcepts" : "timing parameters ; shows the Figure ; AHB arbiter ; diagrams ; AMBA system",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3680966,
        "parentitem" : "5f916401f86e16515cdc3ca1",
        "concepts" : "timing parameters ; shows the Figure ; AHB arbiter ; diagrams ; AMBA system",
        "documenttype" : "html",
        "isattachment" : "3680966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718465000,
        "permanentid" : "679b0d8de443a924deae50b91cc2fccafaa1c7da9c09ae133dd841d783f6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f916401f86e16515cdc3cf2",
        "transactionid" : 861278,
        "title" : "Timing diagrams ",
        "products" : [ "AMBA" ],
        "date" : 1648718465000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718465285875704,
        "sysisattachment" : "3680966",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3680966,
        "size" : 402,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter/Timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718449790,
        "syssize" : 402,
        "sysdate" : 1648718465000,
        "haslayout" : "1",
        "topparent" : "3680966",
        "label_version" : "2.0 (A)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3680966,
        "content_description" : "This document is the Advanced Microcontroller Bus Architecture (AMBA) specification. The specification has been written to help experienced hardware and software engineers design modules that conform to the AMBA protocol.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718465000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter/Timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0011/a/AMBA-AHB/AHB-arbiter/Timing-diagrams?lang=en",
        "modified" : 1642583333000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718465285875704,
        "uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter/Timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Timing-diagrams",
      "Excerpt" : ".2. Timing diagrams The following diagrams show the timing parameters related to an AHB bus arbiter operating in an ... Figure 3.32. AHB arbiter reset timing parameters Figure 3.33.",
      "FirstSentences" : ".2. Timing diagrams The following diagrams show the timing parameters related to an AHB bus arbiter operating in an AMBA system: Figure 3.32 shows the Figure 3.32 Figure 3.33 shows the Figure 3.33 ..."
    }, {
      "title" : "Interface diagram",
      "uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Interface-diagram",
      "printableUri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Interface-diagram",
      "clickUri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter/Interface-diagram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Interface-diagram",
      "excerpt" : ".1. Interface diagram Figure 3.31 shows the signal interface of an AHB arbiter. ... AHB arbiter interface diagram Interface diagram AMBA",
      "firstSentences" : ".1. Interface diagram Figure 3.31 shows the signal interface of an AHB arbiter. Figure 3.31. AHB arbiter interface diagram Interface diagram AMBA",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Specification (Rev 2.0)",
        "uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en",
        "excerpt" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are ...",
        "firstSentences" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Specification (Rev 2.0) ",
          "document_number" : "ihi0011",
          "document_version" : "a",
          "content_type" : "archDoc",
          "systopparent" : "3680966",
          "sysurihash" : "8uLU5kCUFi5eYl4m",
          "urihash" : "8uLU5kCUFi5eYl4m",
          "sysuri" : "https://developer.arm.com/documentation/ihi0011/a/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173281065000,
          "topparentid" : 3680966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603363841000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718459000,
          "permanentid" : "f5550e77695c9aa9d35d840f09be8932856fb5c5d2d8d89bee2818987155",
          "syslanguage" : [ "English" ],
          "itemid" : "5f916401f86e16515cdc3ca1",
          "transactionid" : 861278,
          "title" : "AMBA Specification (Rev 2.0) ",
          "products" : [ "AMBA" ],
          "date" : 1648718459000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718459741286677,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1790,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718449790,
          "syssize" : 1790,
          "sysdate" : 1648718459000,
          "haslayout" : "1",
          "topparent" : "3680966",
          "label_version" : "2.0 (A)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3680966,
          "content_description" : "This document is the Advanced Microcontroller Bus Architecture (AMBA) specification. The specification has been written to help experienced hardware and software engineers design modules that conform to the AMBA protocol.",
          "wordcount" : 137,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718459000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0011/a/?lang=en",
          "modified" : 1642583333000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718459741286677,
          "uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Specification (Rev 2.0)",
        "Uri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en",
        "Excerpt" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are ...",
        "FirstSentences" : "AMBA\\u2122 Specification (Rev 2.0) Copyright \\u00A9 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interface diagram ",
        "document_number" : "ihi0011",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3680966",
        "sysurihash" : "LQVBpREoo3X2vnqb",
        "urihash" : "LQVBpREoo3X2vnqb",
        "sysuri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Interface-diagram",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1173281065000,
        "topparentid" : 3680966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603363841000,
        "sysconcepts" : "interface ; AHB arbiter ; shows",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3680966,
        "parentitem" : "5f916401f86e16515cdc3ca1",
        "concepts" : "interface ; AHB arbiter ; shows",
        "documenttype" : "html",
        "isattachment" : "3680966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718464000,
        "permanentid" : "85ac8b9e182aa7e2d02bbd5770da7baa85890be93c224d6ebdbfac42445b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f916401f86e16515cdc3cf1",
        "transactionid" : 861278,
        "title" : "Interface diagram ",
        "products" : [ "AMBA" ],
        "date" : 1648718464000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718464701519925,
        "sysisattachment" : "3680966",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3680966,
        "size" : 145,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter/Interface-diagram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718449790,
        "syssize" : 145,
        "sysdate" : 1648718464000,
        "haslayout" : "1",
        "topparent" : "3680966",
        "label_version" : "2.0 (A)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3680966,
        "content_description" : "This document is the Advanced Microcontroller Bus Architecture (AMBA) specification. The specification has been written to help experienced hardware and software engineers design modules that conform to the AMBA protocol.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718464000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter/Interface-diagram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0011/a/AMBA-AHB/AHB-arbiter/Interface-diagram?lang=en",
        "modified" : 1642583333000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718464701519925,
        "uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Interface-diagram",
        "syscollection" : "default"
      },
      "Title" : "Interface diagram",
      "Uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Interface-diagram",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Interface-diagram",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB/AHB-arbiter/Interface-diagram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB/AHB-arbiter/Interface-diagram",
      "Excerpt" : ".1. Interface diagram Figure 3.31 shows the signal interface of an AHB arbiter. ... AHB arbiter interface diagram Interface diagram AMBA",
      "FirstSentences" : ".1. Interface diagram Figure 3.31 shows the signal interface of an AHB arbiter. Figure 3.31. AHB arbiter interface diagram Interface diagram AMBA"
    } ],
    "totalNumberOfChildResults" : 137,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA AHB ",
      "document_number" : "ihi0011",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "3680966",
      "sysurihash" : "r6WQñj16GIUgzoMZ",
      "urihash" : "r6WQñj16GIUgzoMZ",
      "sysuri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB",
      "systransactionid" : 861279,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173281065000,
      "topparentid" : 3680966,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1603363841000,
      "sysconcepts" : "AHB bus ; slave ; decoding ; transfers ; Arbitration Split ; Control signals ; interconnection Overview",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3680966,
      "parentitem" : "5f916401f86e16515cdc3ca1",
      "concepts" : "AHB bus ; slave ; decoding ; transfers ; Arbitration Split ; Control signals ; interconnection Overview",
      "documenttype" : "html",
      "isattachment" : "3680966",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718473000,
      "permanentid" : "ec7177ae97456b1bff5366f433c798d40617bd4294ab922a71c2698af6a4",
      "syslanguage" : [ "English" ],
      "itemid" : "5f916401f86e16515cdc3cbe",
      "transactionid" : 861279,
      "title" : "AMBA AHB ",
      "products" : [ "AMBA" ],
      "date" : 1648718471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0011:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718471821387990,
      "sysisattachment" : "3680966",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3680966,
      "size" : 553,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718449790,
      "syssize" : 553,
      "sysdate" : 1648718471000,
      "haslayout" : "1",
      "topparent" : "3680966",
      "label_version" : "2.0 (A)",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3680966,
      "content_description" : "This document is the Advanced Microcontroller Bus Architecture (AMBA) specification. The specification has been written to help experienced hardware and software engineers design modules that conform to the AMBA protocol.",
      "wordcount" : 47,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718473000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ihi0011/a/AMBA-AHB?lang=en",
      "modified" : 1642583333000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718471821387990,
      "uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB",
      "syscollection" : "default"
    },
    "Title" : "AMBA AHB",
    "Uri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB",
    "ClickUri" : "https://developer.arm.com/documentation/ihi0011/a/AMBA-AHB?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0011/a/en/AMBA-AHB",
    "Excerpt" : ". AMBA AHB This chapter describes the Advanced High-performance Bus (AHB) architecture. It contains the following sections: About the AMBA AHB Bus interconnection Overview of AMBA AHB ...",
    "FirstSentences" : ". AMBA AHB This chapter describes the Advanced High-performance Bus (AHB) architecture. It contains the following sections: About the AMBA AHB Bus interconnection Overview of AMBA AHB operation ..."
  }, {
    "title" : "ARM C Language Extensions Architecture specification",
    "uri" : "https://developer.arm.com/documentation/ihi0053/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ihi0053/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ihi0053/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0053/d/en",
    "excerpt" : "ARM C Language Extensions Architecture specification This document is only available in a PDF version. Click Download to view. ARM C Language Extensions Architecture specification ACLE",
    "firstSentences" : "ARM C Language Extensions Architecture specification This document is only available in a PDF version. Click Download to view. ARM C Language Extensions Architecture specification ACLE",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM C Language Extensions Architecture specification",
      "uri" : "https://developer.arm.com/documentation/ihi0053/d/en/pdf/IHI0053D_acle_2_1.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ihi0053/d/en/pdf/IHI0053D_acle_2_1.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5efd03a0cafe527e86f5a8b1",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0053/d/en/pdf/IHI0053D_acle_2_1.pdf",
      "excerpt" : "Please follow ARM’s trademark usage guidelines at http://www.arm.com/about/trademark- ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 ... IHI 0053D ... Non-Confidential",
      "firstSentences" : "Document number: Date of Issue: Abstract ARM® C Language Extensions Release 2.1 IHI 0053D 24/03/2016 This document specifies the ARM C Language Extensions to enable C/C++ programmers to exploit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM C Language Extensions Architecture specification",
        "uri" : "https://developer.arm.com/documentation/ihi0053/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0053/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0053/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0053/d/en",
        "excerpt" : "ARM C Language Extensions Architecture specification This document is only available in a PDF version. Click Download to view. ARM C Language Extensions Architecture specification ACLE",
        "firstSentences" : "ARM C Language Extensions Architecture specification This document is only available in a PDF version. Click Download to view. ARM C Language Extensions Architecture specification ACLE",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM C Language Extensions Architecture specification ",
          "document_number" : "ihi0053",
          "document_version" : "d",
          "content_type" : "archDoc",
          "systopparent" : "4951203",
          "sysurihash" : "iNG749sLm3SQddEk",
          "urihash" : "iNG749sLm3SQddEk",
          "sysuri" : "https://developer.arm.com/documentation/ihi0053/d/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1593634711000,
          "topparentid" : 4951203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593639840000,
          "sysconcepts" : "Architecture specification ; ARM",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776" ],
          "concepts" : "Architecture specification ; ARM",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1648714192000,
          "permanentid" : "81ef43a297ae13d7f3a4320ff5bda723a060d7a1b8381684408794685ddc",
          "syslanguage" : [ "English" ],
          "itemid" : "5efd03a0cafe527e86f5a8af",
          "transactionid" : 861190,
          "title" : "ARM C Language Extensions Architecture specification ",
          "products" : [ "ACLE" ],
          "date" : 1648714192000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0053:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714192762353629,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 184,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0053/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714151766,
          "syssize" : 184,
          "sysdate" : 1648714192000,
          "haslayout" : "1",
          "topparent" : "4951203",
          "label_version" : "2.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4951203,
          "content_description" : "This document specifies the ARM C Language Extensions to enable C/C++ programmers to exploit the ARM architecture with minimal restrictions on source code portability.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACLE" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACLE" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714192000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0053/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0053/d/?lang=en",
          "modified" : 1642599483000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714192762353629,
          "uri" : "https://developer.arm.com/documentation/ihi0053/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM C Language Extensions Architecture specification",
        "Uri" : "https://developer.arm.com/documentation/ihi0053/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0053/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0053/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0053/d/en",
        "Excerpt" : "ARM C Language Extensions Architecture specification This document is only available in a PDF version. Click Download to view. ARM C Language Extensions Architecture specification ACLE",
        "FirstSentences" : "ARM C Language Extensions Architecture specification This document is only available in a PDF version. Click Download to view. ARM C Language Extensions Architecture specification ACLE"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM C Language Extensions Architecture specification ",
        "document_number" : "ihi0053",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "4951203",
        "sysauthor" : "Al Grant",
        "sysurihash" : "e0ð2HPwWQ0NPðNpP",
        "urihash" : "e0ð2HPwWQ0NPðNpP",
        "sysuri" : "https://developer.arm.com/documentation/ihi0053/d/en/pdf/IHI0053D_acle_2_1.pdf",
        "keywords" : "compiler, intrinsics, NEON",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1593634711000,
        "topparentid" : 4951203,
        "numberofpages" : 74,
        "sysconcepts" : "intrinsics ; arm ; implementors ; lanes ; programming ; instructions ; saturation ; instructions set ; macros ; floating-point ; registers ; language extensions ; features ; libraries ; compilers ; ACLE",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776" ],
        "attachmentparentid" : 4951203,
        "parentitem" : "5efd03a0cafe527e86f5a8af",
        "concepts" : "intrinsics ; arm ; implementors ; lanes ; programming ; instructions ; saturation ; instructions set ; macros ; floating-point ; registers ; language extensions ; features ; libraries ; compilers ; ACLE",
        "documenttype" : "pdf",
        "isattachment" : "4951203",
        "sysindexeddate" : 1648714192000,
        "permanentid" : "a93b1786062cd32f9ed74acbd291c5e62fcf9e5898c66d4c36f3c75677cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5efd03a0cafe527e86f5a8b1",
        "transactionid" : 861190,
        "title" : "ARM C Language Extensions Architecture specification ",
        "date" : 1648714192000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0053:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714192556748523,
        "sysisattachment" : "4951203",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4951203,
        "size" : 1421921,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5efd03a0cafe527e86f5a8b1",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714153471,
        "syssize" : 1421921,
        "sysdate" : 1648714192000,
        "topparent" : "4951203",
        "author" : "Al Grant",
        "label_version" : "2.1",
        "systopparentid" : 4951203,
        "content_description" : "This document specifies the ARM C Language Extensions to enable C/C++ programmers to exploit the ARM architecture with minimal restrictions on source code portability.",
        "wordcount" : 2727,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACLE" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACLE" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714192000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5efd03a0cafe527e86f5a8b1",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714192556748523,
        "uri" : "https://developer.arm.com/documentation/ihi0053/d/en/pdf/IHI0053D_acle_2_1.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM C Language Extensions Architecture specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0053/d/en/pdf/IHI0053D_acle_2_1.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0053/d/en/pdf/IHI0053D_acle_2_1.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5efd03a0cafe527e86f5a8b1",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0053/d/en/pdf/IHI0053D_acle_2_1.pdf",
      "Excerpt" : "Please follow ARM’s trademark usage guidelines at http://www.arm.com/about/trademark- ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 ... IHI 0053D ... Non-Confidential",
      "FirstSentences" : "Document number: Date of Issue: Abstract ARM® C Language Extensions Release 2.1 IHI 0053D 24/03/2016 This document specifies the ARM C Language Extensions to enable C/C++ programmers to exploit ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM C Language Extensions Architecture specification ",
      "document_number" : "ihi0053",
      "document_version" : "d",
      "content_type" : "archDoc",
      "systopparent" : "4951203",
      "sysurihash" : "iNG749sLm3SQddEk",
      "urihash" : "iNG749sLm3SQddEk",
      "sysuri" : "https://developer.arm.com/documentation/ihi0053/d/en",
      "systransactionid" : 861190,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1593634711000,
      "topparentid" : 4951203,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593639840000,
      "sysconcepts" : "Architecture specification ; ARM",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776" ],
      "concepts" : "Architecture specification ; ARM",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1648714192000,
      "permanentid" : "81ef43a297ae13d7f3a4320ff5bda723a060d7a1b8381684408794685ddc",
      "syslanguage" : [ "English" ],
      "itemid" : "5efd03a0cafe527e86f5a8af",
      "transactionid" : 861190,
      "title" : "ARM C Language Extensions Architecture specification ",
      "products" : [ "ACLE" ],
      "date" : 1648714192000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0053:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714192762353629,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 184,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ihi0053/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714151766,
      "syssize" : 184,
      "sysdate" : 1648714192000,
      "haslayout" : "1",
      "topparent" : "4951203",
      "label_version" : "2.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4951203,
      "content_description" : "This document specifies the ARM C Language Extensions to enable C/C++ programmers to exploit the ARM architecture with minimal restrictions on source code portability.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACLE" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACLE" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714192000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ihi0053/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ihi0053/d/?lang=en",
      "modified" : 1642599483000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714192762353629,
      "uri" : "https://developer.arm.com/documentation/ihi0053/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM C Language Extensions Architecture specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0053/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0053/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ihi0053/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0053/d/en",
    "Excerpt" : "ARM C Language Extensions Architecture specification This document is only available in a PDF version. Click Download to view. ARM C Language Extensions Architecture specification ACLE",
    "FirstSentences" : "ARM C Language Extensions Architecture specification This document is only available in a PDF version. Click Download to view. ARM C Language Extensions Architecture specification ACLE"
  }, {
    "title" : "Authenticated Debug Access Control Specification",
    "uri" : "https://developer.arm.com/documentation/den0101/0001/en/pdf/DEN0101_00bet1_ADAC.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0101/0001/en/pdf/DEN0101_00bet1_ADAC.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60dda35c677cf7536a55c64d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0101/0001/en/pdf/DEN0101_00bet1_ADAC.pdf",
    "excerpt" : "MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ... LICENSEE RELEASES ARM FROM ALL OBLIGATIONS, LIABILITY, CLAIMS OR DEMANDS IN EXCESS OF THIS ... 00bet1",
    "firstSentences" : "Document number Document version Document conﬁdentiality Date of issue DEN0101 00bet1 Non-conﬁdential 2021-06-24 Authenticated Debug Access Control Speciﬁcation Copyright © 2020-2021 Arm Limited ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Authenticated Debug Access Control Specification",
      "uri" : "https://developer.arm.com/documentation/den0101/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/den0101/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/den0101/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0101/0001/en",
      "excerpt" : "Authenticated Debug Access Control Specification This document is only available in a PDF ... Click Download to view. Authenticated Debug Access Control Specification Platform security",
      "firstSentences" : "Authenticated Debug Access Control Specification This document is only available in a PDF version. Click Download to view. Authenticated Debug Access Control Specification Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Authenticated Debug Access Control Specification ",
        "document_number" : "den0101",
        "document_version" : "0001",
        "content_type" : "archDoc",
        "systopparent" : "4640093",
        "sysurihash" : "YJ2XvisVmLc8fHA5",
        "urihash" : "YJ2XvisVmLc8fHA5",
        "sysuri" : "https://developer.arm.com/documentation/den0101/0001/en",
        "systransactionid" : 902449,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1624492860000,
        "topparentid" : 4640093,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1625138011000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655119615000,
        "permanentid" : "75f4b074e42506b97e3ba84826d02a97f1a41f6e677cabcf085c3e3c2731",
        "syslanguage" : [ "English" ],
        "itemid" : "60dda35b677cf7536a55c64b",
        "transactionid" : 902449,
        "title" : "Authenticated Debug Access Control Specification ",
        "products" : [ "Platform security" ],
        "date" : 1655119615000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0101:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655119615439701412,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 189,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0101/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655119606267,
        "syssize" : 189,
        "sysdate" : 1655119615000,
        "haslayout" : "1",
        "topparent" : "4640093",
        "label_version" : "00bet1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4640093,
        "content_description" : "This is a specification document for ADAC. The document describes the secure debug architecture, and provides details of the specification.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655119615000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0101/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0101/0001/?lang=en",
        "modified" : 1644932842000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1655119615439701412,
        "uri" : "https://developer.arm.com/documentation/den0101/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Authenticated Debug Access Control Specification",
      "Uri" : "https://developer.arm.com/documentation/den0101/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0101/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0101/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0101/0001/en",
      "Excerpt" : "Authenticated Debug Access Control Specification This document is only available in a PDF ... Click Download to view. Authenticated Debug Access Control Specification Platform security",
      "FirstSentences" : "Authenticated Debug Access Control Specification This document is only available in a PDF version. Click Download to view. Authenticated Debug Access Control Specification Platform security"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Authenticated Debug Access Control Specification ",
      "document_number" : "den0101",
      "document_version" : "0001",
      "content_type" : "archDoc",
      "systopparent" : "4640093",
      "sysurihash" : "Qp0YVz0LiigYR7pU",
      "urihash" : "Qp0YVz0LiigYR7pU",
      "sysuri" : "https://developer.arm.com/documentation/den0101/0001/en/pdf/DEN0101_00bet1_ADAC.pdf",
      "systransactionid" : 861277,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1624492860000,
      "topparentid" : 4640093,
      "numberofpages" : 85,
      "sysconcepts" : "authentication ; architectures ; certification ; link layers ; targets ; permissions ; command protocol ; lifecycle states ; ADAC ; debugger mailbox ; constraints ; lifecycle ; id ; implementations ; communications channels ; arm",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 4640093,
      "parentitem" : "60dda35b677cf7536a55c64b",
      "concepts" : "authentication ; architectures ; certification ; link layers ; targets ; permissions ; command protocol ; lifecycle states ; ADAC ; debugger mailbox ; constraints ; lifecycle ; id ; implementations ; communications channels ; arm",
      "documenttype" : "pdf",
      "isattachment" : "4640093",
      "sysindexeddate" : 1648718400000,
      "permanentid" : "75765159bc6d1aab5a0f546caabd31776716c3e3500d472d4576cecfde88",
      "syslanguage" : [ "English" ],
      "itemid" : "60dda35c677cf7536a55c64d",
      "transactionid" : 861277,
      "title" : "Authenticated Debug Access Control Specification ",
      "date" : 1648718399000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0101:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718399989817319,
      "sysisattachment" : "4640093",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4640093,
      "size" : 489306,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60dda35c677cf7536a55c64d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718397490,
      "syssize" : 489306,
      "sysdate" : 1648718399000,
      "topparent" : "4640093",
      "label_version" : "00bet1",
      "systopparentid" : 4640093,
      "content_description" : "This is a specification document for ADAC. The document describes the secure debug architecture, and provides details of the specification.",
      "wordcount" : 1978,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718400000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60dda35c677cf7536a55c64d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718399989817319,
      "uri" : "https://developer.arm.com/documentation/den0101/0001/en/pdf/DEN0101_00bet1_ADAC.pdf",
      "syscollection" : "default"
    },
    "Title" : "Authenticated Debug Access Control Specification",
    "Uri" : "https://developer.arm.com/documentation/den0101/0001/en/pdf/DEN0101_00bet1_ADAC.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0101/0001/en/pdf/DEN0101_00bet1_ADAC.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60dda35c677cf7536a55c64d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0101/0001/en/pdf/DEN0101_00bet1_ADAC.pdf",
    "Excerpt" : "MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ... LICENSEE RELEASES ARM FROM ALL OBLIGATIONS, LIABILITY, CLAIMS OR DEMANDS IN EXCESS OF THIS ... 00bet1",
    "FirstSentences" : "Document number Document version Document conﬁdentiality Date of issue DEN0101 00bet1 Non-conﬁdential 2021-06-24 Authenticated Debug Access Control Speciﬁcation Copyright © 2020-2021 Arm Limited ..."
  }, {
    "title" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile",
    "uri" : "https://developer.arm.com/documentation/ddi0568/a-c/en/pdf/DDI0568_armv8_r32_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0568/a-c/en/pdf/DDI0568_armv8_r32_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb68421ca04df4095c1cc35",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0568/a-c/en/pdf/DDI0568_armv8_r32_supplement.pdf",
    "excerpt" : "DAMAGES. ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ... Copyright © 2016-2017, 2020 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm Architecture Reference Manual Supplement Armv8, for the Armv8-R AArch32 architecture profile Copyright © 2016-2017, 2020 Arm Limited or its affiliates. All rights reserved. ARM DDI 0568A.c ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0568/a-c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0568/a-c/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile ",
        "document_number" : "ddi0568",
        "document_version" : "a-c",
        "content_type" : "archDoc",
        "systopparent" : "5037040",
        "sysurihash" : "0ktcfu1PrSDs7DlR",
        "urihash" : "0ktcfu1PrSDs7DlR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605796532000,
        "topparentid" : 5037040,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605796896000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648720699000,
        "permanentid" : "703812dfb17fe747ebea0f968e02c128f8e0b21cd81d0d5be60606b1b45f",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb68420ca04df4095c1cc33",
        "transactionid" : 861322,
        "title" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile ",
        "products" : [ "Armv8-R" ],
        "date" : 1648720699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0568:a-c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720699238203206,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 279,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0568/a-c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720697058,
        "syssize" : 279,
        "sysdate" : 1648720699000,
        "haslayout" : "1",
        "topparent" : "5037040",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037040,
        "content_description" : "This supplement describes the changes that are introduced by the Armv8-R AArch32 architecture.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0568/a-c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0568/a-c/?lang=en",
        "modified" : 1639141108000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720699238203206,
        "uri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0568/a-c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0568/a-c/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture ..."
    },
    "childResults" : [ {
      "title" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0568/a-c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0568/a-c/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2425,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile ",
        "document_number" : "ddi0568",
        "document_version" : "a-c",
        "content_type" : "archDoc",
        "systopparent" : "5037040",
        "sysurihash" : "0ktcfu1PrSDs7DlR",
        "urihash" : "0ktcfu1PrSDs7DlR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
        "systransactionid" : 861322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605796532000,
        "topparentid" : 5037040,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605796896000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648720699000,
        "permanentid" : "703812dfb17fe747ebea0f968e02c128f8e0b21cd81d0d5be60606b1b45f",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb68420ca04df4095c1cc33",
        "transactionid" : 861322,
        "title" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile ",
        "products" : [ "Armv8-R" ],
        "date" : 1648720699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0568:a-c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720699238203206,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 279,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0568/a-c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720697058,
        "syssize" : 279,
        "sysdate" : 1648720699000,
        "haslayout" : "1",
        "topparent" : "5037040",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037040,
        "content_description" : "This supplement describes the changes that are introduced by the Armv8-R AArch32 architecture.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0568/a-c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0568/a-c/?lang=en",
        "modified" : 1639141108000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720699238203206,
        "uri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0568/a-c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0568/a-c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0568/a-c/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile ",
      "document_number" : "ddi0568",
      "document_version" : "a-c",
      "content_type" : "archDoc",
      "systopparent" : "5037040",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "DmJmNK0qiñ7pb6qk",
      "urihash" : "DmJmNK0qiñ7pb6qk",
      "sysuri" : "https://developer.arm.com/documentation/ddi0568/a-c/en/pdf/DDI0568_armv8_r32_supplement.pdf",
      "keywords" : "Cortex-R, ARMv8-R, R-profile, NEON, Advance SIMD, A32, T32, Virtualization, Hypervisor",
      "systransactionid" : 861322,
      "copyright" : "Copyright ©€2016-2017, 2020 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1605796532000,
      "topparentid" : 5037040,
      "numberofpages" : 356,
      "sysconcepts" : "instructions ; registers ; reset ; exceptions ; architecturally UNKNOWN ; EL0 ; memory ; execution ; translations ; implementations ; translation regime ; EL1 ; AArch32 ; Exception levels ; Hyp mode ; Arm Limited",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
      "attachmentparentid" : 5037040,
      "parentitem" : "5fb68420ca04df4095c1cc33",
      "concepts" : "instructions ; registers ; reset ; exceptions ; architecturally UNKNOWN ; EL0 ; memory ; execution ; translations ; implementations ; translation regime ; EL1 ; AArch32 ; Exception levels ; Hyp mode ; Arm Limited",
      "documenttype" : "pdf",
      "isattachment" : "5037040",
      "sysindexeddate" : 1648720703000,
      "permanentid" : "22ddbbc1c1e71436ad7cd6577bcbaf0f52f8ce0d82a665091473eb29a62d",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb68421ca04df4095c1cc35",
      "transactionid" : 861322,
      "title" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile ",
      "subject" : "Defines the ARMv8 architecture for the ARMv8-R AArch32 architecture profile. The R (Real-time) profile defines a Protected Memory System Architecture (PMSA) with support for Virtualization. It includes the Debug Architecture, the GIC CPU interface, the Generic Timer, Performance Monitors, and Advanced SIMD and Floating-point Extensions.",
      "date" : 1648720702000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0568:a-c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648720702535111871,
      "sysisattachment" : "5037040",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5037040,
      "size" : 3091600,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb68421ca04df4095c1cc35",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720698899,
      "syssubject" : "Defines the ARMv8 architecture for the ARMv8-R AArch32 architecture profile. The R (Real-time) profile defines a Protected Memory System Architecture (PMSA) with support for Virtualization. It includes the Debug Architecture, the GIC CPU interface, the Generic Timer, Performance Monitors, and Advanced SIMD and Floating-point Extensions.",
      "syssize" : 3091600,
      "sysdate" : 1648720702000,
      "topparent" : "5037040",
      "author" : "ARM Limited",
      "label_version" : "A.c",
      "systopparentid" : 5037040,
      "content_description" : "This supplement describes the changes that are introduced by the Armv8-R AArch32 architecture.",
      "wordcount" : 3958,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720703000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb68421ca04df4095c1cc35",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720702535111871,
      "uri" : "https://developer.arm.com/documentation/ddi0568/a-c/en/pdf/DDI0568_armv8_r32_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile",
    "Uri" : "https://developer.arm.com/documentation/ddi0568/a-c/en/pdf/DDI0568_armv8_r32_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0568/a-c/en/pdf/DDI0568_armv8_r32_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb68421ca04df4095c1cc35",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0568/a-c/en/pdf/DDI0568_armv8_r32_supplement.pdf",
    "Excerpt" : "DAMAGES. ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ... Copyright © 2016-2017, 2020 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm Architecture Reference Manual Supplement Armv8, for the Armv8-R AArch32 architecture profile Copyright © 2016-2017, 2020 Arm Limited or its affiliates. All rights reserved. ARM DDI 0568A.c ( ..."
  }, {
    "title" : "Arm Armv8-A A32/T32 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c04ba12183326f217711e0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "excerpt" : "ii ... (LES-PRE-20349 version 21.0) ... Product Status This release covers multiple versions of the architecture. ... All rights reserved. Non-Confidential DDI 0597 ... ID121621 ... iv",
    "firstSentences" : "Arm A32/T32 Instruction Set Architecture Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0597 (ID121621) ii Arm A32/T32 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2425,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Armv8-A A32/T32 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm Armv8-A A32/T32 Instruction Set Architecture ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm Armv8-A A32/T32 Instruction Set Architecture Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Armv8-A A32/T32 Instruction Set Architecture ",
        "document_number" : "ddi0597",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047446",
        "sysurihash" : "ZjqQ4uIRZugFP0fF",
        "urihash" : "ZjqQ4uIRZugFP0fF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
        "systransactionid" : 909541,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047446,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992167000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318480000,
        "permanentid" : "841b4153f3a47e1c2cd31740224f22d669a0e283589b73aa0f6fc27181ba",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04b672183326f21770b04",
        "transactionid" : 909541,
        "title" : "Arm Armv8-A A32/T32 Instruction Set Architecture ",
        "products" : [ "Armv8-A" ],
        "date" : 1656318480000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0597:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656318480474345903,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 199,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318461868,
        "syssize" : 199,
        "sysdate" : 1656318480000,
        "haslayout" : "1",
        "topparent" : "5047446",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047446,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A32 and T32 Instruction Set Architecture.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318480000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2021-12/?lang=en",
        "modified" : 1645016873000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656318480474345903,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A A32/T32 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2021-12/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm Armv8-A A32/T32 Instruction Set Architecture ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm Armv8-A A32/T32 Instruction Set Architecture Armv8-A"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Armv8-A A32/T32 Instruction Set Architecture ",
      "document_number" : "ddi0597",
      "document_version" : "2021-12",
      "content_type" : "archDoc",
      "systopparent" : "5047446",
      "sysurihash" : "8AtXwkHx6t0ðBKmð",
      "urihash" : "8AtXwkHx6t0ðBKmð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
      "systransactionid" : 857166,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1638374880000,
      "topparentid" : 5047446,
      "numberofpages" : 1933,
      "sysconcepts" : "instructions ; asynchronous exceptions ; registers ; Security state ; execution check ; Hyp mode ; Build timestamp ; condition flags ; encoding A1 ; unsigned immediate ; interworking branch ; pseudocode v2021 ; base register ; destination register ; code check ; encoding T1",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5047446,
      "parentitem" : "61c04b672183326f21770b04",
      "concepts" : "instructions ; asynchronous exceptions ; registers ; Security state ; execution check ; Hyp mode ; Build timestamp ; condition flags ; encoding A1 ; unsigned immediate ; interworking branch ; pseudocode v2021 ; base register ; destination register ; code check ; encoding T1",
      "documenttype" : "pdf",
      "isattachment" : "5047446",
      "sysindexeddate" : 1648145425000,
      "permanentid" : "f9aa1fdb1b9ab59f1bf418b2300e57528ed24a750699bb0be49eb7f8c9d1",
      "syslanguage" : [ "English" ],
      "itemid" : "61c04ba12183326f217711e0",
      "transactionid" : 857166,
      "title" : "Arm Armv8-A A32/T32 Instruction Set Architecture ",
      "date" : 1648145424000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0597:2021-12:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648145424607693514,
      "sysisattachment" : "5047446",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5047446,
      "size" : 5690808,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c04ba12183326f217711e0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648145401051,
      "syssize" : 5690808,
      "sysdate" : 1648145424000,
      "topparent" : "5047446",
      "label_version" : "2021-12",
      "systopparentid" : 5047446,
      "content_description" : "This document provides descriptions in HTML format for the Armv8-A A32 and T32 Instruction Set Architecture.",
      "wordcount" : 7845,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648145425000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c04ba12183326f217711e0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648145424607693514,
      "uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Armv8-A A32/T32 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c04ba12183326f217711e0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2021-12/en/pdf/ISA_AArch32_xml_v88A-2021-12.pdf",
    "Excerpt" : "ii ... (LES-PRE-20349 version 21.0) ... Product Status This release covers multiple versions of the architecture. ... All rights reserved. Non-Confidential DDI 0597 ... ID121621 ... iv",
    "FirstSentences" : "Arm A32/T32 Instruction Set Architecture Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0597 (ID121621) ii Arm A32/T32 ..."
  }, {
    "title" : "Armv8.x and Armv9.x extensions and features",
    "uri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-and-Armv9-x-extensions-and-features",
    "printableUri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-and-Armv9-x-extensions-and-features",
    "clickUri" : "https://developer.arm.com/documentation/102378/0201/Armv8-x-and-Armv9-x-extensions-and-features?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en/Armv8-x-and-Armv9-x-extensions-and-features",
    "excerpt" : "Armv8.x and Armv9.x extensions and features In this section of the guide, we summarize the new features that ... We do not provide a complete list, but we include the most important features.",
    "firstSentences" : "Armv8.x and Armv9.x extensions and features In this section of the guide, we summarize the new features that were added in each of the Armv8.x-A and Armv9.x-A extensions. We do not provide a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2400,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions",
      "uri" : "https://developer.arm.com/documentation/102378/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/102378/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en",
      "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions Version 2.1 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions ",
        "document_number" : "102378",
        "document_version" : "0201",
        "content_type" : "Guide",
        "systopparent" : "4833292",
        "sysurihash" : "m0OYRñNJm7qLy8ks",
        "urihash" : "m0OYRñNJm7qLy8ks",
        "sysuri" : "https://developer.arm.com/documentation/102378/0201/en",
        "systransactionid" : 931178,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1631059200000,
        "topparentid" : 4833292,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656922202000,
        "sysconcepts" : "documentation ; implementations ; extensions ; Armv9 ; arm ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; implementations ; extensions ; Armv9 ; arm ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1659455655000,
        "permanentid" : "9967b4e0a61b4483f4bdfade4603142b47f9fc91525fb5096412754f1f25",
        "syslanguage" : [ "English" ],
        "itemid" : "62c2a05a31ea212bb6625a62",
        "transactionid" : 931178,
        "title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions ",
        "products" : [ "Learn the architecture" ],
        "date" : 1659455655000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9", "Armv8" ],
        "document_id" : "102378:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659455655106218088,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4543,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659455648895,
        "syssize" : 4543,
        "sysdate" : 1659455655000,
        "haslayout" : "1",
        "topparent" : "4833292",
        "label_version" : "2.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4833292,
        "content_description" : "This guide explains the extensions to the Arm architecture and provides guidance on how to read and use them.",
        "wordcount" : 307,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0201-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659455655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102378/0201/?lang=en",
        "modified" : 1659455641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659455655106218088,
        "uri" : "https://developer.arm.com/documentation/102378/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions",
      "Uri" : "https://developer.arm.com/documentation/102378/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102378/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en",
      "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions Version 2.1 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200 ..."
    },
    "childResults" : [ {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102378/0201/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102378/0201/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102378/0201/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en/Overview",
      "excerpt" : "Overview Additions to the Arm architecture are provided as version increments called extensions. Extensions allow us to release new features regularly in response to the needs of our ...",
      "firstSentences" : "Overview Additions to the Arm architecture are provided as version increments called extensions. Extensions allow us to release new features regularly in response to the needs of our partners ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2400,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions",
        "uri" : "https://developer.arm.com/documentation/102378/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102378/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions Version 2.1 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions ",
          "document_number" : "102378",
          "document_version" : "0201",
          "content_type" : "Guide",
          "systopparent" : "4833292",
          "sysurihash" : "m0OYRñNJm7qLy8ks",
          "urihash" : "m0OYRñNJm7qLy8ks",
          "sysuri" : "https://developer.arm.com/documentation/102378/0201/en",
          "systransactionid" : 931178,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1631059200000,
          "topparentid" : 4833292,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656922202000,
          "sysconcepts" : "documentation ; implementations ; extensions ; Armv9 ; arm ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; implementations ; extensions ; Armv9 ; arm ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1659455655000,
          "permanentid" : "9967b4e0a61b4483f4bdfade4603142b47f9fc91525fb5096412754f1f25",
          "syslanguage" : [ "English" ],
          "itemid" : "62c2a05a31ea212bb6625a62",
          "transactionid" : 931178,
          "title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions ",
          "products" : [ "Learn the architecture" ],
          "date" : 1659455655000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9", "Armv8" ],
          "document_id" : "102378:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659455655106218088,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4543,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659455648895,
          "syssize" : 4543,
          "sysdate" : 1659455655000,
          "haslayout" : "1",
          "topparent" : "4833292",
          "label_version" : "2.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4833292,
          "content_description" : "This guide explains the extensions to the Arm architecture and provides guidance on how to read and use them.",
          "wordcount" : 307,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0201-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659455655000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102378/0201/?lang=en",
          "modified" : 1659455641000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1659455655106218088,
          "uri" : "https://developer.arm.com/documentation/102378/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions",
        "Uri" : "https://developer.arm.com/documentation/102378/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102378/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions Version 2.1 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102378",
        "document_version" : "0201",
        "content_type" : "Guide",
        "systopparent" : "4833292",
        "sysurihash" : "F39qsVe7FPkE3M8L",
        "urihash" : "F39qsVe7FPkE3M8L",
        "sysuri" : "https://developer.arm.com/documentation/102378/0201/en/Overview",
        "systransactionid" : 931178,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1631059200000,
        "topparentid" : 4833292,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656922202000,
        "sysconcepts" : "extensions ; Arm architecture ; implementations ; naming scheme ; making major ; features regularly ; Overview Additions ; guidance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4833292,
        "parentitem" : "62c2a05a31ea212bb6625a62",
        "concepts" : "extensions ; Arm architecture ; implementations ; naming scheme ; making major ; features regularly ; Overview Additions ; guidance",
        "documenttype" : "html",
        "isattachment" : "4833292",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1659455655000,
        "permanentid" : "60b5ae03a285d530bf46c9d86fea8d0e78203cd0f61082db991b568f846f",
        "syslanguage" : [ "English" ],
        "itemid" : "62c2a05a31ea212bb6625a64",
        "transactionid" : 931178,
        "title" : "Overview ",
        "products" : [ "Learn the architecture" ],
        "date" : 1659455655000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9", "Armv8" ],
        "document_id" : "102378:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659455655762973801,
        "sysisattachment" : "4833292",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4833292,
        "size" : 845,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102378/0201/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659455648895,
        "syssize" : 845,
        "sysdate" : 1659455655000,
        "haslayout" : "1",
        "topparent" : "4833292",
        "label_version" : "2.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4833292,
        "content_description" : "This guide explains the extensions to the Arm architecture and provides guidance on how to read and use them.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0201-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659455655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102378/0201/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102378/0201/Overview?lang=en",
        "modified" : 1659455641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659455655762973801,
        "uri" : "https://developer.arm.com/documentation/102378/0201/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102378/0201/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102378/0201/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102378/0201/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en/Overview",
      "Excerpt" : "Overview Additions to the Arm architecture are provided as version increments called extensions. Extensions allow us to release new features regularly in response to the needs of our ...",
      "FirstSentences" : "Overview Additions to the Arm architecture are provided as version increments called extensions. Extensions allow us to release new features regularly in response to the needs of our partners ..."
    }, {
      "title" : "Processor implementation",
      "uri" : "https://developer.arm.com/documentation/102378/0201/en/Processor-implementation",
      "printableUri" : "https://developer.arm.com/documentation/102378/0201/en/Processor-implementation",
      "clickUri" : "https://developer.arm.com/documentation/102378/0201/Processor-implementation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en/Processor-implementation",
      "excerpt" : "Processor implementation Each .x extension includes a set of features, some mandatory and some optional ... A processor implements a .x extension if it implements all the mandatory features of ...",
      "firstSentences" : "Processor implementation Each .x extension includes a set of features, some mandatory and some optional. A processor implements a .x extension if it implements all the mandatory features of that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2400,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions",
        "uri" : "https://developer.arm.com/documentation/102378/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102378/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions Version 2.1 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions ",
          "document_number" : "102378",
          "document_version" : "0201",
          "content_type" : "Guide",
          "systopparent" : "4833292",
          "sysurihash" : "m0OYRñNJm7qLy8ks",
          "urihash" : "m0OYRñNJm7qLy8ks",
          "sysuri" : "https://developer.arm.com/documentation/102378/0201/en",
          "systransactionid" : 931178,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1631059200000,
          "topparentid" : 4833292,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656922202000,
          "sysconcepts" : "documentation ; implementations ; extensions ; Armv9 ; arm ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; implementations ; extensions ; Armv9 ; arm ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1659455655000,
          "permanentid" : "9967b4e0a61b4483f4bdfade4603142b47f9fc91525fb5096412754f1f25",
          "syslanguage" : [ "English" ],
          "itemid" : "62c2a05a31ea212bb6625a62",
          "transactionid" : 931178,
          "title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions ",
          "products" : [ "Learn the architecture" ],
          "date" : 1659455655000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9", "Armv8" ],
          "document_id" : "102378:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659455655106218088,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4543,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659455648895,
          "syssize" : 4543,
          "sysdate" : 1659455655000,
          "haslayout" : "1",
          "topparent" : "4833292",
          "label_version" : "2.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4833292,
          "content_description" : "This guide explains the extensions to the Arm architecture and provides guidance on how to read and use them.",
          "wordcount" : 307,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0201-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659455655000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102378/0201/?lang=en",
          "modified" : 1659455641000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1659455655106218088,
          "uri" : "https://developer.arm.com/documentation/102378/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions",
        "Uri" : "https://developer.arm.com/documentation/102378/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102378/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions Version 2.1 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Processor implementation ",
        "document_number" : "102378",
        "document_version" : "0201",
        "content_type" : "Guide",
        "systopparent" : "4833292",
        "sysurihash" : "XeXUlðu2CAFhqYBC",
        "urihash" : "XeXUlðu2CAFhqYBC",
        "sysuri" : "https://developer.arm.com/documentation/102378/0201/en/Processor-implementation",
        "systransactionid" : 931178,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1631059200000,
        "topparentid" : 4833292,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656922202000,
        "sysconcepts" : "mandatory features ; extensions ; Armv8 ; base specification ; architecture releases ; Armv9 ; Similarly ; Product instructions",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4833292,
        "parentitem" : "62c2a05a31ea212bb6625a62",
        "concepts" : "mandatory features ; extensions ; Armv8 ; base specification ; architecture releases ; Armv9 ; Similarly ; Product instructions",
        "documenttype" : "html",
        "isattachment" : "4833292",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1659455655000,
        "permanentid" : "1496ab8b44c649c5e390ee365e473745c0aa5f90b7d6cbaf8740778a58d6",
        "syslanguage" : [ "English" ],
        "itemid" : "62c2a05a31ea212bb6625a67",
        "transactionid" : 931178,
        "title" : "Processor implementation ",
        "products" : [ "Learn the architecture" ],
        "date" : 1659455655000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9", "Armv8" ],
        "document_id" : "102378:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659455655733617031,
        "sysisattachment" : "4833292",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4833292,
        "size" : 1565,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102378/0201/Processor-implementation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659455648895,
        "syssize" : 1565,
        "sysdate" : 1659455655000,
        "haslayout" : "1",
        "topparent" : "4833292",
        "label_version" : "2.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4833292,
        "content_description" : "This guide explains the extensions to the Arm architecture and provides guidance on how to read and use them.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0201-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659455655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102378/0201/Processor-implementation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102378/0201/Processor-implementation?lang=en",
        "modified" : 1659455641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659455655733617031,
        "uri" : "https://developer.arm.com/documentation/102378/0201/en/Processor-implementation",
        "syscollection" : "default"
      },
      "Title" : "Processor implementation",
      "Uri" : "https://developer.arm.com/documentation/102378/0201/en/Processor-implementation",
      "PrintableUri" : "https://developer.arm.com/documentation/102378/0201/en/Processor-implementation",
      "ClickUri" : "https://developer.arm.com/documentation/102378/0201/Processor-implementation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en/Processor-implementation",
      "Excerpt" : "Processor implementation Each .x extension includes a set of features, some mandatory and some optional ... A processor implements a .x extension if it implements all the mandatory features of ...",
      "FirstSentences" : "Processor implementation Each .x extension includes a set of features, some mandatory and some optional. A processor implements a .x extension if it implements all the mandatory features of that ..."
    }, {
      "title" : "Armv8.x-A and the SBSA",
      "uri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-A-and-the-SBSA",
      "printableUri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-A-and-the-SBSA",
      "clickUri" : "https://developer.arm.com/documentation/102378/0201/Armv8-x-A-and-the-SBSA?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en/Armv8-x-A-and-the-SBSA",
      "excerpt" : "Armv8.x-A and the SBSA The Server Base System Architecture (SBSA), provides hardware requirements for ... The SBSA ensures that operating systems, hypervisors and firmware operate correctly.",
      "firstSentences" : "Armv8.x-A and the SBSA The Server Base System Architecture (SBSA), provides hardware requirements for servers. The SBSA ensures that operating systems, hypervisors and firmware operate correctly.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2400,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions",
        "uri" : "https://developer.arm.com/documentation/102378/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102378/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions Version 2.1 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions ",
          "document_number" : "102378",
          "document_version" : "0201",
          "content_type" : "Guide",
          "systopparent" : "4833292",
          "sysurihash" : "m0OYRñNJm7qLy8ks",
          "urihash" : "m0OYRñNJm7qLy8ks",
          "sysuri" : "https://developer.arm.com/documentation/102378/0201/en",
          "systransactionid" : 931178,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1631059200000,
          "topparentid" : 4833292,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656922202000,
          "sysconcepts" : "documentation ; implementations ; extensions ; Armv9 ; arm ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; implementations ; extensions ; Armv9 ; arm ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1659455655000,
          "permanentid" : "9967b4e0a61b4483f4bdfade4603142b47f9fc91525fb5096412754f1f25",
          "syslanguage" : [ "English" ],
          "itemid" : "62c2a05a31ea212bb6625a62",
          "transactionid" : 931178,
          "title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions ",
          "products" : [ "Learn the architecture" ],
          "date" : 1659455655000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9", "Armv8" ],
          "document_id" : "102378:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659455655106218088,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4543,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659455648895,
          "syssize" : 4543,
          "sysdate" : 1659455655000,
          "haslayout" : "1",
          "topparent" : "4833292",
          "label_version" : "2.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4833292,
          "content_description" : "This guide explains the extensions to the Arm architecture and provides guidance on how to read and use them.",
          "wordcount" : 307,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0201-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659455655000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102378/0201/?lang=en",
          "modified" : 1659455641000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1659455655106218088,
          "uri" : "https://developer.arm.com/documentation/102378/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions",
        "Uri" : "https://developer.arm.com/documentation/102378/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102378/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102378/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Understanding the Armv8.x and Armv9.x extensions Version 2.1 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8.x-A and the SBSA ",
        "document_number" : "102378",
        "document_version" : "0201",
        "content_type" : "Guide",
        "systopparent" : "4833292",
        "sysurihash" : "pGuðNñh23mPZwwWO",
        "urihash" : "pGuðNñh23mPZwwWO",
        "sysuri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-A-and-the-SBSA",
        "systransactionid" : 931178,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1631059200000,
        "topparentid" : 4833292,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656922202000,
        "sysconcepts" : "SBSA ; Mandatory Mandatory Armv8 ; extensions ; VMIDs Virtualization ; PMU counters ; EL3 AArch64 ; Crypto instructions ; Advanced SIMD ; operating systems ; standardization",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4833292,
        "parentitem" : "62c2a05a31ea212bb6625a62",
        "concepts" : "SBSA ; Mandatory Mandatory Armv8 ; extensions ; VMIDs Virtualization ; PMU counters ; EL3 AArch64 ; Crypto instructions ; Advanced SIMD ; operating systems ; standardization",
        "documenttype" : "html",
        "isattachment" : "4833292",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1659455655000,
        "permanentid" : "29bc735b6299f7d31dc7fe408547204e77d1049780a035eee2e16c4b1dd5",
        "syslanguage" : [ "English" ],
        "itemid" : "62c2a05a31ea212bb6625a6a",
        "transactionid" : 931178,
        "title" : "Armv8.x-A and the SBSA ",
        "products" : [ "Learn the architecture" ],
        "date" : 1659455655000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9", "Armv8" ],
        "document_id" : "102378:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659455655671470091,
        "sysisattachment" : "4833292",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4833292,
        "size" : 1404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102378/0201/Armv8-x-A-and-the-SBSA?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659455648895,
        "syssize" : 1404,
        "sysdate" : 1659455655000,
        "haslayout" : "1",
        "topparent" : "4833292",
        "label_version" : "2.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4833292,
        "content_description" : "This guide explains the extensions to the Arm architecture and provides guidance on how to read and use them.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0201-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659455655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102378/0201/Armv8-x-A-and-the-SBSA?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102378/0201/Armv8-x-A-and-the-SBSA?lang=en",
        "modified" : 1659455641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659455655671470091,
        "uri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-A-and-the-SBSA",
        "syscollection" : "default"
      },
      "Title" : "Armv8.x-A and the SBSA",
      "Uri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-A-and-the-SBSA",
      "PrintableUri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-A-and-the-SBSA",
      "ClickUri" : "https://developer.arm.com/documentation/102378/0201/Armv8-x-A-and-the-SBSA?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en/Armv8-x-A-and-the-SBSA",
      "Excerpt" : "Armv8.x-A and the SBSA The Server Base System Architecture (SBSA), provides hardware requirements for ... The SBSA ensures that operating systems, hypervisors and firmware operate correctly.",
      "FirstSentences" : "Armv8.x-A and the SBSA The Server Base System Architecture (SBSA), provides hardware requirements for servers. The SBSA ensures that operating systems, hypervisors and firmware operate correctly."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv8.x and Armv9.x extensions and features ",
      "document_number" : "102378",
      "document_version" : "0201",
      "content_type" : "Guide",
      "systopparent" : "4833292",
      "sysurihash" : "0u8XPhp5WIpOJTT3",
      "urihash" : "0u8XPhp5WIpOJTT3",
      "sysuri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-and-Armv9-x-extensions-and-features",
      "systransactionid" : 931178,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1631059200000,
      "topparentid" : 4833292,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656922202000,
      "sysconcepts" : "AArch64 ; AArch32 ; Armv8 ; Execution state ; features ; extensions ; architecture ; Armv9 ; instructions ; Availability Serviceabilty ; Statistical profiling ; Lookaside Buffer ; complete list",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4833292,
      "parentitem" : "62c2a05a31ea212bb6625a62",
      "concepts" : "AArch64 ; AArch32 ; Armv8 ; Execution state ; features ; extensions ; architecture ; Armv9 ; instructions ; Availability Serviceabilty ; Statistical profiling ; Lookaside Buffer ; complete list",
      "documenttype" : "html",
      "isattachment" : "4833292",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1659455655000,
      "permanentid" : "acb2cdb9aa403246ff7659424bd7f4e8b7327517c0f79d79ba987009df3c",
      "syslanguage" : [ "English" ],
      "itemid" : "62c2a05a31ea212bb6625a68",
      "transactionid" : 931178,
      "title" : "Armv8.x and Armv9.x extensions and features ",
      "products" : [ "Learn the architecture" ],
      "date" : 1659455655000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv9", "Armv8" ],
      "document_id" : "102378:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Graphics Developers", "Embedded Software Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659455655803126838,
      "sysisattachment" : "4833292",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4833292,
      "size" : 2752,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102378/0201/Armv8-x-and-Armv9-x-extensions-and-features?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659455648895,
      "syssize" : 2752,
      "sysdate" : 1659455655000,
      "haslayout" : "1",
      "topparent" : "4833292",
      "label_version" : "2.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4833292,
      "content_description" : "This guide explains the extensions to the Arm architecture and provides guidance on how to read and use them.",
      "wordcount" : 195,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "document_revision" : "0201-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659455655000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102378/0201/Armv8-x-and-Armv9-x-extensions-and-features?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102378/0201/Armv8-x-and-Armv9-x-extensions-and-features?lang=en",
      "modified" : 1659455641000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659455655803126838,
      "uri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-and-Armv9-x-extensions-and-features",
      "syscollection" : "default"
    },
    "Title" : "Armv8.x and Armv9.x extensions and features",
    "Uri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-and-Armv9-x-extensions-and-features",
    "PrintableUri" : "https://developer.arm.com/documentation/102378/0201/en/Armv8-x-and-Armv9-x-extensions-and-features",
    "ClickUri" : "https://developer.arm.com/documentation/102378/0201/Armv8-x-and-Armv9-x-extensions-and-features?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102378/0201/en/Armv8-x-and-Armv9-x-extensions-and-features",
    "Excerpt" : "Armv8.x and Armv9.x extensions and features In this section of the guide, we summarize the new features that ... We do not provide a complete list, but we include the most important features.",
    "FirstSentences" : "Armv8.x and Armv9.x extensions and features In this section of the guide, we summarize the new features that were added in each of the Armv8.x-A and Armv9.x-A extensions. We do not provide a ..."
  }, {
    "title" : "Next steps",
    "uri" : "https://developer.arm.com/documentation/102406/0100/en/Next-steps",
    "printableUri" : "https://developer.arm.com/documentation/102406/0100/en/Next-steps",
    "clickUri" : "https://developer.arm.com/documentation/102406/0100/Next-steps?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en/Next-steps",
    "excerpt" : "Next steps This guide provided a high-level introduction to security concepts. We have learned about security basics, and can now explore specific security-related technologies in the ...",
    "firstSentences" : "Next steps This guide provided a high-level introduction to security concepts. We have learned about security basics, and can now explore specific security-related technologies in the following ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2396,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - Introduction to security",
      "uri" : "https://developer.arm.com/documentation/102406/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102406/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en",
      "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Introduction to security Version 1.0 Release information Issue Date Confidentiality Change 0100-02 8 January 2020 Non-Confidential First release This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - Introduction to security ",
        "document_number" : "102406",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4472777",
        "sysurihash" : "n6fr58ñB7kcZhgKc",
        "urihash" : "n6fr58ñB7kcZhgKc",
        "sysuri" : "https://developer.arm.com/documentation/102406/0100/en",
        "systransactionid" : 923224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1578441600000,
        "topparentid" : 4472777,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658502247000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1658502261000,
        "permanentid" : "15f68da8c5c8961e9fba342a66d25016a798ad729a48a24e10881f8f5b9e",
        "syslanguage" : [ "English" ],
        "itemid" : "62dabc67b334256d9ea8fcbb",
        "transactionid" : 923224,
        "title" : "Learn the architecture - Introduction to security ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658502261000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102406:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658502261615235985,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4359,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658502257227,
        "syssize" : 4359,
        "sysdate" : 1658502261000,
        "haslayout" : "1",
        "topparent" : "4472777",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4472777,
        "content_description" : "This guide is a primer for some other guides in this series, and provides context for those guides that discuss specific security-related technologies.",
        "wordcount" : 294,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658502261000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102406/0100/?lang=en",
        "modified" : 1658502247000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658502261615235985,
        "uri" : "https://developer.arm.com/documentation/102406/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Introduction to security",
      "Uri" : "https://developer.arm.com/documentation/102406/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102406/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en",
      "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Introduction to security Version 1.0 Release information Issue Date Confidentiality Change 0100-02 8 January 2020 Non-Confidential First release This document is protected ..."
    },
    "childResults" : [ {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102406/0100/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102406/0100/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102406/0100/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en/Overview",
      "excerpt" : "Overview Arm provides secure compute platforms for a range of security-focused ... This guide introduces some generic concepts about security. ... This guide is a high-level introduction only.",
      "firstSentences" : "Overview Arm provides secure compute platforms for a range of security-focused applications. This guide introduces some generic concepts about security. This guide is a primer for some other ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2396,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introduction to security",
        "uri" : "https://developer.arm.com/documentation/102406/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102406/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introduction to security Version 1.0 Release information Issue Date Confidentiality Change 0100-02 8 January 2020 Non-Confidential First release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Introduction to security ",
          "document_number" : "102406",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4472777",
          "sysurihash" : "n6fr58ñB7kcZhgKc",
          "urihash" : "n6fr58ñB7kcZhgKc",
          "sysuri" : "https://developer.arm.com/documentation/102406/0100/en",
          "systransactionid" : 923224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1578441600000,
          "topparentid" : 4472777,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658502247000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658502261000,
          "permanentid" : "15f68da8c5c8961e9fba342a66d25016a798ad729a48a24e10881f8f5b9e",
          "syslanguage" : [ "English" ],
          "itemid" : "62dabc67b334256d9ea8fcbb",
          "transactionid" : 923224,
          "title" : "Learn the architecture - Introduction to security ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658502261000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102406:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658502261615235985,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4359,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658502257227,
          "syssize" : 4359,
          "sysdate" : 1658502261000,
          "haslayout" : "1",
          "topparent" : "4472777",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4472777,
          "content_description" : "This guide is a primer for some other guides in this series, and provides context for those guides that discuss specific security-related technologies.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658502261000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102406/0100/?lang=en",
          "modified" : 1658502247000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658502261615235985,
          "uri" : "https://developer.arm.com/documentation/102406/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introduction to security",
        "Uri" : "https://developer.arm.com/documentation/102406/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102406/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introduction to security Version 1.0 Release information Issue Date Confidentiality Change 0100-02 8 January 2020 Non-Confidential First release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102406",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4472777",
        "sysurihash" : "yeRY1H2dJgJfdjko",
        "urihash" : "yeRY1H2dJgJfdjko",
        "sysuri" : "https://developer.arm.com/documentation/102406/0100/en/Overview",
        "systransactionid" : 923224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1578441600000,
        "topparentid" : 4472777,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658502247000,
        "sysconcepts" : "guides ; security ; Overview 8e2197aLearn ; give practical ; third-party books ; high-level introduction ; security-related technologies ; generic concepts ; security-focused applications ; confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4472777,
        "parentitem" : "62dabc67b334256d9ea8fcbb",
        "concepts" : "guides ; security ; Overview 8e2197aLearn ; give practical ; third-party books ; high-level introduction ; security-related technologies ; generic concepts ; security-focused applications ; confidentiality",
        "documenttype" : "html",
        "isattachment" : "4472777",
        "sysindexeddate" : 1658502262000,
        "permanentid" : "d95f265f2ee4662e0254fe6531eb08987bbb807e902a4a4ce2778bc98d7a",
        "syslanguage" : [ "English" ],
        "itemid" : "62dabc67b334256d9ea8fcbd",
        "transactionid" : 923224,
        "title" : "Overview ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658502262000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102406:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658502262530311716,
        "sysisattachment" : "4472777",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4472777,
        "size" : 748,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102406/0100/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658502257227,
        "syssize" : 748,
        "sysdate" : 1658502262000,
        "haslayout" : "1",
        "topparent" : "4472777",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4472777,
        "content_description" : "This guide is a primer for some other guides in this series, and provides context for those guides that discuss specific security-related technologies.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658502262000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102406/0100/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102406/0100/Overview?lang=en",
        "modified" : 1658502247000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658502262530311716,
        "uri" : "https://developer.arm.com/documentation/102406/0100/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102406/0100/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102406/0100/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102406/0100/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en/Overview",
      "Excerpt" : "Overview Arm provides secure compute platforms for a range of security-focused ... This guide introduces some generic concepts about security. ... This guide is a high-level introduction only.",
      "FirstSentences" : "Overview Arm provides secure compute platforms for a range of security-focused applications. This guide introduces some generic concepts about security. This guide is a primer for some other ..."
    }, {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/102406/0100/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/102406/0100/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/102406/0100/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en/Related-information",
      "excerpt" : "Related information Here are some resources related to material in this guide: Arm architecture and ... Arm Community - Ask development Arm Security Manifesto - Find information on security ...",
      "firstSentences" : "Related information Here are some resources related to material in this guide: Arm architecture and reference manuals - Find technical manuals and documentation relating to this guide and other ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2396,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introduction to security",
        "uri" : "https://developer.arm.com/documentation/102406/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102406/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introduction to security Version 1.0 Release information Issue Date Confidentiality Change 0100-02 8 January 2020 Non-Confidential First release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Introduction to security ",
          "document_number" : "102406",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4472777",
          "sysurihash" : "n6fr58ñB7kcZhgKc",
          "urihash" : "n6fr58ñB7kcZhgKc",
          "sysuri" : "https://developer.arm.com/documentation/102406/0100/en",
          "systransactionid" : 923224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1578441600000,
          "topparentid" : 4472777,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658502247000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658502261000,
          "permanentid" : "15f68da8c5c8961e9fba342a66d25016a798ad729a48a24e10881f8f5b9e",
          "syslanguage" : [ "English" ],
          "itemid" : "62dabc67b334256d9ea8fcbb",
          "transactionid" : 923224,
          "title" : "Learn the architecture - Introduction to security ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658502261000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102406:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658502261615235985,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4359,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658502257227,
          "syssize" : 4359,
          "sysdate" : 1658502261000,
          "haslayout" : "1",
          "topparent" : "4472777",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4472777,
          "content_description" : "This guide is a primer for some other guides in this series, and provides context for those guides that discuss specific security-related technologies.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658502261000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102406/0100/?lang=en",
          "modified" : 1658502247000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658502261615235985,
          "uri" : "https://developer.arm.com/documentation/102406/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introduction to security",
        "Uri" : "https://developer.arm.com/documentation/102406/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102406/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introduction to security Version 1.0 Release information Issue Date Confidentiality Change 0100-02 8 January 2020 Non-Confidential First release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "102406",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4472777",
        "sysurihash" : "fp4MrECd7YKzk9il",
        "urihash" : "fp4MrECd7YKzk9il",
        "sysuri" : "https://developer.arm.com/documentation/102406/0100/en/Related-information",
        "systransactionid" : 923224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1578441600000,
        "topparentid" : 4472777,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658502247000,
        "sysconcepts" : "guides ; manuals ; architecture ; security ; threats ; smart locks ; show ; responding ; engineers ; documentation ; resources",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4472777,
        "parentitem" : "62dabc67b334256d9ea8fcbb",
        "concepts" : "guides ; manuals ; architecture ; security ; threats ; smart locks ; show ; responding ; engineers ; documentation ; resources",
        "documenttype" : "html",
        "isattachment" : "4472777",
        "sysindexeddate" : 1658502262000,
        "permanentid" : "fc05e97fbf61c6885ed83e0a76a31131e954f9dd046540e258ad997f6508",
        "syslanguage" : [ "English" ],
        "itemid" : "62dabc67b334256d9ea8fcc1",
        "transactionid" : 923224,
        "title" : "Related information ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658502262000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102406:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658502262454608746,
        "sysisattachment" : "4472777",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4472777,
        "size" : 553,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102406/0100/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658502257227,
        "syssize" : 553,
        "sysdate" : 1658502262000,
        "haslayout" : "1",
        "topparent" : "4472777",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4472777,
        "content_description" : "This guide is a primer for some other guides in this series, and provides context for those guides that discuss specific security-related technologies.",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658502262000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102406/0100/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102406/0100/Related-information?lang=en",
        "modified" : 1658502247000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658502262454608746,
        "uri" : "https://developer.arm.com/documentation/102406/0100/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/102406/0100/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102406/0100/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/102406/0100/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en/Related-information",
      "Excerpt" : "Related information Here are some resources related to material in this guide: Arm architecture and ... Arm Community - Ask development Arm Security Manifesto - Find information on security ...",
      "FirstSentences" : "Related information Here are some resources related to material in this guide: Arm architecture and reference manuals - Find technical manuals and documentation relating to this guide and other ..."
    }, {
      "title" : "What do we mean by security?",
      "uri" : "https://developer.arm.com/documentation/102406/0100/en/What-do-we-mean-by-security-",
      "printableUri" : "https://developer.arm.com/documentation/102406/0100/en/What-do-we-mean-by-security-",
      "clickUri" : "https://developer.arm.com/documentation/102406/0100/What-do-we-mean-by-security-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en/What-do-we-mean-by-security-",
      "excerpt" : "This public key is not a secret, so we might not care about ensuring its ... The software provider signs the update with its private key, and the device can verify the signature using its copy ...",
      "firstSentences" : "What do we mean by security? When we talk about security, we use the term asset to refer to a thing that we want to protect. For example, an encryption key is often classed as an asset. Let\\u2019s ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2396,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introduction to security",
        "uri" : "https://developer.arm.com/documentation/102406/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102406/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introduction to security Version 1.0 Release information Issue Date Confidentiality Change 0100-02 8 January 2020 Non-Confidential First release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Introduction to security ",
          "document_number" : "102406",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4472777",
          "sysurihash" : "n6fr58ñB7kcZhgKc",
          "urihash" : "n6fr58ñB7kcZhgKc",
          "sysuri" : "https://developer.arm.com/documentation/102406/0100/en",
          "systransactionid" : 923224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1578441600000,
          "topparentid" : 4472777,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658502247000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658502261000,
          "permanentid" : "15f68da8c5c8961e9fba342a66d25016a798ad729a48a24e10881f8f5b9e",
          "syslanguage" : [ "English" ],
          "itemid" : "62dabc67b334256d9ea8fcbb",
          "transactionid" : 923224,
          "title" : "Learn the architecture - Introduction to security ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658502261000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102406:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658502261615235985,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4359,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658502257227,
          "syssize" : 4359,
          "sysdate" : 1658502261000,
          "haslayout" : "1",
          "topparent" : "4472777",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4472777,
          "content_description" : "This guide is a primer for some other guides in this series, and provides context for those guides that discuss specific security-related technologies.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658502261000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102406/0100/?lang=en",
          "modified" : 1658502247000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658502261615235985,
          "uri" : "https://developer.arm.com/documentation/102406/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introduction to security",
        "Uri" : "https://developer.arm.com/documentation/102406/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102406/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102406/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introduction to security Version 1.0 Release information Issue Date Confidentiality Change 0100-02 8 January 2020 Non-Confidential First release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What do we mean by security? ",
        "document_number" : "102406",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4472777",
        "sysurihash" : "bvCuPmvhLCtQ9Hzd",
        "urihash" : "bvCuPmvhLCtQ9Hzd",
        "sysuri" : "https://developer.arm.com/documentation/102406/0100/en/What-do-we-mean-by-security-",
        "systransactionid" : 923224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1578441600000,
        "topparentid" : 4472777,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658502247000,
        "sysconcepts" : "asset ; security ; u2019s ; encryption ; denial-of-service attack ; confidentiality ; file system ; availability ; authenticity ; installation ; filesystem ; smartphones ; cryptography ; protection ; common mechanisms ; verification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4472777,
        "parentitem" : "62dabc67b334256d9ea8fcbb",
        "concepts" : "asset ; security ; u2019s ; encryption ; denial-of-service attack ; confidentiality ; file system ; availability ; authenticity ; installation ; filesystem ; smartphones ; cryptography ; protection ; common mechanisms ; verification",
        "documenttype" : "html",
        "isattachment" : "4472777",
        "sysindexeddate" : 1658502262000,
        "permanentid" : "a9a94ed2ba4d9a99f0c61b44ba5ea57a386d05f1dd613c656b6d35730d2e",
        "syslanguage" : [ "English" ],
        "itemid" : "62dabc67b334256d9ea8fcbe",
        "transactionid" : 923224,
        "title" : "What do we mean by security? ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658502262000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102406:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658502262404781281,
        "sysisattachment" : "4472777",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4472777,
        "size" : 3224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102406/0100/What-do-we-mean-by-security-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658502257227,
        "syssize" : 3224,
        "sysdate" : 1658502262000,
        "haslayout" : "1",
        "topparent" : "4472777",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4472777,
        "content_description" : "This guide is a primer for some other guides in this series, and provides context for those guides that discuss specific security-related technologies.",
        "wordcount" : 188,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658502262000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102406/0100/What-do-we-mean-by-security-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102406/0100/What-do-we-mean-by-security-?lang=en",
        "modified" : 1658502247000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658502262404781281,
        "uri" : "https://developer.arm.com/documentation/102406/0100/en/What-do-we-mean-by-security-",
        "syscollection" : "default"
      },
      "Title" : "What do we mean by security?",
      "Uri" : "https://developer.arm.com/documentation/102406/0100/en/What-do-we-mean-by-security-",
      "PrintableUri" : "https://developer.arm.com/documentation/102406/0100/en/What-do-we-mean-by-security-",
      "ClickUri" : "https://developer.arm.com/documentation/102406/0100/What-do-we-mean-by-security-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en/What-do-we-mean-by-security-",
      "Excerpt" : "This public key is not a secret, so we might not care about ensuring its ... The software provider signs the update with its private key, and the device can verify the signature using its copy ...",
      "FirstSentences" : "What do we mean by security? When we talk about security, we use the term asset to refer to a thing that we want to protect. For example, an encryption key is often classed as an asset. Let\\u2019s ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Next steps ",
      "document_number" : "102406",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4472777",
      "sysurihash" : "TYNHXWjðñSBan1ðg",
      "urihash" : "TYNHXWjðñSBan1ðg",
      "sysuri" : "https://developer.arm.com/documentation/102406/0100/en/Next-steps",
      "systransactionid" : 923224,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1578441600000,
      "topparentid" : 4472777,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658502247000,
      "sysconcepts" : "Arm TrustZone ; guides ; security ; features ; protection ; Return-Orientated Programming attacks ; memory tagging ; target identification ; pointer authentication ; hardware-enforced isolation ; high-level introduction",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4472777,
      "parentitem" : "62dabc67b334256d9ea8fcbb",
      "concepts" : "Arm TrustZone ; guides ; security ; features ; protection ; Return-Orientated Programming attacks ; memory tagging ; target identification ; pointer authentication ; hardware-enforced isolation ; high-level introduction",
      "documenttype" : "html",
      "isattachment" : "4472777",
      "sysindexeddate" : 1658502262000,
      "permanentid" : "8453a841227dd88e19bdbc1b4d0f55466e09ceb2fb025b4c6ea39dfd3316",
      "syslanguage" : [ "English" ],
      "itemid" : "62dabc67b334256d9ea8fcc2",
      "transactionid" : 923224,
      "title" : "Next steps ",
      "products" : [ "Learn the architecture" ],
      "date" : 1658502262000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102406:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658502262570671025,
      "sysisattachment" : "4472777",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4472777,
      "size" : 878,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102406/0100/Next-steps?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658502257227,
      "syssize" : 878,
      "sysdate" : 1658502262000,
      "haslayout" : "1",
      "topparent" : "4472777",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4472777,
      "content_description" : "This guide is a primer for some other guides in this series, and provides context for those guides that discuss specific security-related technologies.",
      "wordcount" : 79,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "document_revision" : "0100-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658502262000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102406/0100/Next-steps?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102406/0100/Next-steps?lang=en",
      "modified" : 1658502247000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658502262570671025,
      "uri" : "https://developer.arm.com/documentation/102406/0100/en/Next-steps",
      "syscollection" : "default"
    },
    "Title" : "Next steps",
    "Uri" : "https://developer.arm.com/documentation/102406/0100/en/Next-steps",
    "PrintableUri" : "https://developer.arm.com/documentation/102406/0100/en/Next-steps",
    "ClickUri" : "https://developer.arm.com/documentation/102406/0100/Next-steps?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102406/0100/en/Next-steps",
    "Excerpt" : "Next steps This guide provided a high-level introduction to security concepts. We have learned about security basics, and can now explore specific security-related technologies in the ...",
    "FirstSentences" : "Next steps This guide provided a high-level introduction to security concepts. We have learned about security basics, and can now explore specific security-related technologies in the following ..."
  }, {
    "title" : "Learn the architecture - Understanding trace",
    "uri" : "https://developer.arm.com/documentation/102119/0200/en",
    "printableUri" : "https://developer.arm.com/documentation/102119/0200/en",
    "clickUri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en",
    "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Learn the architecture - Understanding trace Version 2.0 Release information Issue Date Confidentiality Change 0100-01 24 March 2020 Non-Confidential First release 0200-02 14 May 2020 Non- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2392,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Can trace capture affect a system?",
      "uri" : "https://developer.arm.com/documentation/102119/0200/en/Can-trace-capture-affect-a-system-",
      "printableUri" : "https://developer.arm.com/documentation/102119/0200/en/Can-trace-capture-affect-a-system-",
      "clickUri" : "https://developer.arm.com/documentation/102119/0200/Can-trace-capture-affect-a-system-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en/Can-trace-capture-affect-a-system-",
      "excerpt" : "Can trace capture affect a system? Except for the power that is consumed by the system trace components, trace is almost entirely non-invasive. ... There are exceptions to this.",
      "firstSentences" : "Can trace capture affect a system? Except for the power that is consumed by the system trace components, trace is almost entirely non-invasive. This means that performing trace generation and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2392,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Understanding trace",
        "uri" : "https://developer.arm.com/documentation/102119/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102119/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Understanding trace Version 2.0 Release information Issue Date Confidentiality Change 0100-01 24 March 2020 Non-Confidential First release 0200-02 14 May 2020 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Understanding trace ",
          "document_number" : "102119",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4466951",
          "sysurihash" : "sM0NonMl21mCsCZD",
          "urihash" : "sM0NonMl21mCsCZD",
          "sysuri" : "https://developer.arm.com/documentation/102119/0200/en",
          "systransactionid" : 921258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589414400000,
          "topparentid" : 4466951,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658233687000,
          "sysconcepts" : "documentation ; arm ; Non-Confidential ; express ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; Non-Confidential ; express ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658233719000,
          "permanentid" : "48b65cfc4b183e1e28ae8cf21a477f0710aa6dece5c70b55eab09a89ac0c",
          "syslanguage" : [ "English" ],
          "itemid" : "62d6a357b334256d9ea8fb53",
          "transactionid" : 921258,
          "title" : "Learn the architecture - Understanding trace ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658233719000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102119:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658233719107297195,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658233705395,
          "syssize" : 4404,
          "sysdate" : 1658233719000,
          "haslayout" : "1",
          "topparent" : "4466951",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466951,
          "content_description" : "This guide focuses on a high-level view of trace in Armv7 systems, and Armv8 systems up to version Armv8.4.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658233719000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102119/0200/?lang=en",
          "modified" : 1658233687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658233719107297195,
          "uri" : "https://developer.arm.com/documentation/102119/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Understanding trace",
        "Uri" : "https://developer.arm.com/documentation/102119/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102119/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Understanding trace Version 2.0 Release information Issue Date Confidentiality Change 0100-01 24 March 2020 Non-Confidential First release 0200-02 14 May 2020 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Can trace capture affect a system? ",
        "document_number" : "102119",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4466951",
        "sysurihash" : "NBaoncl2IvFace6N",
        "urihash" : "NBaoncl2IvFace6N",
        "sysuri" : "https://developer.arm.com/documentation/102119/0200/en/Can-trace-capture-affect-a-system-",
        "systransactionid" : 921258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589414400000,
        "topparentid" : 4466951,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658233687000,
        "sysconcepts" : "trace ; cores ; target ; capture ; setting priorities ; executing instrumentation ; invasive action ; source data ; cbd09d1Learn the architecture ; disturbances ; Quality-of-Service",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4466951,
        "parentitem" : "62d6a357b334256d9ea8fb53",
        "concepts" : "trace ; cores ; target ; capture ; setting priorities ; executing instrumentation ; invasive action ; source data ; cbd09d1Learn the architecture ; disturbances ; Quality-of-Service",
        "documenttype" : "html",
        "isattachment" : "4466951",
        "sysindexeddate" : 1658233719000,
        "permanentid" : "0092dcbdf75488ceabc46ef1bf446e78d05f73aba8067bbf2e0d5441ba0e",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6a358b334256d9ea8fb65",
        "transactionid" : 921258,
        "title" : "Can trace capture affect a system? ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658233719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102119:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658233719060936875,
        "sysisattachment" : "4466951",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4466951,
        "size" : 1156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102119/0200/Can-trace-capture-affect-a-system-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658233705395,
        "syssize" : 1156,
        "sysdate" : 1658233719000,
        "haslayout" : "1",
        "topparent" : "4466951",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466951,
        "content_description" : "This guide focuses on a high-level view of trace in Armv7 systems, and Armv8 systems up to version Armv8.4.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658233719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102119/0200/Can-trace-capture-affect-a-system-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102119/0200/Can-trace-capture-affect-a-system-?lang=en",
        "modified" : 1658233687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658233719060936875,
        "uri" : "https://developer.arm.com/documentation/102119/0200/en/Can-trace-capture-affect-a-system-",
        "syscollection" : "default"
      },
      "Title" : "Can trace capture affect a system?",
      "Uri" : "https://developer.arm.com/documentation/102119/0200/en/Can-trace-capture-affect-a-system-",
      "PrintableUri" : "https://developer.arm.com/documentation/102119/0200/en/Can-trace-capture-affect-a-system-",
      "ClickUri" : "https://developer.arm.com/documentation/102119/0200/Can-trace-capture-affect-a-system-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en/Can-trace-capture-affect-a-system-",
      "Excerpt" : "Can trace capture affect a system? Except for the power that is consumed by the system trace components, trace is almost entirely non-invasive. ... There are exceptions to this.",
      "FirstSentences" : "Can trace capture affect a system? Except for the power that is consumed by the system trace components, trace is almost entirely non-invasive. This means that performing trace generation and ..."
    }, {
      "title" : "What is trace?",
      "uri" : "https://developer.arm.com/documentation/102119/0200/en/What-is-trace-",
      "printableUri" : "https://developer.arm.com/documentation/102119/0200/en/What-is-trace-",
      "clickUri" : "https://developer.arm.com/documentation/102119/0200/What-is-trace-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en/What-is-trace-",
      "excerpt" : "ETM data trace capability is an optional feature in the ETM architecture. ... For example, the STM supports both target hardware and software event generation.",
      "firstSentences" : "What is trace? Trace refers to the process of capturing data that illustrates how the components in a design are operating, executing, and performing. The ability to trace a target depends on what ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2392,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Understanding trace",
        "uri" : "https://developer.arm.com/documentation/102119/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102119/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Understanding trace Version 2.0 Release information Issue Date Confidentiality Change 0100-01 24 March 2020 Non-Confidential First release 0200-02 14 May 2020 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Understanding trace ",
          "document_number" : "102119",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4466951",
          "sysurihash" : "sM0NonMl21mCsCZD",
          "urihash" : "sM0NonMl21mCsCZD",
          "sysuri" : "https://developer.arm.com/documentation/102119/0200/en",
          "systransactionid" : 921258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589414400000,
          "topparentid" : 4466951,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658233687000,
          "sysconcepts" : "documentation ; arm ; Non-Confidential ; express ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; Non-Confidential ; express ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658233719000,
          "permanentid" : "48b65cfc4b183e1e28ae8cf21a477f0710aa6dece5c70b55eab09a89ac0c",
          "syslanguage" : [ "English" ],
          "itemid" : "62d6a357b334256d9ea8fb53",
          "transactionid" : 921258,
          "title" : "Learn the architecture - Understanding trace ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658233719000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102119:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658233719107297195,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658233705395,
          "syssize" : 4404,
          "sysdate" : 1658233719000,
          "haslayout" : "1",
          "topparent" : "4466951",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466951,
          "content_description" : "This guide focuses on a high-level view of trace in Armv7 systems, and Armv8 systems up to version Armv8.4.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658233719000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102119/0200/?lang=en",
          "modified" : 1658233687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658233719107297195,
          "uri" : "https://developer.arm.com/documentation/102119/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Understanding trace",
        "Uri" : "https://developer.arm.com/documentation/102119/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102119/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Understanding trace Version 2.0 Release information Issue Date Confidentiality Change 0100-01 24 March 2020 Non-Confidential First release 0200-02 14 May 2020 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What is trace? ",
        "document_number" : "102119",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4466951",
        "sysurihash" : "NEbzJoS3JGDN6ePñ",
        "urihash" : "NEbzJoS3JGDN6ePñ",
        "sysuri" : "https://developer.arm.com/documentation/102119/0200/en/What-is-trace-",
        "systransactionid" : 921258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589414400000,
        "topparentid" : 4466951,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658233687000,
        "sysconcepts" : "trace data ; target designer ; Arm ; facilities ; execution ; operating ; diagram shows ; ETM ; architecture ; environment pushes ; similarities ; functionality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4466951,
        "parentitem" : "62d6a357b334256d9ea8fb53",
        "concepts" : "trace data ; target designer ; Arm ; facilities ; execution ; operating ; diagram shows ; ETM ; architecture ; environment pushes ; similarities ; functionality",
        "documenttype" : "html",
        "isattachment" : "4466951",
        "sysindexeddate" : 1658233719000,
        "permanentid" : "91ae6cc67c74e1b6fedb751ef06f9b1f66f29462a6331544ce74b5d3e823",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6a358b334256d9ea8fb56",
        "transactionid" : 921258,
        "title" : "What is trace? ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658233719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102119:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658233719023112357,
        "sysisattachment" : "4466951",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4466951,
        "size" : 4065,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102119/0200/What-is-trace-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658233705375,
        "syssize" : 4065,
        "sysdate" : 1658233719000,
        "haslayout" : "1",
        "topparent" : "4466951",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466951,
        "content_description" : "This guide focuses on a high-level view of trace in Armv7 systems, and Armv8 systems up to version Armv8.4.",
        "wordcount" : 195,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658233719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102119/0200/What-is-trace-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102119/0200/What-is-trace-?lang=en",
        "modified" : 1658233687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658233719023112357,
        "uri" : "https://developer.arm.com/documentation/102119/0200/en/What-is-trace-",
        "syscollection" : "default"
      },
      "Title" : "What is trace?",
      "Uri" : "https://developer.arm.com/documentation/102119/0200/en/What-is-trace-",
      "PrintableUri" : "https://developer.arm.com/documentation/102119/0200/en/What-is-trace-",
      "ClickUri" : "https://developer.arm.com/documentation/102119/0200/What-is-trace-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en/What-is-trace-",
      "Excerpt" : "ETM data trace capability is an optional feature in the ETM architecture. ... For example, the STM supports both target hardware and software event generation.",
      "FirstSentences" : "What is trace? Trace refers to the process of capturing data that illustrates how the components in a design are operating, executing, and performing. The ability to trace a target depends on what ..."
    }, {
      "title" : "Learn the architecture - Understanding trace",
      "uri" : "https://developer.arm.com/documentation/102119/0200/en/pdf/learn_the_architecture_-_understanding_trace_102119_0200_02_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102119/0200/en/pdf/learn_the_architecture_-_understanding_trace_102119_0200_02_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62d6a358b334256d9ea8fb6a",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en/pdf/learn_the_architecture_-_understanding_trace_102119_0200_02_en.pdf",
      "excerpt" : "Non-Conﬁdential Page 2 of 32 ... Document ID: 102119_0200_02_en Version 2.0 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "firstSentences" : "Learn the architecture - Understanding trace Version 2.0 Non-Conﬁdential Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102119_0200_02_en Learn the architecture - ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2392,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Understanding trace",
        "uri" : "https://developer.arm.com/documentation/102119/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102119/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Understanding trace Version 2.0 Release information Issue Date Confidentiality Change 0100-01 24 March 2020 Non-Confidential First release 0200-02 14 May 2020 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Understanding trace ",
          "document_number" : "102119",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4466951",
          "sysurihash" : "sM0NonMl21mCsCZD",
          "urihash" : "sM0NonMl21mCsCZD",
          "sysuri" : "https://developer.arm.com/documentation/102119/0200/en",
          "systransactionid" : 921258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589414400000,
          "topparentid" : 4466951,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658233687000,
          "sysconcepts" : "documentation ; arm ; Non-Confidential ; express ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; Non-Confidential ; express ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658233719000,
          "permanentid" : "48b65cfc4b183e1e28ae8cf21a477f0710aa6dece5c70b55eab09a89ac0c",
          "syslanguage" : [ "English" ],
          "itemid" : "62d6a357b334256d9ea8fb53",
          "transactionid" : 921258,
          "title" : "Learn the architecture - Understanding trace ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658233719000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102119:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658233719107297195,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658233705395,
          "syssize" : 4404,
          "sysdate" : 1658233719000,
          "haslayout" : "1",
          "topparent" : "4466951",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466951,
          "content_description" : "This guide focuses on a high-level view of trace in Armv7 systems, and Armv8 systems up to version Armv8.4.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658233719000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102119/0200/?lang=en",
          "modified" : 1658233687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658233719107297195,
          "uri" : "https://developer.arm.com/documentation/102119/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Understanding trace",
        "Uri" : "https://developer.arm.com/documentation/102119/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102119/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Understanding trace Version 2.0 Release information Issue Date Confidentiality Change 0100-01 24 March 2020 Non-Confidential First release 0200-02 14 May 2020 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - Understanding trace ",
        "document_number" : "102119",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4466951",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "ldxSeYVðucT1HSAO",
        "urihash" : "ldxSeYVðucT1HSAO",
        "sysuri" : "https://developer.arm.com/documentation/102119/0200/en/pdf/learn_the_architecture_-_understanding_trace_102119_0200_02_en.pdf",
        "keywords" : "cbd09d1, Learn the architecture",
        "systransactionid" : 921258,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1589414400000,
        "topparentid" : 4466951,
        "numberofpages" : 32,
        "sysconcepts" : "target designer ; trace data ; documentation ; external debugger ; configurations ; arm ; diagram shows ; on-chip capture ; core ; processing stages ; human-readable format ; third party ; decompression ; environments ; streaming ; ITM",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4466951,
        "parentitem" : "62d6a357b334256d9ea8fb53",
        "concepts" : "target designer ; trace data ; documentation ; external debugger ; configurations ; arm ; diagram shows ; on-chip capture ; core ; processing stages ; human-readable format ; third party ; decompression ; environments ; streaming ; ITM",
        "documenttype" : "pdf",
        "isattachment" : "4466951",
        "sysindexeddate" : 1658233719000,
        "permanentid" : "619c046f8ec1880eb36ac9bfdaa600fa435ff0fe55bb9ff2b5aef482cb65",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6a358b334256d9ea8fb6a",
        "transactionid" : 921258,
        "title" : "Learn the architecture - Understanding trace ",
        "subject" : "This guide focuses on a high-level view of trace in Armv7 systems, and Armv8 systems up to version Armv8.4.",
        "date" : 1658233718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102119:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658233718975670086,
        "sysisattachment" : "4466951",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4466951,
        "size" : 1203054,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62d6a358b334256d9ea8fb6a",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658233707257,
        "syssubject" : "This guide focuses on a high-level view of trace in Armv7 systems, and Armv8 systems up to version Armv8.4.",
        "syssize" : 1203054,
        "sysdate" : 1658233718000,
        "topparent" : "4466951",
        "author" : "Arm Ltd.",
        "label_version" : "2.0",
        "systopparentid" : 4466951,
        "content_description" : "This guide focuses on a high-level view of trace in Armv7 systems, and Armv8 systems up to version Armv8.4.",
        "wordcount" : 1031,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658233719000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62d6a358b334256d9ea8fb6a",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658233718975670086,
        "uri" : "https://developer.arm.com/documentation/102119/0200/en/pdf/learn_the_architecture_-_understanding_trace_102119_0200_02_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Understanding trace",
      "Uri" : "https://developer.arm.com/documentation/102119/0200/en/pdf/learn_the_architecture_-_understanding_trace_102119_0200_02_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102119/0200/en/pdf/learn_the_architecture_-_understanding_trace_102119_0200_02_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62d6a358b334256d9ea8fb6a",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en/pdf/learn_the_architecture_-_understanding_trace_102119_0200_02_en.pdf",
      "Excerpt" : "Non-Conﬁdential Page 2 of 32 ... Document ID: 102119_0200_02_en Version 2.0 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "FirstSentences" : "Learn the architecture - Understanding trace Version 2.0 Non-Conﬁdential Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102119_0200_02_en Learn the architecture - ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Learn the architecture - Understanding trace ",
      "document_number" : "102119",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "4466951",
      "sysurihash" : "sM0NonMl21mCsCZD",
      "urihash" : "sM0NonMl21mCsCZD",
      "sysuri" : "https://developer.arm.com/documentation/102119/0200/en",
      "systransactionid" : 921258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1589414400000,
      "topparentid" : 4466951,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658233687000,
      "sysconcepts" : "documentation ; arm ; Non-Confidential ; express ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "concepts" : "documentation ; arm ; Non-Confidential ; express ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1658233719000,
      "permanentid" : "48b65cfc4b183e1e28ae8cf21a477f0710aa6dece5c70b55eab09a89ac0c",
      "syslanguage" : [ "English" ],
      "itemid" : "62d6a357b334256d9ea8fb53",
      "transactionid" : 921258,
      "title" : "Learn the architecture - Understanding trace ",
      "products" : [ "Learn the architecture" ],
      "date" : 1658233719000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102119:0200:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658233719107297195,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 4404,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658233705395,
      "syssize" : 4404,
      "sysdate" : 1658233719000,
      "haslayout" : "1",
      "topparent" : "4466951",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4466951,
      "content_description" : "This guide focuses on a high-level view of trace in Armv7 systems, and Armv8 systems up to version Armv8.4.",
      "wordcount" : 299,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "document_revision" : "0200-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658233719000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102119/0200/?lang=en",
      "modified" : 1658233687000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658233719107297195,
      "uri" : "https://developer.arm.com/documentation/102119/0200/en",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - Understanding trace",
    "Uri" : "https://developer.arm.com/documentation/102119/0200/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102119/0200/en",
    "ClickUri" : "https://developer.arm.com/documentation/102119/0200/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102119/0200/en",
    "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Learn the architecture - Understanding trace Version 2.0 Release information Issue Date Confidentiality Change 0100-01 24 March 2020 Non-Confidential First release 0200-02 14 May 2020 Non- ..."
  }, {
    "title" : "Related information",
    "uri" : "https://developer.arm.com/documentation/101811/0102/en/Related-information",
    "printableUri" : "https://developer.arm.com/documentation/101811/0102/en/Related-information",
    "clickUri" : "https://developer.arm.com/documentation/101811/0102/Related-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en/Related-information",
    "excerpt" : "Related information Here are some resources related to material in this guide: Virtualization For Armv8 ... Useful links to training: Introduction to Armv8-A Memory model overview Memory types ...",
    "firstSentences" : "Related information Here are some resources related to material in this guide: Virtualization For Armv8-A and Armv9-A, this topic is covered in Virtualization. Useful links to training: ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2392,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - AArch64 memory management",
      "uri" : "https://developer.arm.com/documentation/101811/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101811/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en",
      "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - AArch64 memory management Version 1.2 Release information Issue Date Confidentiality Change 0100-00 20 June 2019 Non-Confidential Initial release 0101-00 4 March 2021 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - AArch64 memory management ",
        "document_number" : "101811",
        "document_version" : "0102",
        "content_type" : "Guide",
        "systopparent" : "5045183",
        "sysurihash" : "8cVLH0p1Ldl5ñGBo",
        "urihash" : "8cVLH0p1Ldl5ñGBo",
        "sysuri" : "https://developer.arm.com/documentation/101811/0102/en",
        "systransactionid" : 921178,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637625600000,
        "topparentid" : 5045183,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658223925000,
        "sysconcepts" : "documentation ; patents ; implementations ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; patents ; implementations ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1658223968000,
        "permanentid" : "d8e4634554374d9fe3222bbc00855b05c52ea726d409a538e315c83e8f2f",
        "syslanguage" : [ "English" ],
        "itemid" : "62d67d35b334256d9ea8fb13",
        "transactionid" : 921178,
        "title" : "Learn the architecture - AArch64 memory management ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658223968000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101811:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658223968283727944,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4489,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658223949004,
        "syssize" : 4489,
        "sysdate" : 1658223968000,
        "haslayout" : "1",
        "topparent" : "5045183",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045183,
        "content_description" : "This guide introduces the MMU, which is used to control virtual to physical address translation.",
        "wordcount" : 306,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658223968000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101811/0102/?lang=en",
        "modified" : 1658223925000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658223968283727944,
        "uri" : "https://developer.arm.com/documentation/101811/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - AArch64 memory management",
      "Uri" : "https://developer.arm.com/documentation/101811/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101811/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en",
      "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - AArch64 memory management Version 1.2 Release information Issue Date Confidentiality Change 0100-00 20 June 2019 Non-Confidential Initial release 0101-00 4 March 2021 Non- ..."
    },
    "childResults" : [ {
      "title" : "The Memory Management Unit (MMU)",
      "uri" : "https://developer.arm.com/documentation/101811/0102/en/The-Memory-Management-Unit--MMU-",
      "printableUri" : "https://developer.arm.com/documentation/101811/0102/en/The-Memory-Management-Unit--MMU-",
      "clickUri" : "https://developer.arm.com/documentation/101811/0102/The-Memory-Management-Unit--MMU-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en/The-Memory-Management-Unit--MMU-",
      "excerpt" : "Figure 2. ... This entry block contains the physical address for the virtual address. ... This multilevel approach allows both larger blocks and smaller blocks to be described.",
      "firstSentences" : "The Memory Management Unit (MMU) The Memory Management Unit (MMU) is responsible for the translation of virtual addresses used by software to physical addresses used in the memory system. The MMU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2392,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 memory management",
        "uri" : "https://developer.arm.com/documentation/101811/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101811/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 memory management Version 1.2 Release information Issue Date Confidentiality Change 0100-00 20 June 2019 Non-Confidential Initial release 0101-00 4 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 memory management ",
          "document_number" : "101811",
          "document_version" : "0102",
          "content_type" : "Guide",
          "systopparent" : "5045183",
          "sysurihash" : "8cVLH0p1Ldl5ñGBo",
          "urihash" : "8cVLH0p1Ldl5ñGBo",
          "sysuri" : "https://developer.arm.com/documentation/101811/0102/en",
          "systransactionid" : 921178,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637625600000,
          "topparentid" : 5045183,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658223925000,
          "sysconcepts" : "documentation ; patents ; implementations ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; patents ; implementations ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658223968000,
          "permanentid" : "d8e4634554374d9fe3222bbc00855b05c52ea726d409a538e315c83e8f2f",
          "syslanguage" : [ "English" ],
          "itemid" : "62d67d35b334256d9ea8fb13",
          "transactionid" : 921178,
          "title" : "Learn the architecture - AArch64 memory management ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658223968000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101811:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658223968283727944,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4489,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658223949004,
          "syssize" : 4489,
          "sysdate" : 1658223968000,
          "haslayout" : "1",
          "topparent" : "5045183",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045183,
          "content_description" : "This guide introduces the MMU, which is used to control virtual to physical address translation.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0102-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658223968000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101811/0102/?lang=en",
          "modified" : 1658223925000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658223968283727944,
          "uri" : "https://developer.arm.com/documentation/101811/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 memory management",
        "Uri" : "https://developer.arm.com/documentation/101811/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101811/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 memory management Version 1.2 Release information Issue Date Confidentiality Change 0100-00 20 June 2019 Non-Confidential Initial release 0101-00 4 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The Memory Management Unit (MMU) ",
        "document_number" : "101811",
        "document_version" : "0102",
        "content_type" : "Guide",
        "systopparent" : "5045183",
        "sysurihash" : "eELPRdyC9oHdNyLt",
        "urihash" : "eELPRdyC9oHdNyLt",
        "sysuri" : "https://developer.arm.com/documentation/101811/0102/en/The-Memory-Management-Unit--MMU-",
        "systransactionid" : 921178,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637625600000,
        "topparentid" : 5045183,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658223925000,
        "sysconcepts" : "translations ; memory ; caches ; MMU ; walk unit ; diagram showing ; entries ; lookup ; optimum performance ; trade-off ; u2018multilevel ; hierarchy ; u2018Offset ; lower-order ; upper-order",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5045183,
        "parentitem" : "62d67d35b334256d9ea8fb13",
        "concepts" : "translations ; memory ; caches ; MMU ; walk unit ; diagram showing ; entries ; lookup ; optimum performance ; trade-off ; u2018multilevel ; hierarchy ; u2018Offset ; lower-order ; upper-order",
        "documenttype" : "html",
        "isattachment" : "5045183",
        "sysindexeddate" : 1658223968000,
        "permanentid" : "d369be2737be83e9556fc509572e408b7e315c6f64a643eff4fb92c7da96",
        "syslanguage" : [ "English" ],
        "itemid" : "62d67d35b334256d9ea8fb18",
        "transactionid" : 921178,
        "title" : "The Memory Management Unit (MMU) ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658223968000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101811:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658223968639851509,
        "sysisattachment" : "5045183",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5045183,
        "size" : 4083,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101811/0102/The-Memory-Management-Unit--MMU-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658223949004,
        "syssize" : 4083,
        "sysdate" : 1658223968000,
        "haslayout" : "1",
        "topparent" : "5045183",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045183,
        "content_description" : "This guide introduces the MMU, which is used to control virtual to physical address translation.",
        "wordcount" : 220,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658223968000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101811/0102/The-Memory-Management-Unit--MMU-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101811/0102/The-Memory-Management-Unit--MMU-?lang=en",
        "modified" : 1658223925000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658223968639851509,
        "uri" : "https://developer.arm.com/documentation/101811/0102/en/The-Memory-Management-Unit--MMU-",
        "syscollection" : "default"
      },
      "Title" : "The Memory Management Unit (MMU)",
      "Uri" : "https://developer.arm.com/documentation/101811/0102/en/The-Memory-Management-Unit--MMU-",
      "PrintableUri" : "https://developer.arm.com/documentation/101811/0102/en/The-Memory-Management-Unit--MMU-",
      "ClickUri" : "https://developer.arm.com/documentation/101811/0102/The-Memory-Management-Unit--MMU-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en/The-Memory-Management-Unit--MMU-",
      "Excerpt" : "Figure 2. ... This entry block contains the physical address for the virtual address. ... This multilevel approach allows both larger blocks and smaller blocks to be described.",
      "FirstSentences" : "The Memory Management Unit (MMU) The Memory Management Unit (MMU) is responsible for the translation of virtual addresses used by software to physical addresses used in the memory system. The MMU ..."
    }, {
      "title" : "Virtual and physical addresses",
      "uri" : "https://developer.arm.com/documentation/101811/0102/en/Virtual-and-physical-addresses",
      "printableUri" : "https://developer.arm.com/documentation/101811/0102/en/Virtual-and-physical-addresses",
      "clickUri" : "https://developer.arm.com/documentation/101811/0102/Virtual-and-physical-addresses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en/Virtual-and-physical-addresses",
      "excerpt" : "Virtual and physical addresses The benefit of using virtual addresses is that it allows management ... The OS can control what memory is visible, the virtual address at which that memory is ...",
      "firstSentences" : "Virtual and physical addresses The benefit of using virtual addresses is that it allows management software, such as an Operating System (OS), to control the view of memory that is presented to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2392,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 memory management",
        "uri" : "https://developer.arm.com/documentation/101811/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101811/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 memory management Version 1.2 Release information Issue Date Confidentiality Change 0100-00 20 June 2019 Non-Confidential Initial release 0101-00 4 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 memory management ",
          "document_number" : "101811",
          "document_version" : "0102",
          "content_type" : "Guide",
          "systopparent" : "5045183",
          "sysurihash" : "8cVLH0p1Ldl5ñGBo",
          "urihash" : "8cVLH0p1Ldl5ñGBo",
          "sysuri" : "https://developer.arm.com/documentation/101811/0102/en",
          "systransactionid" : 921178,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637625600000,
          "topparentid" : 5045183,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658223925000,
          "sysconcepts" : "documentation ; patents ; implementations ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; patents ; implementations ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658223968000,
          "permanentid" : "d8e4634554374d9fe3222bbc00855b05c52ea726d409a538e315c83e8f2f",
          "syslanguage" : [ "English" ],
          "itemid" : "62d67d35b334256d9ea8fb13",
          "transactionid" : 921178,
          "title" : "Learn the architecture - AArch64 memory management ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658223968000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101811:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658223968283727944,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4489,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658223949004,
          "syssize" : 4489,
          "sysdate" : 1658223968000,
          "haslayout" : "1",
          "topparent" : "5045183",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045183,
          "content_description" : "This guide introduces the MMU, which is used to control virtual to physical address translation.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0102-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658223968000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101811/0102/?lang=en",
          "modified" : 1658223925000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658223968283727944,
          "uri" : "https://developer.arm.com/documentation/101811/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 memory management",
        "Uri" : "https://developer.arm.com/documentation/101811/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101811/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 memory management Version 1.2 Release information Issue Date Confidentiality Change 0100-00 20 June 2019 Non-Confidential Initial release 0101-00 4 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Virtual and physical addresses ",
        "document_number" : "101811",
        "document_version" : "0102",
        "content_type" : "Guide",
        "systopparent" : "5045183",
        "sysurihash" : "oaQcXrzXiGxtd9rf",
        "urihash" : "oaQcXrzXiGxtd9rf",
        "sysuri" : "https://developer.arm.com/documentation/101811/0102/en/Virtual-and-physical-addresses",
        "systransactionid" : 921178,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637625600000,
        "topparentid" : 5045183,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658223925000,
        "sysconcepts" : "memory ; operating system ; hardware ; applications ; diagram showing ; translations ; mappings ; own set ; u2019s exact ; multiple fragmented ; re-programs the map ; abstraction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5045183,
        "parentitem" : "62d67d35b334256d9ea8fb13",
        "concepts" : "memory ; operating system ; hardware ; applications ; diagram showing ; translations ; mappings ; own set ; u2019s exact ; multiple fragmented ; re-programs the map ; abstraction",
        "documenttype" : "html",
        "isattachment" : "5045183",
        "sysindexeddate" : 1658223968000,
        "permanentid" : "e55b7222791d53d44b7807a8bed616c1dcf559924d4610ccd946a223a60a",
        "syslanguage" : [ "English" ],
        "itemid" : "62d67d35b334256d9ea8fb17",
        "transactionid" : 921178,
        "title" : "Virtual and physical addresses ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658223968000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101811:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658223968472016973,
        "sysisattachment" : "5045183",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5045183,
        "size" : 2008,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101811/0102/Virtual-and-physical-addresses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658223949004,
        "syssize" : 2008,
        "sysdate" : 1658223968000,
        "haslayout" : "1",
        "topparent" : "5045183",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045183,
        "content_description" : "This guide introduces the MMU, which is used to control virtual to physical address translation.",
        "wordcount" : 125,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658223968000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101811/0102/Virtual-and-physical-addresses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101811/0102/Virtual-and-physical-addresses?lang=en",
        "modified" : 1658223925000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658223968472016973,
        "uri" : "https://developer.arm.com/documentation/101811/0102/en/Virtual-and-physical-addresses",
        "syscollection" : "default"
      },
      "Title" : "Virtual and physical addresses",
      "Uri" : "https://developer.arm.com/documentation/101811/0102/en/Virtual-and-physical-addresses",
      "PrintableUri" : "https://developer.arm.com/documentation/101811/0102/en/Virtual-and-physical-addresses",
      "ClickUri" : "https://developer.arm.com/documentation/101811/0102/Virtual-and-physical-addresses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en/Virtual-and-physical-addresses",
      "Excerpt" : "Virtual and physical addresses The benefit of using virtual addresses is that it allows management ... The OS can control what memory is visible, the virtual address at which that memory is ...",
      "FirstSentences" : "Virtual and physical addresses The benefit of using virtual addresses is that it allows management software, such as an Operating System (OS), to control the view of memory that is presented to ..."
    }, {
      "title" : "What is memory management?",
      "uri" : "https://developer.arm.com/documentation/101811/0102/en/What-is-memory-management-",
      "printableUri" : "https://developer.arm.com/documentation/101811/0102/en/What-is-memory-management-",
      "clickUri" : "https://developer.arm.com/documentation/101811/0102/What-is-memory-management-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en/What-is-memory-management-",
      "excerpt" : "What is memory management? Memory management describes how access to memory in a system is controlled. ... Memory management is a way of dynamically allocating regions of memory to ...",
      "firstSentences" : "What is memory management? Memory management describes how access to memory in a system is controlled. The hardware performs memory management every time that memory is accessed by either the OS ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2392,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 memory management",
        "uri" : "https://developer.arm.com/documentation/101811/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101811/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 memory management Version 1.2 Release information Issue Date Confidentiality Change 0100-00 20 June 2019 Non-Confidential Initial release 0101-00 4 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 memory management ",
          "document_number" : "101811",
          "document_version" : "0102",
          "content_type" : "Guide",
          "systopparent" : "5045183",
          "sysurihash" : "8cVLH0p1Ldl5ñGBo",
          "urihash" : "8cVLH0p1Ldl5ñGBo",
          "sysuri" : "https://developer.arm.com/documentation/101811/0102/en",
          "systransactionid" : 921178,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637625600000,
          "topparentid" : 5045183,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658223925000,
          "sysconcepts" : "documentation ; patents ; implementations ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; patents ; implementations ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658223968000,
          "permanentid" : "d8e4634554374d9fe3222bbc00855b05c52ea726d409a538e315c83e8f2f",
          "syslanguage" : [ "English" ],
          "itemid" : "62d67d35b334256d9ea8fb13",
          "transactionid" : 921178,
          "title" : "Learn the architecture - AArch64 memory management ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658223968000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101811:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658223968283727944,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4489,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658223949004,
          "syssize" : 4489,
          "sysdate" : 1658223968000,
          "haslayout" : "1",
          "topparent" : "5045183",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045183,
          "content_description" : "This guide introduces the MMU, which is used to control virtual to physical address translation.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0102-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658223968000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101811/0102/?lang=en",
          "modified" : 1658223925000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658223968283727944,
          "uri" : "https://developer.arm.com/documentation/101811/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 memory management",
        "Uri" : "https://developer.arm.com/documentation/101811/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101811/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101811/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 memory management Version 1.2 Release information Issue Date Confidentiality Change 0100-00 20 June 2019 Non-Confidential Initial release 0101-00 4 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What is memory management? ",
        "document_number" : "101811",
        "document_version" : "0102",
        "content_type" : "Guide",
        "systopparent" : "5045183",
        "sysurihash" : "3MXGSnbñatwMa0SU",
        "urihash" : "3MXGSnbñatwMa0SU",
        "sysuri" : "https://developer.arm.com/documentation/101811/0102/en/What-is-memory-management-",
        "systransactionid" : 921178,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637625600000,
        "topparentid" : 5045183,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658223925000,
        "sysconcepts" : "memory management ; applications ; allocating regions ; 38c06a1Learn the architecture ; Linux ; rich ; hardware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5045183,
        "parentitem" : "62d67d35b334256d9ea8fb13",
        "concepts" : "memory management ; applications ; allocating regions ; 38c06a1Learn the architecture ; Linux ; rich ; hardware",
        "documenttype" : "html",
        "isattachment" : "5045183",
        "sysindexeddate" : 1658223968000,
        "permanentid" : "38aca0e5b150e8aca99ed71f7ec6837f194f2d88c4457c46127967085ba3",
        "syslanguage" : [ "English" ],
        "itemid" : "62d67d35b334256d9ea8fb16",
        "transactionid" : 921178,
        "title" : "What is memory management? ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658223968000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101811:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658223968437712449,
        "sysisattachment" : "5045183",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5045183,
        "size" : 736,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101811/0102/What-is-memory-management-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658223949004,
        "syssize" : 736,
        "sysdate" : 1658223968000,
        "haslayout" : "1",
        "topparent" : "5045183",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045183,
        "content_description" : "This guide introduces the MMU, which is used to control virtual to physical address translation.",
        "wordcount" : 62,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658223968000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101811/0102/What-is-memory-management-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101811/0102/What-is-memory-management-?lang=en",
        "modified" : 1658223925000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658223968437712449,
        "uri" : "https://developer.arm.com/documentation/101811/0102/en/What-is-memory-management-",
        "syscollection" : "default"
      },
      "Title" : "What is memory management?",
      "Uri" : "https://developer.arm.com/documentation/101811/0102/en/What-is-memory-management-",
      "PrintableUri" : "https://developer.arm.com/documentation/101811/0102/en/What-is-memory-management-",
      "ClickUri" : "https://developer.arm.com/documentation/101811/0102/What-is-memory-management-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en/What-is-memory-management-",
      "Excerpt" : "What is memory management? Memory management describes how access to memory in a system is controlled. ... Memory management is a way of dynamically allocating regions of memory to ...",
      "FirstSentences" : "What is memory management? Memory management describes how access to memory in a system is controlled. The hardware performs memory management every time that memory is accessed by either the OS ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Related information ",
      "document_number" : "101811",
      "document_version" : "0102",
      "content_type" : "Guide",
      "systopparent" : "5045183",
      "sysurihash" : "CIEyc7ywCS8HuCNq",
      "urihash" : "CIEyc7ywCS8HuCNq",
      "sysuri" : "https://developer.arm.com/documentation/101811/0102/en/Related-information",
      "systransactionid" : 921178,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1637625600000,
      "topparentid" : 5045183,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658223925000,
      "sysconcepts" : "Armv8 ; Virtualization ; Memory ; Related information ; architecture ; Armv9 ; resources",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 5045183,
      "parentitem" : "62d67d35b334256d9ea8fb13",
      "concepts" : "Armv8 ; Virtualization ; Memory ; Related information ; architecture ; Armv9 ; resources",
      "documenttype" : "html",
      "isattachment" : "5045183",
      "sysindexeddate" : 1658223968000,
      "permanentid" : "792509f082feed51d41ef8ec9cd4c719191fa1eb2409993a22dbcb701da6",
      "syslanguage" : [ "English" ],
      "itemid" : "62d67d35b334256d9ea8fb1f",
      "transactionid" : 921178,
      "title" : "Related information ",
      "products" : [ "Learn the architecture" ],
      "date" : 1658223968000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101811:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658223968679813077,
      "sysisattachment" : "5045183",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5045183,
      "size" : 338,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101811/0102/Related-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658223949004,
      "syssize" : 338,
      "sysdate" : 1658223968000,
      "haslayout" : "1",
      "topparent" : "5045183",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045183,
      "content_description" : "This guide introduces the MMU, which is used to control virtual to physical address translation.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "document_revision" : "0102-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658223968000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101811/0102/Related-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101811/0102/Related-information?lang=en",
      "modified" : 1658223925000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658223968679813077,
      "uri" : "https://developer.arm.com/documentation/101811/0102/en/Related-information",
      "syscollection" : "default"
    },
    "Title" : "Related information",
    "Uri" : "https://developer.arm.com/documentation/101811/0102/en/Related-information",
    "PrintableUri" : "https://developer.arm.com/documentation/101811/0102/en/Related-information",
    "ClickUri" : "https://developer.arm.com/documentation/101811/0102/Related-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101811/0102/en/Related-information",
    "Excerpt" : "Related information Here are some resources related to material in this guide: Virtualization For Armv8 ... Useful links to training: Introduction to Armv8-A Memory model overview Memory types ...",
    "FirstSentences" : "Related information Here are some resources related to material in this guide: Virtualization For Armv8-A and Armv9-A, this topic is covered in Virtualization. Useful links to training: ..."
  }, {
    "title" : "Learn the architecture - Debugger usage on Armv8-A",
    "uri" : "https://developer.arm.com/documentation/102140/0200/en",
    "printableUri" : "https://developer.arm.com/documentation/102140/0200/en",
    "clickUri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en",
    "excerpt" : "Copyright \\u00A9 2019\\u20132020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 April 2019 Non-Confidential Initial release 0200-00 23 July 2020 Non- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2392,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Learn the architecture - Debugger usage on Armv8-A",
      "uri" : "https://developer.arm.com/documentation/102140/0200/en/pdf/learn_the_architecture_-_debugger_usage_on_armv8-a_102140_0200_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102140/0200/en/pdf/learn_the_architecture_-_debugger_usage_on_armv8-a_102140_0200_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62d7bd7631ea212bb662773b",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en/pdf/learn_the_architecture_-_debugger_usage_on_armv8-a_102140_0200_00_en.pdf",
      "excerpt" : "Non-Conﬁdential Page 2 of 32 ... Document ID: 102140_0200_00_en Version 2.0 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "firstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Non-Conﬁdential Copyright © 2019–2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102140_0200_00_en Learn the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2392,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Debugger usage on Armv8-A",
        "uri" : "https://developer.arm.com/documentation/102140/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102140/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 April 2019 Non-Confidential Initial release 0200-00 23 July 2020 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Debugger usage on Armv8-A ",
          "document_number" : "102140",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "4468083",
          "sysurihash" : "A4weMbhgqnSZE2wV",
          "urihash" : "A4weMbhgqnSZE2wV",
          "sysuri" : "https://developer.arm.com/documentation/102140/0200/en",
          "systransactionid" : 921690,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595462400000,
          "topparentid" : 4468083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658305909000,
          "sysconcepts" : "documentation ; express ; implementations ; usage ; patents ; arm ; export laws ; inclusive communities ; internal classification ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; express ; implementations ; usage ; patents ; arm ; export laws ; inclusive communities ; internal classification ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658305935000,
          "permanentid" : "9673c6d85331e77ebfe56e0ba4a372b4911166b94c5251ee5b19d62c1b8b",
          "syslanguage" : [ "English" ],
          "itemid" : "62d7bd7531ea212bb6627727",
          "transactionid" : 921690,
          "title" : "Learn the architecture - Debugger usage on Armv8-A ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658305935000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102140:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658305935707998027,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4437,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658305931316,
          "syssize" : 4437,
          "sysdate" : 1658305935000,
          "haslayout" : "1",
          "topparent" : "4468083",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4468083,
          "content_description" : "This guide looks at characteristics that are common to bare-metal debuggers that target the Armv8-A architecture. Also, we will explain how these features are achieved, what you need to consider when you work with them, and possible consequences of their use. This guide uses Arm Development Studio, Arm Compiler 6, and GCC to illustrate these concepts.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658305935000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102140/0200/?lang=en",
          "modified" : 1658305909000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658305935707998027,
          "uri" : "https://developer.arm.com/documentation/102140/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Debugger usage on Armv8-A",
        "Uri" : "https://developer.arm.com/documentation/102140/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102140/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 April 2019 Non-Confidential Initial release 0200-00 23 July 2020 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - Debugger usage on Armv8-A ",
        "document_number" : "102140",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4468083",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "dYPo0eñu8mlðdake",
        "urihash" : "dYPo0eñu8mlðdake",
        "sysuri" : "https://developer.arm.com/documentation/102140/0200/en/pdf/learn_the_architecture_-_debugger_usage_on_armv8-a_102140_0200_00_en.pdf",
        "keywords" : "24036ac, Learn the architecture",
        "systransactionid" : 921690,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1595462400000,
        "topparentid" : 4468083,
        "numberofpages" : 32,
        "sysconcepts" : "debuggers ; cores ; Cortex ; Arm Development Studio ; instructions ; A72 processor ; single-core connection ; documentation ; Symmetric Multiprocessing ; Disassembly view ; associated source ; party patents ; Compiler Collection ; breakpoints ; AMP connection ; reset",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4468083,
        "parentitem" : "62d7bd7531ea212bb6627727",
        "concepts" : "debuggers ; cores ; Cortex ; Arm Development Studio ; instructions ; A72 processor ; single-core connection ; documentation ; Symmetric Multiprocessing ; Disassembly view ; associated source ; party patents ; Compiler Collection ; breakpoints ; AMP connection ; reset",
        "documenttype" : "pdf",
        "isattachment" : "4468083",
        "sysindexeddate" : 1658305935000,
        "permanentid" : "6ca0339b6cb0ed5fbd324a969190154e0fb4f9df4d2a831dc3e67f1b20af",
        "syslanguage" : [ "English" ],
        "itemid" : "62d7bd7631ea212bb662773b",
        "transactionid" : 921690,
        "title" : "Learn the architecture - Debugger usage on Armv8-A ",
        "subject" : "This guide looks at characteristics that are common to bare-metal debuggers that target the Armv8-A architecture. Also, we will explain how these features are achieved, what you need to consider when you work with them, and possible consequences of their use. This guide uses Arm Development Studio, Arm Compiler 6, and GCC to illustrate these concepts.",
        "date" : 1658305935000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102140:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658305935629319970,
        "sysisattachment" : "4468083",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4468083,
        "size" : 734446,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62d7bd7631ea212bb662773b",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658305933469,
        "syssubject" : "This guide looks at characteristics that are common to bare-metal debuggers that target the Armv8-A architecture. Also, we will explain how these features are achieved, what you need to consider when you work with them, and possible consequences of their use. This guide uses Arm Development Studio, Arm Compiler 6, and GCC to illustrate these concepts.",
        "syssize" : 734446,
        "sysdate" : 1658305935000,
        "topparent" : "4468083",
        "author" : "Arm Ltd.",
        "label_version" : "2.0",
        "systopparentid" : 4468083,
        "content_description" : "This guide looks at characteristics that are common to bare-metal debuggers that target the Armv8-A architecture. Also, we will explain how these features are achieved, what you need to consider when you work with them, and possible consequences of their use. This guide uses Arm Development Studio, Arm Compiler 6, and GCC to illustrate these concepts.",
        "wordcount" : 1117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658305935000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62d7bd7631ea212bb662773b",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658305935629319970,
        "uri" : "https://developer.arm.com/documentation/102140/0200/en/pdf/learn_the_architecture_-_debugger_usage_on_armv8-a_102140_0200_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Debugger usage on Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/102140/0200/en/pdf/learn_the_architecture_-_debugger_usage_on_armv8-a_102140_0200_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102140/0200/en/pdf/learn_the_architecture_-_debugger_usage_on_armv8-a_102140_0200_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62d7bd7631ea212bb662773b",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en/pdf/learn_the_architecture_-_debugger_usage_on_armv8-a_102140_0200_00_en.pdf",
      "Excerpt" : "Non-Conﬁdential Page 2 of 32 ... Document ID: 102140_0200_00_en Version 2.0 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "FirstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Non-Conﬁdential Copyright © 2019–2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102140_0200_00_en Learn the ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102140/0200/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102140/0200/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102140/0200/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en/Next-steps",
      "excerpt" : "Next steps In this guide, you have learned about common features of debuggers that target the Armv8-A ... Other guides in this series introduce different aspects of debugging and related ...",
      "firstSentences" : "Next steps In this guide, you have learned about common features of debuggers that target the Armv8-A architecture and what to consider when using them in various ways. Other guides in this series ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2392,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Debugger usage on Armv8-A",
        "uri" : "https://developer.arm.com/documentation/102140/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102140/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 April 2019 Non-Confidential Initial release 0200-00 23 July 2020 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Debugger usage on Armv8-A ",
          "document_number" : "102140",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "4468083",
          "sysurihash" : "A4weMbhgqnSZE2wV",
          "urihash" : "A4weMbhgqnSZE2wV",
          "sysuri" : "https://developer.arm.com/documentation/102140/0200/en",
          "systransactionid" : 921690,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595462400000,
          "topparentid" : 4468083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658305909000,
          "sysconcepts" : "documentation ; express ; implementations ; usage ; patents ; arm ; export laws ; inclusive communities ; internal classification ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; express ; implementations ; usage ; patents ; arm ; export laws ; inclusive communities ; internal classification ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658305935000,
          "permanentid" : "9673c6d85331e77ebfe56e0ba4a372b4911166b94c5251ee5b19d62c1b8b",
          "syslanguage" : [ "English" ],
          "itemid" : "62d7bd7531ea212bb6627727",
          "transactionid" : 921690,
          "title" : "Learn the architecture - Debugger usage on Armv8-A ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658305935000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102140:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658305935707998027,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4437,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658305931316,
          "syssize" : 4437,
          "sysdate" : 1658305935000,
          "haslayout" : "1",
          "topparent" : "4468083",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4468083,
          "content_description" : "This guide looks at characteristics that are common to bare-metal debuggers that target the Armv8-A architecture. Also, we will explain how these features are achieved, what you need to consider when you work with them, and possible consequences of their use. This guide uses Arm Development Studio, Arm Compiler 6, and GCC to illustrate these concepts.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658305935000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102140/0200/?lang=en",
          "modified" : 1658305909000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658305935707998027,
          "uri" : "https://developer.arm.com/documentation/102140/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Debugger usage on Armv8-A",
        "Uri" : "https://developer.arm.com/documentation/102140/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102140/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 April 2019 Non-Confidential Initial release 0200-00 23 July 2020 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102140",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4468083",
        "sysurihash" : "5wda6g4zy0Tvy7rð",
        "urihash" : "5wda6g4zy0Tvy7rð",
        "sysuri" : "https://developer.arm.com/documentation/102140/0200/en/Next-steps",
        "systransactionid" : 921690,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595462400000,
        "topparentid" : 4468083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658305909000,
        "sysconcepts" : "architecture ; Armv8 ; guides ; related topics ; common features ; AArch64 ; AArch32 ; Semihosting",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4468083,
        "parentitem" : "62d7bd7531ea212bb6627727",
        "concepts" : "architecture ; Armv8 ; guides ; related topics ; common features ; AArch64 ; AArch32 ; Semihosting",
        "documenttype" : "html",
        "isattachment" : "4468083",
        "sysindexeddate" : 1658305935000,
        "permanentid" : "7369562f94c490d1646cd67903c8631c689e345ff81adbd318d15dd2a6f5",
        "syslanguage" : [ "English" ],
        "itemid" : "62d7bd7531ea212bb6627738",
        "transactionid" : 921690,
        "title" : "Next steps ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658305935000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102140:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658305935202158607,
        "sysisattachment" : "4468083",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4468083,
        "size" : 480,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102140/0200/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658305931296,
        "syssize" : 480,
        "sysdate" : 1658305935000,
        "haslayout" : "1",
        "topparent" : "4468083",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4468083,
        "content_description" : "This guide looks at characteristics that are common to bare-metal debuggers that target the Armv8-A architecture. Also, we will explain how these features are achieved, what you need to consider when you work with them, and possible consequences of their use. This guide uses Arm Development Studio, Arm Compiler 6, and GCC to illustrate these concepts.",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658305935000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102140/0200/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102140/0200/Next-steps?lang=en",
        "modified" : 1658305909000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658305935202158607,
        "uri" : "https://developer.arm.com/documentation/102140/0200/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102140/0200/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102140/0200/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102140/0200/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en/Next-steps",
      "Excerpt" : "Next steps In this guide, you have learned about common features of debuggers that target the Armv8-A ... Other guides in this series introduce different aspects of debugging and related ...",
      "FirstSentences" : "Next steps In this guide, you have learned about common features of debuggers that target the Armv8-A architecture and what to consider when using them in various ways. Other guides in this series ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102140/0200/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102140/0200/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102140/0200/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en/Overview",
      "excerpt" : "Overview Most readers of these guides will have at least some experience with debuggers. No matter which debugger you choose to use, there will always be some common features that every ...",
      "firstSentences" : "Overview Most readers of these guides will have at least some experience with debuggers. No matter which debugger you choose to use, there will always be some common features that every debugger ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2392,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Debugger usage on Armv8-A",
        "uri" : "https://developer.arm.com/documentation/102140/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102140/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 April 2019 Non-Confidential Initial release 0200-00 23 July 2020 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Debugger usage on Armv8-A ",
          "document_number" : "102140",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "4468083",
          "sysurihash" : "A4weMbhgqnSZE2wV",
          "urihash" : "A4weMbhgqnSZE2wV",
          "sysuri" : "https://developer.arm.com/documentation/102140/0200/en",
          "systransactionid" : 921690,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595462400000,
          "topparentid" : 4468083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658305909000,
          "sysconcepts" : "documentation ; express ; implementations ; usage ; patents ; arm ; export laws ; inclusive communities ; internal classification ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; express ; implementations ; usage ; patents ; arm ; export laws ; inclusive communities ; internal classification ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658305935000,
          "permanentid" : "9673c6d85331e77ebfe56e0ba4a372b4911166b94c5251ee5b19d62c1b8b",
          "syslanguage" : [ "English" ],
          "itemid" : "62d7bd7531ea212bb6627727",
          "transactionid" : 921690,
          "title" : "Learn the architecture - Debugger usage on Armv8-A ",
          "products" : [ "Learn the architecture" ],
          "date" : 1658305935000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102140:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658305935707998027,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4437,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658305931316,
          "syssize" : 4437,
          "sysdate" : 1658305935000,
          "haslayout" : "1",
          "topparent" : "4468083",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4468083,
          "content_description" : "This guide looks at characteristics that are common to bare-metal debuggers that target the Armv8-A architecture. Also, we will explain how these features are achieved, what you need to consider when you work with them, and possible consequences of their use. This guide uses Arm Development Studio, Arm Compiler 6, and GCC to illustrate these concepts.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658305935000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102140/0200/?lang=en",
          "modified" : 1658305909000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658305935707998027,
          "uri" : "https://developer.arm.com/documentation/102140/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Debugger usage on Armv8-A",
        "Uri" : "https://developer.arm.com/documentation/102140/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102140/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 April 2019 Non-Confidential Initial release 0200-00 23 July 2020 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102140",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4468083",
        "sysurihash" : "4ñS1OF0ðZpdQ2NYg",
        "urihash" : "4ñS1OF0ðZpdQ2NYg",
        "sysuri" : "https://developer.arm.com/documentation/102140/0200/en/Overview",
        "systransactionid" : 921690,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595462400000,
        "topparentid" : 4468083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658305909000,
        "sysconcepts" : "debuggers ; guides ; memory ; common ; features ; registers ; target ; Armv8 ; Compiler Collection ; architecture ; embedded image ; core powerdown ; debugging methodologies ; areas of interest",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4468083,
        "parentitem" : "62d7bd7531ea212bb6627727",
        "concepts" : "debuggers ; guides ; memory ; common ; features ; registers ; target ; Armv8 ; Compiler Collection ; architecture ; embedded image ; core powerdown ; debugging methodologies ; areas of interest",
        "documenttype" : "html",
        "isattachment" : "4468083",
        "sysindexeddate" : 1658305935000,
        "permanentid" : "b65796908834eb7f2ec0bcb5624ca898ff2a3b90d41abe9996a93cb83106",
        "syslanguage" : [ "English" ],
        "itemid" : "62d7bd7531ea212bb6627729",
        "transactionid" : 921690,
        "title" : "Overview ",
        "products" : [ "Learn the architecture" ],
        "date" : 1658305935000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102140:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658305935162757112,
        "sysisattachment" : "4468083",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4468083,
        "size" : 1632,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102140/0200/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658305931296,
        "syssize" : 1632,
        "sysdate" : 1658305935000,
        "haslayout" : "1",
        "topparent" : "4468083",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4468083,
        "content_description" : "This guide looks at characteristics that are common to bare-metal debuggers that target the Armv8-A architecture. Also, we will explain how these features are achieved, what you need to consider when you work with them, and possible consequences of their use. This guide uses Arm Development Studio, Arm Compiler 6, and GCC to illustrate these concepts.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658305935000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102140/0200/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102140/0200/Overview?lang=en",
        "modified" : 1658305909000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658305935162757112,
        "uri" : "https://developer.arm.com/documentation/102140/0200/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102140/0200/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102140/0200/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102140/0200/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en/Overview",
      "Excerpt" : "Overview Most readers of these guides will have at least some experience with debuggers. No matter which debugger you choose to use, there will always be some common features that every ...",
      "FirstSentences" : "Overview Most readers of these guides will have at least some experience with debuggers. No matter which debugger you choose to use, there will always be some common features that every debugger ..."
    } ],
    "totalNumberOfChildResults" : 6,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Learn the architecture - Debugger usage on Armv8-A ",
      "document_number" : "102140",
      "document_version" : "0200",
      "content_type" : "Guide",
      "systopparent" : "4468083",
      "sysurihash" : "A4weMbhgqnSZE2wV",
      "urihash" : "A4weMbhgqnSZE2wV",
      "sysuri" : "https://developer.arm.com/documentation/102140/0200/en",
      "systransactionid" : 921690,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1595462400000,
      "topparentid" : 4468083,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658305909000,
      "sysconcepts" : "documentation ; express ; implementations ; usage ; patents ; arm ; export laws ; inclusive communities ; internal classification ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "concepts" : "documentation ; express ; implementations ; usage ; patents ; arm ; export laws ; inclusive communities ; internal classification ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1658305935000,
      "permanentid" : "9673c6d85331e77ebfe56e0ba4a372b4911166b94c5251ee5b19d62c1b8b",
      "syslanguage" : [ "English" ],
      "itemid" : "62d7bd7531ea212bb6627727",
      "transactionid" : 921690,
      "title" : "Learn the architecture - Debugger usage on Armv8-A ",
      "products" : [ "Learn the architecture" ],
      "date" : 1658305935000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102140:0200:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658305935707998027,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 4437,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658305931316,
      "syssize" : 4437,
      "sysdate" : 1658305935000,
      "haslayout" : "1",
      "topparent" : "4468083",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4468083,
      "content_description" : "This guide looks at characteristics that are common to bare-metal debuggers that target the Armv8-A architecture. Also, we will explain how these features are achieved, what you need to consider when you work with them, and possible consequences of their use. This guide uses Arm Development Studio, Arm Compiler 6, and GCC to illustrate these concepts.",
      "wordcount" : 302,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "document_revision" : "0200-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658305935000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102140/0200/?lang=en",
      "modified" : 1658305909000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658305935707998027,
      "uri" : "https://developer.arm.com/documentation/102140/0200/en",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - Debugger usage on Armv8-A",
    "Uri" : "https://developer.arm.com/documentation/102140/0200/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102140/0200/en",
    "ClickUri" : "https://developer.arm.com/documentation/102140/0200/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102140/0200/en",
    "Excerpt" : "Copyright \\u00A9 2019\\u20132020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Learn the architecture - Debugger usage on Armv8-A Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 April 2019 Non-Confidential Initial release 0200-00 23 July 2020 Non- ..."
  }, {
    "title" : "Learn the Architecture - Getting started with A64 exercises",
    "uri" : "https://developer.arm.com/documentation/102422/0100/en/pdf/learn_the_architecture_-_getting_started_with_a64_exercises_102422_0100_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102422/0100/en/pdf/learn_the_architecture_-_getting_started_with_a64_exercises_102422_0100_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a9bc0bb334256d9ea8b5a0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en/pdf/learn_the_architecture_-_getting_started_with_a64_exercises_102422_0100_01_en.pdf",
    "excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Arm Limited. ... Feedback",
    "firstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Non-Conﬁdential Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102422_0100_01_en Learn the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2388,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the Architecture - Getting started with A64 exercises",
      "uri" : "https://developer.arm.com/documentation/102422/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102422/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en",
      "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2020 Non-Confidential Initial release This ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the Architecture - Getting started with A64 exercises ",
        "document_number" : "102422",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4505013",
        "sysurihash" : "xKO3J3zUðEVCTi4d",
        "urihash" : "xKO3J3zUðEVCTi4d",
        "sysuri" : "https://developer.arm.com/documentation/102422/0100/en",
        "systransactionid" : 913459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582243200000,
        "topparentid" : 4505013,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655290890000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1657098697000,
        "permanentid" : "ec456454bac6e4685ab846b6ab9fbb0e0b35853d1a699fd7286f256bd435",
        "syslanguage" : [ "English" ],
        "itemid" : "62a9bc0ab334256d9ea8b598",
        "transactionid" : 913459,
        "title" : "Learn the Architecture - Getting started with A64 exercises ",
        "products" : [ "Learn the architecture", "A64", "Armv8-R", "Armv8-A", "Armv9-A" ],
        "date" : 1657098697000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Instruction Set Architectures",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "102422:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657098697092065973,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657098690151,
        "syssize" : 4383,
        "sysdate" : 1657098697000,
        "haslayout" : "1",
        "topparent" : "4505013",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4505013,
        "content_description" : "The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657098697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102422/0100/?lang=en",
        "modified" : 1657098671000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657098697092065973,
        "uri" : "https://developer.arm.com/documentation/102422/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the Architecture - Getting started with A64 exercises",
      "Uri" : "https://developer.arm.com/documentation/102422/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102422/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en",
      "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2020 Non-Confidential Initial release This ..."
    },
    "childResults" : [ {
      "title" : "Learn the Architecture - Getting started with A64 exercises",
      "uri" : "https://developer.arm.com/documentation/102422/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102422/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en",
      "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2020 Non-Confidential Initial release This ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2388,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the Architecture - Getting started with A64 exercises ",
        "document_number" : "102422",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4505013",
        "sysurihash" : "xKO3J3zUðEVCTi4d",
        "urihash" : "xKO3J3zUðEVCTi4d",
        "sysuri" : "https://developer.arm.com/documentation/102422/0100/en",
        "systransactionid" : 913459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582243200000,
        "topparentid" : 4505013,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655290890000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1657098697000,
        "permanentid" : "ec456454bac6e4685ab846b6ab9fbb0e0b35853d1a699fd7286f256bd435",
        "syslanguage" : [ "English" ],
        "itemid" : "62a9bc0ab334256d9ea8b598",
        "transactionid" : 913459,
        "title" : "Learn the Architecture - Getting started with A64 exercises ",
        "products" : [ "Learn the architecture", "A64", "Armv8-R", "Armv8-A", "Armv9-A" ],
        "date" : 1657098697000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Instruction Set Architectures",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "102422:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657098697092065973,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657098690151,
        "syssize" : 4383,
        "sysdate" : 1657098697000,
        "haslayout" : "1",
        "topparent" : "4505013",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4505013,
        "content_description" : "The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657098697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102422/0100/?lang=en",
        "modified" : 1657098671000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657098697092065973,
        "uri" : "https://developer.arm.com/documentation/102422/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the Architecture - Getting started with A64 exercises",
      "Uri" : "https://developer.arm.com/documentation/102422/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102422/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en",
      "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2020 Non-Confidential Initial release This ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102422/0100/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102422/0100/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102422/0100/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en/Overview",
      "excerpt" : "Example solutions contained worked solutions to the exercises. ... If you are using a later version of the tools, some of the screenshots in these ... Overview b6ace6cLearn the architecture",
      "firstSentences" : "Overview The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2388,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the Architecture - Getting started with A64 exercises",
        "uri" : "https://developer.arm.com/documentation/102422/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102422/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2020 Non-Confidential Initial release This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the Architecture - Getting started with A64 exercises ",
          "document_number" : "102422",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4505013",
          "sysurihash" : "xKO3J3zUðEVCTi4d",
          "urihash" : "xKO3J3zUðEVCTi4d",
          "sysuri" : "https://developer.arm.com/documentation/102422/0100/en",
          "systransactionid" : 913459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1582243200000,
          "topparentid" : 4505013,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655290890000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1657098697000,
          "permanentid" : "ec456454bac6e4685ab846b6ab9fbb0e0b35853d1a699fd7286f256bd435",
          "syslanguage" : [ "English" ],
          "itemid" : "62a9bc0ab334256d9ea8b598",
          "transactionid" : 913459,
          "title" : "Learn the Architecture - Getting started with A64 exercises ",
          "products" : [ "Learn the architecture", "A64", "Armv8-R", "Armv8-A", "Armv9-A" ],
          "date" : 1657098697000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Instruction Set Architectures",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
          "document_id" : "102422:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1657098697092065973,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4383,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1657098690151,
          "syssize" : 4383,
          "sysdate" : 1657098697000,
          "haslayout" : "1",
          "topparent" : "4505013",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4505013,
          "content_description" : "The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1657098697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102422/0100/?lang=en",
          "modified" : 1657098671000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1657098697092065973,
          "uri" : "https://developer.arm.com/documentation/102422/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the Architecture - Getting started with A64 exercises",
        "Uri" : "https://developer.arm.com/documentation/102422/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102422/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2020 Non-Confidential Initial release This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102422",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4505013",
        "sysurihash" : "Io6GeRbr1NybHR3E",
        "urihash" : "Io6GeRbr1NybHR3E",
        "sysuri" : "https://developer.arm.com/documentation/102422/0100/en/Overview",
        "systransactionid" : 913459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582243200000,
        "topparentid" : 4505013,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655290890000,
        "sysconcepts" : "Arm development ; instruction set ; exercises ; assembler ; GAS syntax ; support files ; system register ; new users ; simulation platform ; contained worked ; embedded programming ; Architecture guide",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "attachmentparentid" : 4505013,
        "parentitem" : "62a9bc0ab334256d9ea8b598",
        "concepts" : "Arm development ; instruction set ; exercises ; assembler ; GAS syntax ; support files ; system register ; new users ; simulation platform ; contained worked ; embedded programming ; Architecture guide",
        "documenttype" : "html",
        "isattachment" : "4505013",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1657098697000,
        "permanentid" : "757162df0d4cafa4a0887f1ad4b517ff146cc8898b4d800f50ad3bc3fba4",
        "syslanguage" : [ "English" ],
        "itemid" : "62a9bc0bb334256d9ea8b59a",
        "transactionid" : 913459,
        "title" : "Overview ",
        "products" : [ "Learn the architecture", "A64", "Armv8-R", "Armv8-A", "Armv9-A" ],
        "date" : 1657098697000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Instruction Set Architectures",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "102422:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657098697025796077,
        "sysisattachment" : "4505013",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4505013,
        "size" : 1760,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102422/0100/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657098690151,
        "syssize" : 1760,
        "sysdate" : 1657098697000,
        "haslayout" : "1",
        "topparent" : "4505013",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4505013,
        "content_description" : "The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657098697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102422/0100/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102422/0100/Overview?lang=en",
        "modified" : 1657098671000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657098697025796077,
        "uri" : "https://developer.arm.com/documentation/102422/0100/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102422/0100/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102422/0100/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102422/0100/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en/Overview",
      "Excerpt" : "Example solutions contained worked solutions to the exercises. ... If you are using a later version of the tools, some of the screenshots in these ... Overview b6ace6cLearn the architecture",
      "FirstSentences" : "Overview The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and ..."
    }, {
      "title" : "System control",
      "uri" : "https://developer.arm.com/documentation/102422/0100/en/System-control",
      "printableUri" : "https://developer.arm.com/documentation/102422/0100/en/System-control",
      "clickUri" : "https://developer.arm.com/documentation/102422/0100/System-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en/System-control",
      "excerpt" : "\\n\\/\\/ Current EL with SP0\\n\\/\\/ ... \\/\\/ Synchronous\\n . ... LDR can also be used for imported global symbols. ... 6.Right-click on the project and select Build Project to build the project.",
      "firstSentences" : "System control This exercise looks at the instructions for accessing system and special registers. System and special registers control the operation of the processor, for example cache ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2388,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the Architecture - Getting started with A64 exercises",
        "uri" : "https://developer.arm.com/documentation/102422/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102422/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2020 Non-Confidential Initial release This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the Architecture - Getting started with A64 exercises ",
          "document_number" : "102422",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4505013",
          "sysurihash" : "xKO3J3zUðEVCTi4d",
          "urihash" : "xKO3J3zUðEVCTi4d",
          "sysuri" : "https://developer.arm.com/documentation/102422/0100/en",
          "systransactionid" : 913459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1582243200000,
          "topparentid" : 4505013,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655290890000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1657098697000,
          "permanentid" : "ec456454bac6e4685ab846b6ab9fbb0e0b35853d1a699fd7286f256bd435",
          "syslanguage" : [ "English" ],
          "itemid" : "62a9bc0ab334256d9ea8b598",
          "transactionid" : 913459,
          "title" : "Learn the Architecture - Getting started with A64 exercises ",
          "products" : [ "Learn the architecture", "A64", "Armv8-R", "Armv8-A", "Armv9-A" ],
          "date" : 1657098697000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Instruction Set Architectures",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
          "document_id" : "102422:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1657098697092065973,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4383,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1657098690151,
          "syssize" : 4383,
          "sysdate" : 1657098697000,
          "haslayout" : "1",
          "topparent" : "4505013",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4505013,
          "content_description" : "The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1657098697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102422/0100/?lang=en",
          "modified" : 1657098671000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1657098697092065973,
          "uri" : "https://developer.arm.com/documentation/102422/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the Architecture - Getting started with A64 exercises",
        "Uri" : "https://developer.arm.com/documentation/102422/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102422/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102422/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 February 2020 Non-Confidential Initial release This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System control ",
        "document_number" : "102422",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4505013",
        "sysurihash" : "GKCNtntñudc4xñm4",
        "urihash" : "GKCNtntñudc4xñm4",
        "sysuri" : "https://developer.arm.com/documentation/102422/0100/en/System-control",
        "systransactionid" : 913459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1582243200000,
        "topparentid" : 4505013,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655290890000,
        "sysconcepts" : "registers ; startup ; exercises ; controls ; Data processing ; instructions ; memory ; looks ; serial connection ; Exception levels ; screenshot ; Arm Development ; nCADI server ; compilation ; floating-point ; simulation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "attachmentparentid" : 4505013,
        "parentitem" : "62a9bc0ab334256d9ea8b598",
        "concepts" : "registers ; startup ; exercises ; controls ; Data processing ; instructions ; memory ; looks ; serial connection ; Exception levels ; screenshot ; Arm Development ; nCADI server ; compilation ; floating-point ; simulation",
        "documenttype" : "html",
        "isattachment" : "4505013",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1657098697000,
        "permanentid" : "c817526228f44e567f38eb7fbb46e92e0092d9cdf055c2d4df719d78b2d5",
        "syslanguage" : [ "English" ],
        "itemid" : "62a9bc0bb334256d9ea8b59d",
        "transactionid" : 913459,
        "title" : "System control ",
        "products" : [ "Learn the architecture", "A64", "Armv8-R", "Armv8-A", "Armv9-A" ],
        "date" : 1657098696000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Instruction Set Architectures",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "102422:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657098696980810759,
        "sysisattachment" : "4505013",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4505013,
        "size" : 9341,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102422/0100/System-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657098690151,
        "syssize" : 9341,
        "sysdate" : 1657098696000,
        "haslayout" : "1",
        "topparent" : "4505013",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4505013,
        "content_description" : "The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.",
        "wordcount" : 445,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657098697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102422/0100/System-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102422/0100/System-control?lang=en",
        "modified" : 1657098671000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657098696980810759,
        "uri" : "https://developer.arm.com/documentation/102422/0100/en/System-control",
        "syscollection" : "default"
      },
      "Title" : "System control",
      "Uri" : "https://developer.arm.com/documentation/102422/0100/en/System-control",
      "PrintableUri" : "https://developer.arm.com/documentation/102422/0100/en/System-control",
      "ClickUri" : "https://developer.arm.com/documentation/102422/0100/System-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en/System-control",
      "Excerpt" : "\\n\\/\\/ Current EL with SP0\\n\\/\\/ ... \\/\\/ Synchronous\\n . ... LDR can also be used for imported global symbols. ... 6.Right-click on the project and select Build Project to build the project.",
      "FirstSentences" : "System control This exercise looks at the instructions for accessing system and special registers. System and special registers control the operation of the processor, for example cache ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Learn the Architecture - Getting started with A64 exercises ",
      "document_number" : "102422",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4505013",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "gdLZC9cdtWtq5gIU",
      "urihash" : "gdLZC9cdtWtq5gIU",
      "sysuri" : "https://developer.arm.com/documentation/102422/0100/en/pdf/learn_the_architecture_-_getting_started_with_a64_exercises_102422_0100_01_en.pdf",
      "keywords" : "b6ace6c, Learn the architecture",
      "systransactionid" : 913459,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1582243200000,
      "topparentid" : 4505013,
      "numberofpages" : 29,
      "sysconcepts" : "exercises ; screenshots ; simulation ; serial connection ; registers ; flow control ; data processing ; instructions ; iterations ; implementations ; Arm development ; A64 instruction ; variables pane ; GAS syntax ; Control tab ; unsigned integers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 4505013,
      "parentitem" : "62a9bc0ab334256d9ea8b598",
      "concepts" : "exercises ; screenshots ; simulation ; serial connection ; registers ; flow control ; data processing ; instructions ; iterations ; implementations ; Arm development ; A64 instruction ; variables pane ; GAS syntax ; Control tab ; unsigned integers",
      "documenttype" : "pdf",
      "isattachment" : "4505013",
      "sysindexeddate" : 1657098697000,
      "permanentid" : "f021804a99732c3f5b61e9568a9d1b36512f7445a159c385f710b148dfc5",
      "syslanguage" : [ "English" ],
      "itemid" : "62a9bc0bb334256d9ea8b5a0",
      "transactionid" : 913459,
      "title" : "Learn the Architecture - Getting started with A64 exercises ",
      "subject" : "The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.",
      "date" : 1657098697000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102422:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657098697862460885,
      "sysisattachment" : "4505013",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4505013,
      "size" : 995845,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a9bc0bb334256d9ea8b5a0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657098692544,
      "syssubject" : "The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.",
      "syssize" : 995845,
      "sysdate" : 1657098697000,
      "topparent" : "4505013",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 4505013,
      "content_description" : "The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.",
      "wordcount" : 1154,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657098697000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a9bc0bb334256d9ea8b5a0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657098697862460885,
      "uri" : "https://developer.arm.com/documentation/102422/0100/en/pdf/learn_the_architecture_-_getting_started_with_a64_exercises_102422_0100_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Learn the Architecture - Getting started with A64 exercises",
    "Uri" : "https://developer.arm.com/documentation/102422/0100/en/pdf/learn_the_architecture_-_getting_started_with_a64_exercises_102422_0100_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102422/0100/en/pdf/learn_the_architecture_-_getting_started_with_a64_exercises_102422_0100_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a9bc0bb334256d9ea8b5a0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102422/0100/en/pdf/learn_the_architecture_-_getting_started_with_a64_exercises_102422_0100_01_en.pdf",
    "Excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Arm Limited. ... Feedback",
    "FirstSentences" : "Learn the Architecture - Getting started with A64 exercises Version 1.0 Non-Conﬁdential Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102422_0100_01_en Learn the ..."
  }, {
    "title" : "Learn the architecture - Generic Timer",
    "uri" : "https://developer.arm.com/documentation/102379/0100/en/pdf/learn_the_architecture_-_generic_timer_102379_0100_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102379/0100/en/pdf/learn_the_architecture_-_generic_timer_102379_0100_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6294c39db334256d9ea8ae53",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en/pdf/learn_the_architecture_-_generic_timer_102379_0100_02_en.pdf",
    "excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
    "firstSentences" : "Learn the architecture - Generic Timer Version 1.0 Non-Conﬁdential Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102379_0100_02_en Learn the architecture - Generic ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2385,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - Generic Timer",
      "uri" : "https://developer.arm.com/documentation/102379/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102379/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en",
      "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Generic Timer Version 1.0 Release information Issue Date Confidentiality Change 0100-02 13 August 2019 Non-Confidential First release This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - Generic Timer ",
        "document_number" : "102379",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5275572",
        "sysurihash" : "sQHNFv1TJRtjDvLp",
        "urihash" : "sQHNFv1TJRtjDvLp",
        "sysuri" : "https://developer.arm.com/documentation/102379/0100/en",
        "systransactionid" : 981142,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1565654400000,
        "topparentid" : 5275572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653916572000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1664966973000,
        "permanentid" : "c13d439e1b8af4f22bc940c2e3e04eaa59ace820a34a473aeac5a98dc537",
        "syslanguage" : [ "English" ],
        "itemid" : "6294c39cb334256d9ea8ae47",
        "transactionid" : 981142,
        "title" : "Learn the architecture - Generic Timer ",
        "products" : [ "Learn the architecture", "Armv8-A", "Armv9-A", "Armv8-R" ],
        "date" : 1664966973000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "102379:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664966973873012831,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664966968531,
        "syssize" : 4337,
        "sysdate" : 1664966973000,
        "haslayout" : "1",
        "topparent" : "5275572",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5275572,
        "content_description" : "This guide introduces the Generic Timer, the timer framework for A-profile PEs.",
        "wordcount" : 294,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664966973000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102379/0100/?lang=en",
        "modified" : 1654092189000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664966973873012831,
        "uri" : "https://developer.arm.com/documentation/102379/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Generic Timer",
      "Uri" : "https://developer.arm.com/documentation/102379/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102379/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en",
      "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Generic Timer Version 1.0 Release information Issue Date Confidentiality Change 0100-02 13 August 2019 Non-Confidential First release This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "What is the Generic Timer?",
      "uri" : "https://developer.arm.com/documentation/102379/0100/en/What-is-the-Generic-Timer-",
      "printableUri" : "https://developer.arm.com/documentation/102379/0100/en/What-is-the-Generic-Timer-",
      "clickUri" : "https://developer.arm.com/documentation/102379/0100/What-is-the-Generic-Timer-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en/What-is-the-Generic-Timer-",
      "excerpt" : "What is the Generic Timer? The Generic Timer provides a standardized timer framework for Arm cores. The Generic Timer includes a System Counter and set of per-core timers, as shown in ...",
      "firstSentences" : "What is the Generic Timer? The Generic Timer provides a standardized timer framework for Arm cores. The Generic Timer includes a System Counter and set of per-core timers, as shown in the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Generic Timer",
        "uri" : "https://developer.arm.com/documentation/102379/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102379/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Generic Timer Version 1.0 Release information Issue Date Confidentiality Change 0100-02 13 August 2019 Non-Confidential First release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Generic Timer ",
          "document_number" : "102379",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5275572",
          "sysurihash" : "sQHNFv1TJRtjDvLp",
          "urihash" : "sQHNFv1TJRtjDvLp",
          "sysuri" : "https://developer.arm.com/documentation/102379/0100/en",
          "systransactionid" : 981142,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1565654400000,
          "topparentid" : 5275572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653916572000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664966973000,
          "permanentid" : "c13d439e1b8af4f22bc940c2e3e04eaa59ace820a34a473aeac5a98dc537",
          "syslanguage" : [ "English" ],
          "itemid" : "6294c39cb334256d9ea8ae47",
          "transactionid" : 981142,
          "title" : "Learn the architecture - Generic Timer ",
          "products" : [ "Learn the architecture", "Armv8-A", "Armv9-A", "Armv8-R" ],
          "date" : 1664966973000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
          "document_id" : "102379:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664966973873012831,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664966968531,
          "syssize" : 4337,
          "sysdate" : 1664966973000,
          "haslayout" : "1",
          "topparent" : "5275572",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5275572,
          "content_description" : "This guide introduces the Generic Timer, the timer framework for A-profile PEs.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664966973000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102379/0100/?lang=en",
          "modified" : 1654092189000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664966973873012831,
          "uri" : "https://developer.arm.com/documentation/102379/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Generic Timer",
        "Uri" : "https://developer.arm.com/documentation/102379/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102379/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Generic Timer Version 1.0 Release information Issue Date Confidentiality Change 0100-02 13 August 2019 Non-Confidential First release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What is the Generic Timer? ",
        "document_number" : "102379",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5275572",
        "sysurihash" : "uGMU7yHCp0xkOS5r",
        "urihash" : "uGMU7yHCp0xkOS5r",
        "sysuri" : "https://developer.arm.com/documentation/102379/0100/en/What-is-the-Generic-Timer-",
        "systransactionid" : 909545,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1565654400000,
        "topparentid" : 5275572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653916572000,
        "sysconcepts" : "system count ; Generic Timer ; cores ; passage ; common ; Real-Time Clock ; always-on device ; range of 1MHz ; configuration ; timestamps ; comparators",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "attachmentparentid" : 5275572,
        "parentitem" : "6294c39cb334256d9ea8ae47",
        "concepts" : "system count ; Generic Timer ; cores ; passage ; common ; Real-Time Clock ; always-on device ; range of 1MHz ; configuration ; timestamps ; comparators",
        "documenttype" : "html",
        "isattachment" : "5275572",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318715000,
        "permanentid" : "d080b327f24261d68433394a023a8bfab3088cb4ebb8d36e08bd242c07f4",
        "syslanguage" : [ "English" ],
        "itemid" : "6294c39db334256d9ea8ae4b",
        "transactionid" : 909545,
        "title" : "What is the Generic Timer? ",
        "products" : [ "Learn the architecture", "Armv8-A", "Armv9-A", "Armv8-R" ],
        "date" : 1656318715000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "102379:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656318715493887225,
        "sysisattachment" : "5275572",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5275572,
        "size" : 1286,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102379/0100/What-is-the-Generic-Timer-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318669926,
        "syssize" : 1286,
        "sysdate" : 1656318715000,
        "haslayout" : "1",
        "topparent" : "5275572",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5275572,
        "content_description" : "This guide introduces the Generic Timer, the timer framework for A-profile PEs.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318715000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102379/0100/What-is-the-Generic-Timer-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102379/0100/What-is-the-Generic-Timer-?lang=en",
        "modified" : 1654092189000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318715493887225,
        "uri" : "https://developer.arm.com/documentation/102379/0100/en/What-is-the-Generic-Timer-",
        "syscollection" : "default"
      },
      "Title" : "What is the Generic Timer?",
      "Uri" : "https://developer.arm.com/documentation/102379/0100/en/What-is-the-Generic-Timer-",
      "PrintableUri" : "https://developer.arm.com/documentation/102379/0100/en/What-is-the-Generic-Timer-",
      "ClickUri" : "https://developer.arm.com/documentation/102379/0100/What-is-the-Generic-Timer-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en/What-is-the-Generic-Timer-",
      "Excerpt" : "What is the Generic Timer? The Generic Timer provides a standardized timer framework for Arm cores. The Generic Timer includes a System Counter and set of per-core timers, as shown in ...",
      "FirstSentences" : "What is the Generic Timer? The Generic Timer provides a standardized timer framework for Arm cores. The Generic Timer includes a System Counter and set of per-core timers, as shown in the ..."
    }, {
      "title" : "The processor timers",
      "uri" : "https://developer.arm.com/documentation/102379/0100/en/The-processor-timers",
      "printableUri" : "https://developer.arm.com/documentation/102379/0100/en/The-processor-timers",
      "clickUri" : "https://developer.arm.com/documentation/102379/0100/The-processor-timers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en/The-processor-timers",
      "excerpt" : "These INTIDs are private to a specific core. ... ENABLE is cleared to 0, which disables the timer. ... Virtual timers, like the EL1 Virtual Timer, CNTV, compare against a virtual count.",
      "firstSentences" : "The processor timers This table shows the processor timers: Timer name When is the timer present? EL1 physical timer Always EL1 virtual timer Always Non-secure EL2 physical timer Implements EL2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Generic Timer",
        "uri" : "https://developer.arm.com/documentation/102379/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102379/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Generic Timer Version 1.0 Release information Issue Date Confidentiality Change 0100-02 13 August 2019 Non-Confidential First release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - Generic Timer ",
          "document_number" : "102379",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5275572",
          "sysurihash" : "sQHNFv1TJRtjDvLp",
          "urihash" : "sQHNFv1TJRtjDvLp",
          "sysuri" : "https://developer.arm.com/documentation/102379/0100/en",
          "systransactionid" : 981142,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1565654400000,
          "topparentid" : 5275572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653916572000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664966973000,
          "permanentid" : "c13d439e1b8af4f22bc940c2e3e04eaa59ace820a34a473aeac5a98dc537",
          "syslanguage" : [ "English" ],
          "itemid" : "6294c39cb334256d9ea8ae47",
          "transactionid" : 981142,
          "title" : "Learn the architecture - Generic Timer ",
          "products" : [ "Learn the architecture", "Armv8-A", "Armv9-A", "Armv8-R" ],
          "date" : 1664966973000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
          "document_id" : "102379:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664966973873012831,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664966968531,
          "syssize" : 4337,
          "sysdate" : 1664966973000,
          "haslayout" : "1",
          "topparent" : "5275572",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5275572,
          "content_description" : "This guide introduces the Generic Timer, the timer framework for A-profile PEs.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664966973000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102379/0100/?lang=en",
          "modified" : 1654092189000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664966973873012831,
          "uri" : "https://developer.arm.com/documentation/102379/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Generic Timer",
        "Uri" : "https://developer.arm.com/documentation/102379/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102379/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102379/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Generic Timer Version 1.0 Release information Issue Date Confidentiality Change 0100-02 13 August 2019 Non-Confidential First release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The processor timers ",
        "document_number" : "102379",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5275572",
        "sysurihash" : "qAErVp8CL3dYUae1",
        "urihash" : "qAErVp8CL3dYUae1",
        "sysuri" : "https://developer.arm.com/documentation/102379/0100/en/The-processor-timers",
        "systransactionid" : 909545,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1565654400000,
        "topparentid" : 5275572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653916572000,
        "sysconcepts" : "timers ; means ; EL0 ; system count ; event stream ; Cval ; Exception levels ; core ; register ; controller ; power state ; comparator ; configuration ; instruction ; hypervisor ; decrementing",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "attachmentparentid" : 5275572,
        "parentitem" : "6294c39cb334256d9ea8ae47",
        "concepts" : "timers ; means ; EL0 ; system count ; event stream ; Cval ; Exception levels ; core ; register ; controller ; power state ; comparator ; configuration ; instruction ; hypervisor ; decrementing",
        "documenttype" : "html",
        "isattachment" : "5275572",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318714000,
        "permanentid" : "d1c07585d879d4cb8b3cfe00f03af320c356c48e41d631afad1a88cb2705",
        "syslanguage" : [ "English" ],
        "itemid" : "6294c39db334256d9ea8ae4c",
        "transactionid" : 909545,
        "title" : "The processor timers ",
        "products" : [ "Learn the architecture", "Armv8-A", "Armv9-A", "Armv8-R" ],
        "date" : 1656318714000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "102379:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656318714913447221,
        "sysisattachment" : "5275572",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5275572,
        "size" : 10091,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102379/0100/The-processor-timers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318669926,
        "syssize" : 10091,
        "sysdate" : 1656318714000,
        "haslayout" : "1",
        "topparent" : "5275572",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5275572,
        "content_description" : "This guide introduces the Generic Timer, the timer framework for A-profile PEs.",
        "wordcount" : 414,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318714000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102379/0100/The-processor-timers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102379/0100/The-processor-timers?lang=en",
        "modified" : 1654092189000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318714913447221,
        "uri" : "https://developer.arm.com/documentation/102379/0100/en/The-processor-timers",
        "syscollection" : "default"
      },
      "Title" : "The processor timers",
      "Uri" : "https://developer.arm.com/documentation/102379/0100/en/The-processor-timers",
      "PrintableUri" : "https://developer.arm.com/documentation/102379/0100/en/The-processor-timers",
      "ClickUri" : "https://developer.arm.com/documentation/102379/0100/The-processor-timers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en/The-processor-timers",
      "Excerpt" : "These INTIDs are private to a specific core. ... ENABLE is cleared to 0, which disables the timer. ... Virtual timers, like the EL1 Virtual Timer, CNTV, compare against a virtual count.",
      "FirstSentences" : "The processor timers This table shows the processor timers: Timer name When is the timer present? EL1 physical timer Always EL1 virtual timer Always Non-secure EL2 physical timer Implements EL2 ..."
    } ],
    "totalNumberOfChildResults" : 3,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Learn the architecture - Generic Timer ",
      "document_number" : "102379",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5275572",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "GitQ0KmHNiPCYD1B",
      "urihash" : "GitQ0KmHNiPCYD1B",
      "sysuri" : "https://developer.arm.com/documentation/102379/0100/en/pdf/learn_the_architecture_-_generic_timer_102379_0100_02_en.pdf",
      "keywords" : "d9c6022, Learn the architecture",
      "systransactionid" : 909545,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1565654400000,
      "topparentid" : 5275572,
      "numberofpages" : 28,
      "sysconcepts" : "timers ; incrementing ; registers ; comparators ; GIC ; virtualization ; handler ; event stream ; system count ; arm ; Cval ; cores ; TVAL ; EL3 physical ; third party ; controller",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
      "attachmentparentid" : 5275572,
      "parentitem" : "6294c39cb334256d9ea8ae47",
      "concepts" : "timers ; incrementing ; registers ; comparators ; GIC ; virtualization ; handler ; event stream ; system count ; arm ; Cval ; cores ; TVAL ; EL3 physical ; third party ; controller",
      "documenttype" : "pdf",
      "isattachment" : "5275572",
      "sysindexeddate" : 1656318715000,
      "permanentid" : "9a338b87d6a4bafdd654c4ace1a31fa8138343862199baefb69c90dfc9c7",
      "syslanguage" : [ "English" ],
      "itemid" : "6294c39db334256d9ea8ae53",
      "transactionid" : 909545,
      "title" : "Learn the architecture - Generic Timer ",
      "subject" : "This guide introduces the Generic Timer, the timer framework for A-profile PEs.",
      "date" : 1656318715000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102379:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656318715803499006,
      "sysisattachment" : "5275572",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5275572,
      "size" : 361045,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6294c39db334256d9ea8ae53",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318671277,
      "syssubject" : "This guide introduces the Generic Timer, the timer framework for A-profile PEs.",
      "syssize" : 361045,
      "sysdate" : 1656318715000,
      "topparent" : "5275572",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 5275572,
      "content_description" : "This guide introduces the Generic Timer, the timer framework for A-profile PEs.",
      "wordcount" : 1008,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318715000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6294c39db334256d9ea8ae53",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318715803499006,
      "uri" : "https://developer.arm.com/documentation/102379/0100/en/pdf/learn_the_architecture_-_generic_timer_102379_0100_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - Generic Timer",
    "Uri" : "https://developer.arm.com/documentation/102379/0100/en/pdf/learn_the_architecture_-_generic_timer_102379_0100_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102379/0100/en/pdf/learn_the_architecture_-_generic_timer_102379_0100_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6294c39db334256d9ea8ae53",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102379/0100/en/pdf/learn_the_architecture_-_generic_timer_102379_0100_02_en.pdf",
    "Excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
    "FirstSentences" : "Learn the architecture - Generic Timer Version 1.0 Non-Conﬁdential Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102379_0100_02_en Learn the architecture - Generic ..."
  }, {
    "title" : "Advanced SVE features for optimization",
    "uri" : "https://developer.arm.com/documentation/102699/0100/en/Advanced-SVE-features-for-optimization",
    "printableUri" : "https://developer.arm.com/documentation/102699/0100/en/Advanced-SVE-features-for-optimization",
    "clickUri" : "https://developer.arm.com/documentation/102699/0100/Advanced-SVE-features-for-optimization?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en/Advanced-SVE-features-for-optimization",
    "excerpt" : "Advanced SVE features for optimization The defining feature of SVE is a vector register file which has ... SVE is designed so that the size of the vector register does not need to be known at ...",
    "firstSentences" : "Advanced SVE features for optimization The defining feature of SVE is a vector register file which has a variable vector width. SVE is designed so that the size of the vector register does not ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2385,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SVE Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/102699/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102699/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en",
      "excerpt" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available ... Applications of SVE include machine learning (ML), high performance computing (HPC), ...",
      "firstSentences" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available from Armv8.2-A. SVE is designed to improve integer and floating-point performance of Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SVE Optimization Guide ",
        "document_number" : "102699",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4794875",
        "sysurihash" : "0eGULq0G1MCc6CIO",
        "urihash" : "0eGULq0G1MCc6CIO",
        "sysuri" : "https://developer.arm.com/documentation/102699/0100/en",
        "systransactionid" : 909533,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634169660000,
        "topparentid" : 4794875,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634219306000,
        "sysconcepts" : "SVE ; SVE2 ; instruction set ; assembly code ; ISA ; architecture ; Library writers ; writing Arm ; numerical routine ; bound software ; data analysis ; machine learning ; phase of the technology ; distinction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "SVE ; SVE2 ; instruction set ; assembly code ; ISA ; architecture ; Library writers ; writing Arm ; numerical routine ; bound software ; data analysis ; machine learning ; phase of the technology ; distinction",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656318240000,
        "permanentid" : "0a3783a380ba1d8e95941ef30f9a44a09c089bf36a1224f502ca23560fb7",
        "syslanguage" : [ "English" ],
        "itemid" : "6168352aac265639eac59077",
        "transactionid" : 909533,
        "title" : "SVE Optimization Guide ",
        "products" : [ "SVE", "Armv9-A", "Learn the architecture" ],
        "date" : 1656318240000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102699:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656318240183270610,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1931,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318235277,
        "syssize" : 1931,
        "sysdate" : 1656318240000,
        "haslayout" : "1",
        "topparent" : "4794875",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4794875,
        "content_description" : "This guide shows you how to use SVE in your C and C++ code, and how to perform some basic optimizations.",
        "wordcount" : 166,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102699/0100/?lang=en",
        "modified" : 1654532256000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318240183270610,
        "uri" : "https://developer.arm.com/documentation/102699/0100/en",
        "syscollection" : "default"
      },
      "Title" : "SVE Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/102699/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102699/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en",
      "Excerpt" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available ... Applications of SVE include machine learning (ML), high performance computing (HPC), ...",
      "FirstSentences" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available from Armv8.2-A. SVE is designed to improve integer and floating-point performance of Arm ..."
    },
    "childResults" : [ {
      "title" : "Conclusion",
      "uri" : "https://developer.arm.com/documentation/102699/0100/en/Conclusion",
      "printableUri" : "https://developer.arm.com/documentation/102699/0100/en/Conclusion",
      "clickUri" : "https://developer.arm.com/documentation/102699/0100/Conclusion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en/Conclusion",
      "excerpt" : "Conclusion To test optimized performance, we ran the code on an SVE enabled machine and measured ... The results were as follows: Method Speed improvement Notes C, no vectorization base ...",
      "firstSentences" : "Conclusion To test optimized performance, we ran the code on an SVE enabled machine and measured execution time using the Linux perf tool. The results were as follows: Method Speed improvement ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SVE Optimization Guide",
        "uri" : "https://developer.arm.com/documentation/102699/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102699/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en",
        "excerpt" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available ... Applications of SVE include machine learning (ML), high performance computing (HPC), ...",
        "firstSentences" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available from Armv8.2-A. SVE is designed to improve integer and floating-point performance of Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SVE Optimization Guide ",
          "document_number" : "102699",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4794875",
          "sysurihash" : "0eGULq0G1MCc6CIO",
          "urihash" : "0eGULq0G1MCc6CIO",
          "sysuri" : "https://developer.arm.com/documentation/102699/0100/en",
          "systransactionid" : 909533,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634169660000,
          "topparentid" : 4794875,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634219306000,
          "sysconcepts" : "SVE ; SVE2 ; instruction set ; assembly code ; ISA ; architecture ; Library writers ; writing Arm ; numerical routine ; bound software ; data analysis ; machine learning ; phase of the technology ; distinction",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "SVE ; SVE2 ; instruction set ; assembly code ; ISA ; architecture ; Library writers ; writing Arm ; numerical routine ; bound software ; data analysis ; machine learning ; phase of the technology ; distinction",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656318240000,
          "permanentid" : "0a3783a380ba1d8e95941ef30f9a44a09c089bf36a1224f502ca23560fb7",
          "syslanguage" : [ "English" ],
          "itemid" : "6168352aac265639eac59077",
          "transactionid" : 909533,
          "title" : "SVE Optimization Guide ",
          "products" : [ "SVE", "Armv9-A", "Learn the architecture" ],
          "date" : 1656318240000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102699:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656318240183270610,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1931,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656318235277,
          "syssize" : 1931,
          "sysdate" : 1656318240000,
          "haslayout" : "1",
          "topparent" : "4794875",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4794875,
          "content_description" : "This guide shows you how to use SVE in your C and C++ code, and how to perform some basic optimizations.",
          "wordcount" : 166,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656318240000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102699/0100/?lang=en",
          "modified" : 1654532256000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656318240183270610,
          "uri" : "https://developer.arm.com/documentation/102699/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SVE Optimization Guide",
        "Uri" : "https://developer.arm.com/documentation/102699/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102699/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en",
        "Excerpt" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available ... Applications of SVE include machine learning (ML), high performance computing (HPC), ...",
        "FirstSentences" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available from Armv8.2-A. SVE is designed to improve integer and floating-point performance of Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conclusion ",
        "document_number" : "102699",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4794875",
        "sysurihash" : "w0evbzxJgovm5Vxl",
        "urihash" : "w0evbzxJgovm5Vxl",
        "sysuri" : "https://developer.arm.com/documentation/102699/0100/en/Conclusion",
        "systransactionid" : 909533,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1634169660000,
        "topparentid" : 4794875,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634219306000,
        "sysconcepts" : "SVE ; assembly offers ; speed improvement ; perf tool ; measured execution ; enabled machine ; scope",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4794875,
        "parentitem" : "6168352aac265639eac59077",
        "concepts" : "SVE ; assembly offers ; speed improvement ; perf tool ; measured execution ; enabled machine ; scope",
        "documenttype" : "html",
        "isattachment" : "4794875",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656318240000,
        "permanentid" : "c80f0165b985e972642e3f9cf15c6e7ee9b51c3535b6ea87bfad1ef3d407",
        "syslanguage" : [ "English" ],
        "itemid" : "6168352bac265639eac5907e",
        "transactionid" : 909533,
        "title" : "Conclusion ",
        "products" : [ "SVE", "Armv9-A", "Learn the architecture" ],
        "date" : 1656318240000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102699:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656318240405397989,
        "sysisattachment" : "4794875",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4794875,
        "size" : 593,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102699/0100/Conclusion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318235277,
        "syssize" : 593,
        "sysdate" : 1656318240000,
        "haslayout" : "1",
        "topparent" : "4794875",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4794875,
        "content_description" : "This guide shows you how to use SVE in your C and C++ code, and how to perform some basic optimizations.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102699/0100/Conclusion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102699/0100/Conclusion?lang=en",
        "modified" : 1654532256000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318240405397989,
        "uri" : "https://developer.arm.com/documentation/102699/0100/en/Conclusion",
        "syscollection" : "default"
      },
      "Title" : "Conclusion",
      "Uri" : "https://developer.arm.com/documentation/102699/0100/en/Conclusion",
      "PrintableUri" : "https://developer.arm.com/documentation/102699/0100/en/Conclusion",
      "ClickUri" : "https://developer.arm.com/documentation/102699/0100/Conclusion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en/Conclusion",
      "Excerpt" : "Conclusion To test optimized performance, we ran the code on an SVE enabled machine and measured ... The results were as follows: Method Speed improvement Notes C, no vectorization base ...",
      "FirstSentences" : "Conclusion To test optimized performance, we ran the code on an SVE enabled machine and measured execution time using the Linux perf tool. The results were as follows: Method Speed improvement ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102699/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102699/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102699/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en/Next-steps",
      "excerpt" : "Next steps As a next step, continue learning about SVE and SVE2 programming with the SVE and SVE2 ... From the fundamentals to more advanced concepts, these guides introduce the SVE and SVE2 ...",
      "firstSentences" : "Next steps As a next step, continue learning about SVE and SVE2 programming with the SVE and SVE2 Programmer's Guide. From the fundamentals to more advanced concepts, these guides introduce the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SVE Optimization Guide",
        "uri" : "https://developer.arm.com/documentation/102699/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102699/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en",
        "excerpt" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available ... Applications of SVE include machine learning (ML), high performance computing (HPC), ...",
        "firstSentences" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available from Armv8.2-A. SVE is designed to improve integer and floating-point performance of Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SVE Optimization Guide ",
          "document_number" : "102699",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4794875",
          "sysurihash" : "0eGULq0G1MCc6CIO",
          "urihash" : "0eGULq0G1MCc6CIO",
          "sysuri" : "https://developer.arm.com/documentation/102699/0100/en",
          "systransactionid" : 909533,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634169660000,
          "topparentid" : 4794875,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634219306000,
          "sysconcepts" : "SVE ; SVE2 ; instruction set ; assembly code ; ISA ; architecture ; Library writers ; writing Arm ; numerical routine ; bound software ; data analysis ; machine learning ; phase of the technology ; distinction",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "SVE ; SVE2 ; instruction set ; assembly code ; ISA ; architecture ; Library writers ; writing Arm ; numerical routine ; bound software ; data analysis ; machine learning ; phase of the technology ; distinction",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656318240000,
          "permanentid" : "0a3783a380ba1d8e95941ef30f9a44a09c089bf36a1224f502ca23560fb7",
          "syslanguage" : [ "English" ],
          "itemid" : "6168352aac265639eac59077",
          "transactionid" : 909533,
          "title" : "SVE Optimization Guide ",
          "products" : [ "SVE", "Armv9-A", "Learn the architecture" ],
          "date" : 1656318240000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102699:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656318240183270610,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1931,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656318235277,
          "syssize" : 1931,
          "sysdate" : 1656318240000,
          "haslayout" : "1",
          "topparent" : "4794875",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4794875,
          "content_description" : "This guide shows you how to use SVE in your C and C++ code, and how to perform some basic optimizations.",
          "wordcount" : 166,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656318240000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102699/0100/?lang=en",
          "modified" : 1654532256000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656318240183270610,
          "uri" : "https://developer.arm.com/documentation/102699/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SVE Optimization Guide",
        "Uri" : "https://developer.arm.com/documentation/102699/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102699/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en",
        "Excerpt" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available ... Applications of SVE include machine learning (ML), high performance computing (HPC), ...",
        "FirstSentences" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available from Armv8.2-A. SVE is designed to improve integer and floating-point performance of Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102699",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4794875",
        "sysurihash" : "NtLZfYeXhggjphFB",
        "urihash" : "NtLZfYeXhggjphFB",
        "sysuri" : "https://developer.arm.com/documentation/102699/0100/en/Next-steps",
        "systransactionid" : 909533,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634169660000,
        "topparentid" : 4794875,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634219306000,
        "sysconcepts" : "SVE2 ; SVE ; guides ; Arm Armv8 ; advanced concepts ; architecture ; fundamentals",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4794875,
        "parentitem" : "6168352aac265639eac59077",
        "concepts" : "SVE2 ; SVE ; guides ; Arm Armv8 ; advanced concepts ; architecture ; fundamentals",
        "documenttype" : "html",
        "isattachment" : "4794875",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656318240000,
        "permanentid" : "c51335a9696577fcbff31c209adab7f6fea075ce1eacabe971d6533556a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6168352bac265639eac59081",
        "transactionid" : 909533,
        "title" : "Next steps ",
        "products" : [ "SVE", "Armv9-A", "Learn the architecture" ],
        "date" : 1656318240000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102699:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656318240264718541,
        "sysisattachment" : "4794875",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4794875,
        "size" : 265,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102699/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318235277,
        "syssize" : 265,
        "sysdate" : 1656318240000,
        "haslayout" : "1",
        "topparent" : "4794875",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4794875,
        "content_description" : "This guide shows you how to use SVE in your C and C++ code, and how to perform some basic optimizations.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102699/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102699/0100/Next-steps?lang=en",
        "modified" : 1654532256000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318240264718541,
        "uri" : "https://developer.arm.com/documentation/102699/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102699/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102699/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102699/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en/Next-steps",
      "Excerpt" : "Next steps As a next step, continue learning about SVE and SVE2 programming with the SVE and SVE2 ... From the fundamentals to more advanced concepts, these guides introduce the SVE and SVE2 ...",
      "FirstSentences" : "Next steps As a next step, continue learning about SVE and SVE2 programming with the SVE and SVE2 Programmer's Guide. From the fundamentals to more advanced concepts, these guides introduce the ..."
    }, {
      "title" : "SVE Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/102699/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102699/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en",
      "excerpt" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available ... Applications of SVE include machine learning (ML), high performance computing (HPC), ...",
      "firstSentences" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available from Armv8.2-A. SVE is designed to improve integer and floating-point performance of Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SVE Optimization Guide ",
        "document_number" : "102699",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4794875",
        "sysurihash" : "0eGULq0G1MCc6CIO",
        "urihash" : "0eGULq0G1MCc6CIO",
        "sysuri" : "https://developer.arm.com/documentation/102699/0100/en",
        "systransactionid" : 909533,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634169660000,
        "topparentid" : 4794875,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634219306000,
        "sysconcepts" : "SVE ; SVE2 ; instruction set ; assembly code ; ISA ; architecture ; Library writers ; writing Arm ; numerical routine ; bound software ; data analysis ; machine learning ; phase of the technology ; distinction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "SVE ; SVE2 ; instruction set ; assembly code ; ISA ; architecture ; Library writers ; writing Arm ; numerical routine ; bound software ; data analysis ; machine learning ; phase of the technology ; distinction",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656318240000,
        "permanentid" : "0a3783a380ba1d8e95941ef30f9a44a09c089bf36a1224f502ca23560fb7",
        "syslanguage" : [ "English" ],
        "itemid" : "6168352aac265639eac59077",
        "transactionid" : 909533,
        "title" : "SVE Optimization Guide ",
        "products" : [ "SVE", "Armv9-A", "Learn the architecture" ],
        "date" : 1656318240000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102699:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656318240183270610,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1931,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318235277,
        "syssize" : 1931,
        "sysdate" : 1656318240000,
        "haslayout" : "1",
        "topparent" : "4794875",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4794875,
        "content_description" : "This guide shows you how to use SVE in your C and C++ code, and how to perform some basic optimizations.",
        "wordcount" : 166,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102699/0100/?lang=en",
        "modified" : 1654532256000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318240183270610,
        "uri" : "https://developer.arm.com/documentation/102699/0100/en",
        "syscollection" : "default"
      },
      "Title" : "SVE Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/102699/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102699/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102699/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en",
      "Excerpt" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available ... Applications of SVE include machine learning (ML), high performance computing (HPC), ...",
      "FirstSentences" : "Overview The Scalable Vector Extension (SVE) is an extension of the Armv8-A Architecture, available from Armv8.2-A. SVE is designed to improve integer and floating-point performance of Arm ..."
    } ],
    "totalNumberOfChildResults" : 11,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Advanced SVE features for optimization ",
      "document_number" : "102699",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4794875",
      "sysurihash" : "hLaMm58tFYGAMjMB",
      "urihash" : "hLaMm58tFYGAMjMB",
      "sysuri" : "https://developer.arm.com/documentation/102699/0100/en/Advanced-SVE-features-for-optimization",
      "systransactionid" : 909533,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1634169660000,
      "topparentid" : 4794875,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634219306000,
      "sysconcepts" : "SVE ; predication ; Arm Performance Libraries ; functionality ; features ; instruction set ; compiler ; assembly offers ; means of controlling ; auto-vectorization",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4794875,
      "parentitem" : "6168352aac265639eac59077",
      "concepts" : "SVE ; predication ; Arm Performance Libraries ; functionality ; features ; instruction set ; compiler ; assembly offers ; means of controlling ; auto-vectorization",
      "documenttype" : "html",
      "isattachment" : "4794875",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1656318240000,
      "permanentid" : "6f897bf66b7ea220f32949fbb719859b3024f28c712ecb69e7c954928163",
      "syslanguage" : [ "English" ],
      "itemid" : "6168352bac265639eac59079",
      "transactionid" : 909533,
      "title" : "Advanced SVE features for optimization ",
      "products" : [ "SVE", "Armv9-A", "Learn the architecture" ],
      "date" : 1656318240000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "102699:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656318240425077278,
      "sysisattachment" : "4794875",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4794875,
      "size" : 1531,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102699/0100/Advanced-SVE-features-for-optimization?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318235277,
      "syssize" : 1531,
      "sysdate" : 1656318240000,
      "haslayout" : "1",
      "topparent" : "4794875",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4794875,
      "content_description" : "This guide shows you how to use SVE in your C and C++ code, and how to perform some basic optimizations.",
      "wordcount" : 135,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318240000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102699/0100/Advanced-SVE-features-for-optimization?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102699/0100/Advanced-SVE-features-for-optimization?lang=en",
      "modified" : 1654532256000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318240425077278,
      "uri" : "https://developer.arm.com/documentation/102699/0100/en/Advanced-SVE-features-for-optimization",
      "syscollection" : "default"
    },
    "Title" : "Advanced SVE features for optimization",
    "Uri" : "https://developer.arm.com/documentation/102699/0100/en/Advanced-SVE-features-for-optimization",
    "PrintableUri" : "https://developer.arm.com/documentation/102699/0100/en/Advanced-SVE-features-for-optimization",
    "ClickUri" : "https://developer.arm.com/documentation/102699/0100/Advanced-SVE-features-for-optimization?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102699/0100/en/Advanced-SVE-features-for-optimization",
    "Excerpt" : "Advanced SVE features for optimization The defining feature of SVE is a vector register file which has ... SVE is designed so that the size of the vector register does not need to be known at ...",
    "FirstSentences" : "Advanced SVE features for optimization The defining feature of SVE is a vector register file which has a variable vector width. SVE is designed so that the size of the vector register does not ..."
  }, {
    "title" : "Arm Cortex-X1C Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "firstSentences" : "Arm® Cortex®-X1C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101968_0002_04_en Arm® Cortex®-X1C Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2385,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1C Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "M1f4Ydk8KosWgSNu",
        "urihash" : "M1f4Ydk8KosWgSNu",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317543000,
        "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5283e60c5c768e2de9",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317543000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317543319660332,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4796,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 4796,
        "sysdate" : 1656317543000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317543000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317543319660332,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Use of R15 by Instruction",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "firstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the value used by the load or store using R15 as a base register is the Program Counter (PC) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Use of R15 by Instruction ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "Ik7xxMzjKcgP9dsT",
        "urihash" : "Ik7xxMzjKcgP9dsT",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "use of R15 ; instructions ; store ; load ; Writeback ; X1C core ; word alignment ; usual offset ; Program Counter",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "use of R15 ; instructions ; store ; load ; Writeback ; X1C core ; word alignment ; usual offset ; Program Counter",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "f133f91e8ff5a9edaf6dd96c7da38fa1392e19a31457e2391617f91446c1",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fd6",
        "transactionid" : 909525,
        "title" : "Use of R15 by Instruction ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317545000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545074517644,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 611,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 611,
        "sysdate" : 1656317545000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545074517644,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
        "syscollection" : "default"
      },
      "Title" : "Use of R15 by Instruction",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "Excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "FirstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the value used by the load or store using R15 as a base register is the Program Counter (PC) ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "caAZuyApAIEEDKIa",
        "urihash" : "caAZuyApAIEEDKIa",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "75dffc470ca09c1dfe627c227d1dd604fe7ddb50ff556d354e9bfc5e7f31",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fda",
        "transactionid" : 909525,
        "title" : "Revisions ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317545000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545038937465,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 160,
        "sysdate" : 1656317545000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Revisions?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545038937465,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C"
    }, {
      "title" : "Load/Store accesses crossing page boundaries",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for ... Crossing a page boundary with different memory types or shareability attributes The Arm ...",
      "firstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Load/Store accesses crossing page boundaries ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "IW9jpxLSzYfKP1nW",
        "urihash" : "IW9jpxLSzYfKP1nW",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "memory types ; boundaries ; accesses ; loads ; stores ; Manual Armv8 ; X1C core ; shareability ; alignment fault",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "memory types ; boundaries ; accesses ; loads ; stores ; Manual Armv8 ; X1C core ; shareability ; alignment fault",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "3e4ad9c1ce3a8206a521f4df628f7612d1f040a34f77cb4d1335138dba85",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fd7",
        "transactionid" : 909525,
        "title" : "Load/Store accesses crossing page boundaries ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545000796466,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 1525,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 1525,
        "sysdate" : 1656317544000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545000796466,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
        "syscollection" : "default"
      },
      "Title" : "Load/Store accesses crossing page boundaries",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "Excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for ... Crossing a page boundary with different memory types or shareability attributes The Arm ...",
      "FirstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ..."
    } ],
    "totalNumberOfChildResults" : 379,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
      "document_number" : "101968",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4839682",
      "sysauthor" : "ARM",
      "sysurihash" : "y2jOH7DLEoJPwq0M",
      "urihash" : "y2jOH7DLEoJPwq0M",
      "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1, Cortex-X1C",
      "systransactionid" : 909525,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4839682,
      "numberofpages" : 704,
      "sysconcepts" : "registers ; instructions ; EL1 ; configuration notes ; interfaces ; functional groups ; arm ; X1C cores ; reset ; Exception level ; cores ; Reference Manual Armv8 ; translations ; trace unit ; ID ; EL2",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
      "attachmentparentid" : 4839682,
      "parentitem" : "6193dd5283e60c5c768e2de9",
      "concepts" : "registers ; instructions ; EL1 ; configuration notes ; interfaces ; functional groups ; arm ; X1C cores ; reset ; Exception level ; cores ; Reference Manual Armv8 ; translations ; trace unit ; ID ; EL2",
      "documenttype" : "pdf",
      "isattachment" : "4839682",
      "sysindexeddate" : 1656317547000,
      "permanentid" : "4410f0409efbc466f0643242f4c5515c7ec98115d4809e279897d04fc680",
      "syslanguage" : [ "English" ],
      "itemid" : "6193dd5883e60c5c768e3021",
      "transactionid" : 909525,
      "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1656317546000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101968:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656317546643220433,
      "sysisattachment" : "4839682",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4839682,
      "size" : 2848275,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656317536230,
      "syssubject" : "This Technical Reference Manual is for the Cortex®-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2848275,
      "sysdate" : 1656317546000,
      "topparent" : "4839682",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4839682,
      "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5476,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656317547000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656317546643220433,
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "Excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "FirstSentences" : "Arm® Cortex®-X1C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101968_0002_04_en Arm® Cortex®-X1C Core Technical ..."
  }, {
    "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "firstSentences" : "Arm® Cortex®-X1C Core Cryptographic Extension Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101970_0002_04_en Arm® Cortex®- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2385,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "6hzDðOWSITññBQ3w",
        "urihash" : "6hzDðOWSITññBQ3w",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a8014",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539345084915,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4844,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 4844,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539345084915,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "6hzDðOWSITññBQ3w",
        "urihash" : "6hzDðOWSITññBQ3w",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a8014",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539345084915,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4844,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 4844,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539345084915,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Identifying the Cryptographic instructions implemented",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "firstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101970",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4840184",
          "sysurihash" : "6hzDðOWSITññBQ3w",
          "urihash" : "6hzDðOWSITññBQ3w",
          "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4840184,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637074958000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317539000,
          "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c80ef45f0b1fbf3a8014",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317539000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101970:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317539345084915,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4844,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317519200,
          "syssize" : 4844,
          "sysdate" : 1656317539000,
          "haslayout" : "1",
          "topparent" : "4840184",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4840184,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317539000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101970/0002/?lang=en",
          "modified" : 1637074958000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317539345084915,
          "uri" : "https://developer.arm.com/documentation/101970/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Identifying the Cryptographic instructions implemented ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "1l4MAokYiOUqGvKJ",
        "urihash" : "1l4MAokYiOUqGvKJ",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "Cryptographic instructions ; implemented Software ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4840184,
        "parentitem" : "6193c80ef45f0b1fbf3a8014",
        "concepts" : "Cryptographic instructions ; implemented Software ; registers",
        "documenttype" : "html",
        "isattachment" : "4840184",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "416959e4045eb64863ebefcbe66f959d3b23f8ab3d9f82dd5f0f815b2d7c",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a801d",
        "transactionid" : 909525,
        "title" : "Identifying the Cryptographic instructions implemented ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539300048609,
        "sysisattachment" : "4840184",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4840184,
        "size" : 335,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 335,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539300048609,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "syscollection" : "default"
      },
      "Title" : "Identifying the Cryptographic instructions implemented",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "Excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "FirstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary Cortex-X1C",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2385,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101970",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4840184",
          "sysurihash" : "6hzDðOWSITññBQ3w",
          "urihash" : "6hzDðOWSITññBQ3w",
          "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4840184,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637074958000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317539000,
          "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c80ef45f0b1fbf3a8014",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317539000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101970:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317539345084915,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4844,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317519200,
          "syssize" : 4844,
          "sysdate" : 1656317539000,
          "haslayout" : "1",
          "topparent" : "4840184",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4840184,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317539000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101970/0002/?lang=en",
          "modified" : 1637074958000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317539345084915,
          "uri" : "https://developer.arm.com/documentation/101970/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "gQlTwKMZAZscnNKl",
        "urihash" : "gQlTwKMZAZscnNKl",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4840184,
        "parentitem" : "6193c80ef45f0b1fbf3a8014",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4840184",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "3eb2f35489a2e4de5f5874ed851164c729b64a5f8f6bde08acb17bf6fce0",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a801f",
        "transactionid" : 909525,
        "title" : "Register summary ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539263368760,
        "sysisattachment" : "4840184",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4840184,
        "size" : 577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 577,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/Register-descriptions/Register-summary?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539263368760,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary Cortex-X1C",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101970",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4840184",
      "sysauthor" : "ARM",
      "sysurihash" : "SWFzfpNUi36cR7Se",
      "urihash" : "SWFzfpNUi36cR7Se",
      "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1, Cortex-X1C",
      "systransactionid" : 909525,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4840184,
      "numberofpages" : 21,
      "sysconcepts" : "Cryptographic Extension ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; monospace ; provisions ; Adobe Acrobat ; active-LOW ; functionality ; conflicting ; acceptance ; applications ; implementations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
      "attachmentparentid" : 4840184,
      "parentitem" : "6193c80ef45f0b1fbf3a8014",
      "concepts" : "Cryptographic Extension ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; monospace ; provisions ; Adobe Acrobat ; active-LOW ; functionality ; conflicting ; acceptance ; applications ; implementations",
      "documenttype" : "pdf",
      "isattachment" : "4840184",
      "sysindexeddate" : 1656317539000,
      "permanentid" : "bc002ccc1d7e7b14b6c85df13c05e0d65b0bd773e48920e6dcb57d8170dd",
      "syslanguage" : [ "English" ],
      "itemid" : "6193c80ef45f0b1fbf3a8025",
      "transactionid" : 909525,
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1656317539000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101970:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656317539584297524,
      "sysisattachment" : "4840184",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4840184,
      "size" : 384731,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656317521743,
      "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 384731,
      "sysdate" : 1656317539000,
      "topparent" : "4840184",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4840184,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 728,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656317539000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656317539584297524,
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "FirstSentences" : "Arm® Cortex®-X1C Core Cryptographic Extension Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101970_0002_04_en Arm® Cortex®- ..."
  }, {
    "title" : "AXI to AXI Asynchronous Bridge User Guide",
    "uri" : "https://developer.arm.com/documentation/dui1058/a/en/pdf/cycle_models_AMBA_AXI_AXI_ASync_Bridge_User_DUI1058A_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui1058/a/en/pdf/cycle_models_AMBA_AXI_AXI_ASync_Bridge_User_DUI1058A_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed10505ca06a95ce53f8897",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1058/a/en/pdf/cycle_models_AMBA_AXI_AXI_ASync_Bridge_User_DUI1058A_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "firstSentences" : "AXI to AXI Asynchronous Bridge Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1058A (ID110916) Version 9.0.0 User Guide Non-Confidential ARM DUI 1058A ID110916 AXI to AXI ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AXI to AXI Asynchronous Bridge User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1058/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1058/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1058/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1058/a/en",
      "excerpt" : "AXI to AXI Asynchronous Bridge User Guide This document is only available in a PDF version. Click Download to view. AXI to AXI Asynchronous Bridge User Guide SoC DesignerAXI",
      "firstSentences" : "AXI to AXI Asynchronous Bridge User Guide This document is only available in a PDF version. Click Download to view. AXI to AXI Asynchronous Bridge User Guide SoC DesignerAXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI to AXI Asynchronous Bridge User Guide ",
        "document_number" : "dui1058",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4947966",
        "sysurihash" : "CguNFX0ScjCJvwxy",
        "urihash" : "CguNFX0ScjCJvwxy",
        "sysuri" : "https://developer.arm.com/documentation/dui1058/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479430861000,
        "topparentid" : 4947966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590756613000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129422000,
        "permanentid" : "a6b6c9842f15cffec9f135b9d067cb1183ea158d5afa301c7dc25193a674",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10505ca06a95ce53f8893",
        "transactionid" : 902554,
        "title" : "AXI to AXI Asynchronous Bridge User Guide ",
        "products" : [ "SoC Designer", "AXI" ],
        "date" : 1655129422000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1058:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129422566742606,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1058/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129296567,
        "syssize" : 173,
        "sysdate" : 1655129422000,
        "haslayout" : "1",
        "topparent" : "4947966",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947966,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer", "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129422000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1058/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1058/a/?lang=en",
        "modified" : 1642416712000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129422566742606,
        "uri" : "https://developer.arm.com/documentation/dui1058/a/en",
        "syscollection" : "default"
      },
      "Title" : "AXI to AXI Asynchronous Bridge User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1058/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1058/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1058/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1058/a/en",
      "Excerpt" : "AXI to AXI Asynchronous Bridge User Guide This document is only available in a PDF version. Click Download to view. AXI to AXI Asynchronous Bridge User Guide SoC DesignerAXI",
      "FirstSentences" : "AXI to AXI Asynchronous Bridge User Guide This document is only available in a PDF version. Click Download to view. AXI to AXI Asynchronous Bridge User Guide SoC DesignerAXI"
    },
    "childResults" : [ {
      "title" : "AXI to AXI Asynchronous Bridge User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1058/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1058/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1058/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1058/a/en",
      "excerpt" : "AXI to AXI Asynchronous Bridge User Guide This document is only available in a PDF version. Click Download to view. AXI to AXI Asynchronous Bridge User Guide SoC DesignerAXI",
      "firstSentences" : "AXI to AXI Asynchronous Bridge User Guide This document is only available in a PDF version. Click Download to view. AXI to AXI Asynchronous Bridge User Guide SoC DesignerAXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI to AXI Asynchronous Bridge User Guide ",
        "document_number" : "dui1058",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4947966",
        "sysurihash" : "CguNFX0ScjCJvwxy",
        "urihash" : "CguNFX0ScjCJvwxy",
        "sysuri" : "https://developer.arm.com/documentation/dui1058/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479430861000,
        "topparentid" : 4947966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590756613000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129422000,
        "permanentid" : "a6b6c9842f15cffec9f135b9d067cb1183ea158d5afa301c7dc25193a674",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10505ca06a95ce53f8893",
        "transactionid" : 902554,
        "title" : "AXI to AXI Asynchronous Bridge User Guide ",
        "products" : [ "SoC Designer", "AXI" ],
        "date" : 1655129422000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1058:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129422566742606,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1058/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129296567,
        "syssize" : 173,
        "sysdate" : 1655129422000,
        "haslayout" : "1",
        "topparent" : "4947966",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947966,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer", "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129422000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1058/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1058/a/?lang=en",
        "modified" : 1642416712000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129422566742606,
        "uri" : "https://developer.arm.com/documentation/dui1058/a/en",
        "syscollection" : "default"
      },
      "Title" : "AXI to AXI Asynchronous Bridge User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1058/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1058/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1058/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1058/a/en",
      "Excerpt" : "AXI to AXI Asynchronous Bridge User Guide This document is only available in a PDF version. Click Download to view. AXI to AXI Asynchronous Bridge User Guide SoC DesignerAXI",
      "FirstSentences" : "AXI to AXI Asynchronous Bridge User Guide This document is only available in a PDF version. Click Download to view. AXI to AXI Asynchronous Bridge User Guide SoC DesignerAXI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI to AXI Asynchronous Bridge User Guide ",
      "document_number" : "dui1058",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "4947966",
      "sysauthor" : "ARM",
      "sysurihash" : "moqHlhjTWTk4aVcG",
      "urihash" : "moqHlhjTWTk4aVcG",
      "sysuri" : "https://developer.arm.com/documentation/dui1058/a/en/pdf/cycle_models_AMBA_AXI_AXI_ASync_Bridge_User_DUI1058A_en.pdf",
      "keywords" : "AXI to AXI Async Bridge Cycle Model User Guide Asynchronous",
      "systransactionid" : 902554,
      "copyright" : "ARM Limited",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1479430861000,
      "topparentid" : 4947966,
      "numberofpages" : 20,
      "sysconcepts" : "SoC Designer ; cycle accurate ; trademarks of ARM Limited ; AXI Bridge ; data bus ; interface ; clocking ; output window ; reset sequence ; waveforms dumped ; clk-in port ; written agreement ; transactions ; verification ; implementations ; Designer User",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 4947966,
      "parentitem" : "5ed10505ca06a95ce53f8893",
      "concepts" : "SoC Designer ; cycle accurate ; trademarks of ARM Limited ; AXI Bridge ; data bus ; interface ; clocking ; output window ; reset sequence ; waveforms dumped ; clk-in port ; written agreement ; transactions ; verification ; implementations ; Designer User",
      "documenttype" : "pdf",
      "isattachment" : "4947966",
      "sysindexeddate" : 1655129422000,
      "permanentid" : "977b120dcd0be85ec60fe930bfcf84f989367c0620ff761da771a27ceb51",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed10505ca06a95ce53f8897",
      "transactionid" : 902554,
      "title" : "AXI to AXI Asynchronous Bridge User Guide ",
      "subject" : "AXI to AXI Async Bridge Cycle Model User Guide",
      "date" : 1655129422000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui1058:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129422728047582,
      "sysisattachment" : "4947966",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4947966,
      "size" : 73791,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed10505ca06a95ce53f8897",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129353853,
      "syssubject" : "AXI to AXI Async Bridge Cycle Model User Guide",
      "syssize" : 73791,
      "sysdate" : 1655129422000,
      "topparent" : "4947966",
      "author" : "ARM",
      "label_version" : "9.0.0",
      "systopparentid" : 4947966,
      "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
      "wordcount" : 837,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer", "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129422000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed10505ca06a95ce53f8897",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129422728047582,
      "uri" : "https://developer.arm.com/documentation/dui1058/a/en/pdf/cycle_models_AMBA_AXI_AXI_ASync_Bridge_User_DUI1058A_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "AXI to AXI Asynchronous Bridge User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui1058/a/en/pdf/cycle_models_AMBA_AXI_AXI_ASync_Bridge_User_DUI1058A_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui1058/a/en/pdf/cycle_models_AMBA_AXI_AXI_ASync_Bridge_User_DUI1058A_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed10505ca06a95ce53f8897",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1058/a/en/pdf/cycle_models_AMBA_AXI_AXI_ASync_Bridge_User_DUI1058A_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "FirstSentences" : "AXI to AXI Asynchronous Bridge Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1058A (ID110916) Version 9.0.0 User Guide Non-Confidential ARM DUI 1058A ID110916 AXI to AXI ..."
  }, {
    "title" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide",
    "uri" : "https://developer.arm.com/documentation/dui1081/a/en/pdf/cycle_models_ADB400_User_Guide_v9_1_0_DUI1081A_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui1081/a/en/pdf/cycle_models_ADB400_User_Guide_v9_1_0_DUI1081A_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed10729ca06a95ce53f89b2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1081/a/en/pdf/cycle_models_ADB400_User_Guide_v9_1_0_DUI1081A_en.pdf",
    "excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Copyright © 2016 ARM Limited.",
    "firstSentences" : "CoreLink™ ADB-400 AMBA® Domain Bridge Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI1081A (ID121516) Version 9.1.0 User Guide ARM DUI1081A ID121516 CoreLink ADB-400 AMBA ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1081/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1081/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1081/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1081/a/en",
      "excerpt" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide This document is only available in a PDF version. Click Download to view. ADB-400 AMBA Domain Bridge Cycle Model User Guide CoreLink ADB-400 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide ",
        "document_number" : "dui1081",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4947990",
        "sysurihash" : "AsTaKqatEFtez30C",
        "urihash" : "AsTaKqatEFtez30C",
        "sysuri" : "https://developer.arm.com/documentation/dui1081/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488157261000,
        "topparentid" : 4947990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757161000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5fbba0f28e527a03a85ed23d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5fbba0f28e527a03a85ed23d", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129421000,
        "permanentid" : "8d5f19a45df6310b317068769cb33612299590b63868376695c728045e51",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10729ca06a95ce53f89b0",
        "transactionid" : 902554,
        "title" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide ",
        "products" : [ "CoreLink ADB-400 Domain Bridge", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129421000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1081:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129421147305060,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1081/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129299927,
        "syssize" : 246,
        "sysdate" : 1655129421000,
        "haslayout" : "1",
        "topparent" : "4947990",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947990,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|CoreLink ADB-400 Domain Bridge", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1081/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1081/a/?lang=en",
        "modified" : 1642419871000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129421147305060,
        "uri" : "https://developer.arm.com/documentation/dui1081/a/en",
        "syscollection" : "default"
      },
      "Title" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1081/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1081/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1081/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1081/a/en",
      "Excerpt" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide This document is only available in a PDF version. Click Download to view. ADB-400 AMBA Domain Bridge Cycle Model User Guide CoreLink ADB-400 ..."
    },
    "childResults" : [ {
      "title" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1081/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1081/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1081/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1081/a/en",
      "excerpt" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide This document is only available in a PDF version. Click Download to view. ADB-400 AMBA Domain Bridge Cycle Model User Guide CoreLink ADB-400 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide ",
        "document_number" : "dui1081",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4947990",
        "sysurihash" : "AsTaKqatEFtez30C",
        "urihash" : "AsTaKqatEFtez30C",
        "sysuri" : "https://developer.arm.com/documentation/dui1081/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488157261000,
        "topparentid" : 4947990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757161000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5fbba0f28e527a03a85ed23d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5fbba0f28e527a03a85ed23d", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129421000,
        "permanentid" : "8d5f19a45df6310b317068769cb33612299590b63868376695c728045e51",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10729ca06a95ce53f89b0",
        "transactionid" : 902554,
        "title" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide ",
        "products" : [ "CoreLink ADB-400 Domain Bridge", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129421000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1081:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129421147305060,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1081/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129299927,
        "syssize" : 246,
        "sysdate" : 1655129421000,
        "haslayout" : "1",
        "topparent" : "4947990",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947990,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|CoreLink ADB-400 Domain Bridge", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1081/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1081/a/?lang=en",
        "modified" : 1642419871000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129421147305060,
        "uri" : "https://developer.arm.com/documentation/dui1081/a/en",
        "syscollection" : "default"
      },
      "Title" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1081/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1081/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1081/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1081/a/en",
      "Excerpt" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide This document is only available in a PDF version. Click Download to view. ADB-400 AMBA Domain Bridge Cycle Model User Guide CoreLink ADB-400 ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide ",
      "document_number" : "dui1081",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "4947990",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ps1iRKZqX8JskMF7",
      "urihash" : "ps1iRKZqX8JskMF7",
      "sysuri" : "https://developer.arm.com/documentation/dui1081/a/en/pdf/cycle_models_ADB400_User_Guide_v9_1_0_DUI1081A_en.pdf",
      "keywords" : "ADB-400 Model ARM CoreLink ADB-400 Generic Interrupt Controller PL405",
      "systransactionid" : 902554,
      "copyright" : "ARM Limited",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488157261000,
      "topparentid" : 4947990,
      "numberofpages" : 16,
      "sysconcepts" : "simulation ; release ; SoC Designer ; Cycle Model ; trademarks of ARM Limited ; interface ; runtime libraries ; written agreement ; optimizations ; compo-nents ; implementations ; referencing ; communication ; double-click ; Designer User ; output window",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5fbba0f28e527a03a85ed23d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5fbba0f28e527a03a85ed23d", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
      "attachmentparentid" : 4947990,
      "parentitem" : "5ed10729ca06a95ce53f89b0",
      "concepts" : "simulation ; release ; SoC Designer ; Cycle Model ; trademarks of ARM Limited ; interface ; runtime libraries ; written agreement ; optimizations ; compo-nents ; implementations ; referencing ; communication ; double-click ; Designer User ; output window",
      "documenttype" : "pdf",
      "isattachment" : "4947990",
      "sysindexeddate" : 1655129421000,
      "permanentid" : "d16e5dffd14e841baf8fedf49ca3e6f7f5c11c2eb4fd3163fee4bf8b1d7d",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed10729ca06a95ce53f89b2",
      "transactionid" : 902554,
      "title" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide ",
      "subject" : "ADB-400 Cycle Model User Guide",
      "date" : 1655129421000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui1081:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129421458692083,
      "sysisattachment" : "4947990",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4947990,
      "size" : 246897,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed10729ca06a95ce53f89b2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129356600,
      "syssubject" : "ADB-400 Cycle Model User Guide",
      "syssize" : 246897,
      "sysdate" : 1655129421000,
      "topparent" : "4947990",
      "author" : "ARM Limited",
      "label_version" : "9.1.0",
      "systopparentid" : 4947990,
      "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
      "wordcount" : 796,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|AMBA|CoreLink ADB-400 Domain Bridge", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129421000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed10729ca06a95ce53f89b2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129421458692083,
      "uri" : "https://developer.arm.com/documentation/dui1081/a/en/pdf/cycle_models_ADB400_User_Guide_v9_1_0_DUI1081A_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ADB-400 AMBA Domain Bridge Cycle Model User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui1081/a/en/pdf/cycle_models_ADB400_User_Guide_v9_1_0_DUI1081A_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui1081/a/en/pdf/cycle_models_ADB400_User_Guide_v9_1_0_DUI1081A_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed10729ca06a95ce53f89b2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1081/a/en/pdf/cycle_models_ADB400_User_Guide_v9_1_0_DUI1081A_en.pdf",
    "Excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Copyright © 2016 ARM Limited.",
    "FirstSentences" : "CoreLink™ ADB-400 AMBA® Domain Bridge Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI1081A (ID121516) Version 9.1.0 User Guide ARM DUI1081A ID121516 CoreLink ADB-400 AMBA ..."
  }, {
    "title" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide",
    "uri" : "https://developer.arm.com/documentation/dui1083/a/en/pdf/cycle_models_BP141_TZMA_User_Guide_v9_1_0_DUI1083A_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui1083/a/en/pdf/cycle_models_BP141_TZMA_User_Guide_v9_1_0_DUI1083A_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed109f1ca06a95ce53f8b10",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1083/a/en/pdf/cycle_models_BP141_TZMA_User_Guide_v9_1_0_DUI1083A_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "firstSentences" : "PrimeCell® AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model Copyright © 2017 ARM Limited. All rights reserved. ARM DUI1083A (ID121516) Version 9.1.0 User Guide ARM DUI1083A ID121516",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1083/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1083/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1083/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1083/a/en",
      "excerpt" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell AMBA 3 AXI TrustZone Memory Adapter ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide ",
        "document_number" : "dui1083",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3686152",
        "sysurihash" : "Acrð0xPMAbQd0ðZH",
        "urihash" : "Acrð0xPMAbQd0ðZH",
        "sysuri" : "https://developer.arm.com/documentation/dui1083/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1488157261000,
        "topparentid" : 3686152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757873000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129420000,
        "permanentid" : "4cb6bd0129dee9aadae85f360008472f9258c47842f2fa5554b33c08c1a5",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed109f1ca06a95ce53f8b0e",
        "transactionid" : 902554,
        "title" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide ",
        "products" : [ "AXI", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129420000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1083:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129420392505534,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1083/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129306672,
        "syssize" : 273,
        "sysdate" : 1655129420000,
        "haslayout" : "1",
        "topparent" : "3686152",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686152,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129420000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1083/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1083/a/?lang=en",
        "modified" : 1642419975000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129420392505534,
        "uri" : "https://developer.arm.com/documentation/dui1083/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1083/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1083/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1083/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1083/a/en",
      "Excerpt" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell AMBA 3 AXI TrustZone Memory Adapter ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1083/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1083/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1083/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1083/a/en",
      "excerpt" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell AMBA 3 AXI TrustZone Memory Adapter ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide ",
        "document_number" : "dui1083",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "3686152",
        "sysurihash" : "Acrð0xPMAbQd0ðZH",
        "urihash" : "Acrð0xPMAbQd0ðZH",
        "sysuri" : "https://developer.arm.com/documentation/dui1083/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1488157261000,
        "topparentid" : 3686152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757873000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129420000,
        "permanentid" : "4cb6bd0129dee9aadae85f360008472f9258c47842f2fa5554b33c08c1a5",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed109f1ca06a95ce53f8b0e",
        "transactionid" : 902554,
        "title" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide ",
        "products" : [ "AXI", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129420000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1083:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129420392505534,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1083/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129306672,
        "syssize" : 273,
        "sysdate" : 1655129420000,
        "haslayout" : "1",
        "topparent" : "3686152",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686152,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129420000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1083/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1083/a/?lang=en",
        "modified" : 1642419975000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129420392505534,
        "uri" : "https://developer.arm.com/documentation/dui1083/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1083/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1083/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1083/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1083/a/en",
      "Excerpt" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell AMBA 3 AXI TrustZone Memory Adapter ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide ",
      "document_number" : "dui1083",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "3686152",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "TBTVwWmtl6XlDðyA",
      "urihash" : "TBTVwWmtl6XlDðyA",
      "sysuri" : "https://developer.arm.com/documentation/dui1083/a/en/pdf/cycle_models_BP141_TZMA_User_Guide_v9_1_0_DUI1083A_en.pdf",
      "keywords" : "TZPC BP147 Cycle Model ARM PrimeCell TrustZone Protection Controller (BP147)",
      "systransactionid" : 902554,
      "copyright" : "ARM Limited",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488157261000,
      "topparentid" : 3686152,
      "numberofpages" : 18,
      "sysconcepts" : "SoC Designer ; release ; Cycle Model ; ARM Limited ; interface ; BP141 ; hardware ; memory ; runtime libraries ; bus protocol ; written agreement ; transactions ; functionality ; implementations ; optimizations ; referencing",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d" ],
      "attachmentparentid" : 3686152,
      "parentitem" : "5ed109f1ca06a95ce53f8b0e",
      "concepts" : "SoC Designer ; release ; Cycle Model ; ARM Limited ; interface ; BP141 ; hardware ; memory ; runtime libraries ; bus protocol ; written agreement ; transactions ; functionality ; implementations ; optimizations ; referencing",
      "documenttype" : "pdf",
      "isattachment" : "3686152",
      "sysindexeddate" : 1655129420000,
      "permanentid" : "6359837b92186ac13b3c9abbcaac2620fe27bd9a1470d7b91c3ca943ad64",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed109f1ca06a95ce53f8b10",
      "transactionid" : 902554,
      "title" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide ",
      "subject" : "TZPC BP147 Cycle Model User Guide",
      "date" : 1655129420000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui1083:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129420671298547,
      "sysisattachment" : "3686152",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3686152,
      "size" : 251598,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed109f1ca06a95ce53f8b10",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129358042,
      "syssubject" : "TZPC BP147 Cycle Model User Guide",
      "syssize" : 251598,
      "sysdate" : 1655129420000,
      "topparent" : "3686152",
      "author" : "ARM Limited",
      "label_version" : "9.1.0",
      "systopparentid" : 3686152,
      "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
      "wordcount" : 811,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer", "Tools and Software|Legacy Tools|Cycle Models|SoC Designer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129420000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed109f1ca06a95ce53f8b10",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129420671298547,
      "uri" : "https://developer.arm.com/documentation/dui1083/a/en/pdf/cycle_models_BP141_TZMA_User_Guide_v9_1_0_DUI1083A_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui1083/a/en/pdf/cycle_models_BP141_TZMA_User_Guide_v9_1_0_DUI1083A_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui1083/a/en/pdf/cycle_models_BP141_TZMA_User_Guide_v9_1_0_DUI1083A_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed109f1ca06a95ce53f8b10",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1083/a/en/pdf/cycle_models_BP141_TZMA_User_Guide_v9_1_0_DUI1083A_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "FirstSentences" : "PrimeCell® AMBA 3 AXI TrustZone Memory Adapter (BP141) Cycle Model Copyright © 2017 ARM Limited. All rights reserved. ARM DUI1083A (ID121516) Version 9.1.0 User Guide ARM DUI1083A ID121516"
  }, {
    "title" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide",
    "uri" : "https://developer.arm.com/documentation/dui1077/a/en/pdf/cycle_models_PL390_GIC_User_Guide_v9_1_0_DUI1077A_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui1077/a/en/pdf/cycle_models_PL390_GIC_User_Guide_v9_1_0_DUI1077A_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed1037bca06a95ce53f87de",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1077/a/en/pdf/cycle_models_PL390_GIC_User_Guide_v9_1_0_DUI1077A_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1077A (ID120816) Version 9.1.0 User Guide Non-Confidential ARM DUI 1077A ID120816",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1077/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1077/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1077/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1077/a/en",
      "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Generic Interrupt Controller (PL390) Cycle ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide ",
        "document_number" : "dui1077",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4947995",
        "sysurihash" : "ñwnQ25NNppKPII93",
        "urihash" : "ñwnQ25NNppKPII93",
        "sysuri" : "https://developer.arm.com/documentation/dui1077/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488157261000,
        "topparentid" : 4947995,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590756219000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129409000,
        "permanentid" : "a5b8a00b1c318543fba91f4c9d6aea571f69ba44fc6b73c322f1dd4ed042",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1037bca06a95ce53f87dc",
        "transactionid" : 902554,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide ",
        "products" : [ "Generic Interrupt Controller", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129409000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1077:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129409395669610,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1077/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129284501,
        "syssize" : 284,
        "sysdate" : 1655129409000,
        "haslayout" : "1",
        "topparent" : "4947995",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947995,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129409000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1077/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1077/a/?lang=en",
        "modified" : 1642419023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129409395669610,
        "uri" : "https://developer.arm.com/documentation/dui1077/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1077/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1077/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1077/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1077/a/en",
      "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Generic Interrupt Controller (PL390) Cycle ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide",
      "uri" : "https://developer.arm.com/documentation/dui1077/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui1077/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui1077/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui1077/a/en",
      "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Generic Interrupt Controller (PL390) Cycle ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide ",
        "document_number" : "dui1077",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4947995",
        "sysurihash" : "ñwnQ25NNppKPII93",
        "urihash" : "ñwnQ25NNppKPII93",
        "sysuri" : "https://developer.arm.com/documentation/dui1077/a/en",
        "systransactionid" : 902554,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488157261000,
        "topparentid" : 4947995,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590756219000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655129409000,
        "permanentid" : "a5b8a00b1c318543fba91f4c9d6aea571f69ba44fc6b73c322f1dd4ed042",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1037bca06a95ce53f87dc",
        "transactionid" : 902554,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide ",
        "products" : [ "Generic Interrupt Controller", "Cycle Model Studio", "Cycle Models", "SoC Designer" ],
        "date" : 1655129409000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui1077:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655129409395669610,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui1077/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655129284501,
        "syssize" : 284,
        "sysdate" : 1655129409000,
        "haslayout" : "1",
        "topparent" : "4947995",
        "label_version" : "9.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947995,
        "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655129409000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui1077/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui1077/a/?lang=en",
        "modified" : 1642419023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655129409395669610,
        "uri" : "https://developer.arm.com/documentation/dui1077/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui1077/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui1077/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui1077/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1077/a/en",
      "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide This document is only available in a PDF version. Click Download to view. PrimeCell Generic Interrupt Controller (PL390) Cycle ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide ",
      "document_number" : "dui1077",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "4947995",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "8Un2CJyfsnpyksSq",
      "urihash" : "8Un2CJyfsnpyksSq",
      "sysuri" : "https://developer.arm.com/documentation/dui1077/a/en/pdf/cycle_models_PL390_GIC_User_Guide_v9_1_0_DUI1077A_en.pdf",
      "keywords" : "GIC PL390 Model ARM PrimeCell Generic Interrupt Controller PL390",
      "systransactionid" : 902554,
      "copyright" : "ARM Limited",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488157261000,
      "topparentid" : 4947995,
      "numberofpages" : 24,
      "sysconcepts" : "transactions ; registers ; release ; Cycle Model ; SoC Designer ; interfaces ; hardware ; protocol ; runtime libraries ; written agreement ; functionality ; configurations ; optimizations ; controllers ; implementations ; referencing",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72d4e24a5e02d07b2738|5eec72d4e24a5e02d07b2739", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2738|5eec72d5e24a5e02d07b273d", "5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273d" ],
      "attachmentparentid" : 4947995,
      "parentitem" : "5ed1037bca06a95ce53f87dc",
      "concepts" : "transactions ; registers ; release ; Cycle Model ; SoC Designer ; interfaces ; hardware ; protocol ; runtime libraries ; written agreement ; functionality ; configurations ; optimizations ; controllers ; implementations ; referencing",
      "documenttype" : "pdf",
      "isattachment" : "4947995",
      "sysindexeddate" : 1655129409000,
      "permanentid" : "fd5aa49d12b60974afe1b50c7ce88520a3f85e4332adb39aac26f9ee9aad",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed1037bca06a95ce53f87de",
      "transactionid" : 902554,
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide ",
      "subject" : "GIC PL390 Cycle Model User Guide",
      "date" : 1655129409000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui1077:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655129409749897512,
      "sysisattachment" : "4947995",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4947995,
      "size" : 313155,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed1037bca06a95ce53f87de",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655129348639,
      "syssubject" : "GIC PL390 Cycle Model User Guide",
      "syssize" : 313155,
      "sysdate" : 1655129409000,
      "topparent" : "4947995",
      "author" : "ARM Limited",
      "label_version" : "9.1.0",
      "systopparentid" : 4947995,
      "content_description" : "This guide provides all the information needed to configure and use this Cycle Model in SoC Designer.",
      "wordcount" : 938,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Simulation Models|SoC Designer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Cycle Models", "Tools and Software|Simulation Models|Cycle Models|Cycle Model Studio", "Tools and Software|Simulation Models|Cycle Models|SoC Designer", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Cycle Models", "Tools and Software|Legacy Tools|Cycle Models|Cycle Model Studio", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655129409000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed1037bca06a95ce53f87de",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655129409749897512,
      "uri" : "https://developer.arm.com/documentation/dui1077/a/en/pdf/cycle_models_PL390_GIC_User_Guide_v9_1_0_DUI1077A_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui1077/a/en/pdf/cycle_models_PL390_GIC_User_Guide_v9_1_0_DUI1077A_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui1077/a/en/pdf/cycle_models_PL390_GIC_User_Guide_v9_1_0_DUI1077A_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed1037bca06a95ce53f87de",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui1077/a/en/pdf/cycle_models_PL390_GIC_User_Guide_v9_1_0_DUI1077A_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... In this document, where the term ARM is used to refer to the company it means “ARM or ...",
    "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Cycle Model Copyright © 2016 ARM Limited. All rights reserved. ARM DUI 1077A (ID120816) Version 9.1.0 User Guide Non-Confidential ARM DUI 1077A ID120816"
  }, {
    "title" : "ARMv8-M Exception and interrupt handling",
    "uri" : "https://developer.arm.com/documentation/100701/0200/en",
    "printableUri" : "https://developer.arm.com/documentation/100701/0200/en",
    "clickUri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en",
    "excerpt" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
    "firstSentences" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARMv8-M Exception handling",
      "uri" : "https://developer.arm.com/documentation/100701/0200/en/ARMv8-M-Exception-handling",
      "printableUri" : "https://developer.arm.com/documentation/100701/0200/en/ARMv8-M-Exception-handling",
      "clickUri" : "https://developer.arm.com/documentation/100701/0200/ARMv8-M-Exception-handling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en/ARMv8-M-Exception-handling",
      "excerpt" : "PSP_S PSPLIM_S Non-secure Main Stack - used by Non-secure handlers, and Non-secure ... Stack limit registers are available for all stack pointers in the ARMv8-M ... Run an exception handler.",
      "firstSentences" : "ARMv8-M Exception handling An exception is any condition that requires the core to stop normal execution and instead execute a dedicated software routine that is known as an exception handler.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-M Exception and interrupt handling",
        "uri" : "https://developer.arm.com/documentation/100701/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100701/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en",
        "excerpt" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
        "firstSentences" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-M Exception and interrupt handling ",
          "document_number" : "100701",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "3706276",
          "sysurihash" : "KtKAVkð9uJfQjXtR",
          "urihash" : "KtKAVkð9uJfQjXtR",
          "sysuri" : "https://developer.arm.com/documentation/100701/0200/en",
          "systransactionid" : 899005,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1593295185000,
          "topparentid" : 3706276,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593295383000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654590457000,
          "permanentid" : "0ebab28d497a4e9db36d0155581614e3a17e180c7ed0f080975663bab7c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5ef7c217cafe527e86f55a97",
          "transactionid" : 899005,
          "title" : "ARMv8-M Exception and interrupt handling ",
          "products" : [ "Armv8-M", "Learn the architecture" ],
          "date" : 1654590457000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100701:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654590457364185852,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 205,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654590448283,
          "syssize" : 205,
          "sysdate" : 1654590457000,
          "haslayout" : "1",
          "topparent" : "3706276",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706276,
          "content_description" : "The ARMv8-M exception model describes how the processor responds to an exception, the properties that are associated with each exception, such as its priority level, and the exception return behavior.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654590457000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100701/0200/?lang=en",
          "modified" : 1654590426000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654590457364185852,
          "uri" : "https://developer.arm.com/documentation/100701/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-M Exception and interrupt handling",
        "Uri" : "https://developer.arm.com/documentation/100701/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100701/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en",
        "Excerpt" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
        "FirstSentences" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-M Exception handling ",
        "document_number" : "100701",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "3706276",
        "sysurihash" : "aOS2kfTpDa9oBzðr",
        "urihash" : "aOS2kfTpDa9oBzðr",
        "sysuri" : "https://developer.arm.com/documentation/100701/0200/en/ARMv8-M-Exception-handling",
        "systransactionid" : 899005,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593295185000,
        "topparentid" : 3706276,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593295383000,
        "sysconcepts" : "exception ; ARMv8 ; core ; stack pointers ; architecture ; Security Extension ; Non-secure ; resources ; instructions ; nested Vectored ; remedial action",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 3706276,
        "parentitem" : "5ef7c217cafe527e86f55a97",
        "concepts" : "exception ; ARMv8 ; core ; stack pointers ; architecture ; Security Extension ; Non-secure ; resources ; instructions ; nested Vectored ; remedial action",
        "documenttype" : "html",
        "isattachment" : "3706276",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654590457000,
        "permanentid" : "d1e8f602cec5b00915db73baad340a4e4c351711adacce3fc603839fbaeb",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef7c218cafe527e86f55a99",
        "transactionid" : 899005,
        "title" : "ARMv8-M Exception handling ",
        "products" : [ "Armv8-M", "Learn the architecture" ],
        "date" : 1654590457000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100701:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654590457307708376,
        "sysisattachment" : "3706276",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706276,
        "size" : 3770,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100701/0200/ARMv8-M-Exception-handling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654590448283,
        "syssize" : 3770,
        "sysdate" : 1654590457000,
        "haslayout" : "1",
        "topparent" : "3706276",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706276,
        "content_description" : "The ARMv8-M exception model describes how the processor responds to an exception, the properties that are associated with each exception, such as its priority level, and the exception return behavior.",
        "wordcount" : 205,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654590457000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100701/0200/ARMv8-M-Exception-handling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100701/0200/ARMv8-M-Exception-handling?lang=en",
        "modified" : 1654590426000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654590457307708376,
        "uri" : "https://developer.arm.com/documentation/100701/0200/en/ARMv8-M-Exception-handling",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Exception handling",
      "Uri" : "https://developer.arm.com/documentation/100701/0200/en/ARMv8-M-Exception-handling",
      "PrintableUri" : "https://developer.arm.com/documentation/100701/0200/en/ARMv8-M-Exception-handling",
      "ClickUri" : "https://developer.arm.com/documentation/100701/0200/ARMv8-M-Exception-handling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en/ARMv8-M-Exception-handling",
      "Excerpt" : "PSP_S PSPLIM_S Non-secure Main Stack - used by Non-secure handlers, and Non-secure ... Stack limit registers are available for all stack pointers in the ARMv8-M ... Run an exception handler.",
      "FirstSentences" : "ARMv8-M Exception handling An exception is any condition that requires the core to stop normal execution and instead execute a dedicated software routine that is known as an exception handler."
    }, {
      "title" : "Other registers",
      "uri" : "https://developer.arm.com/documentation/100701/0200/en/Other-registers",
      "printableUri" : "https://developer.arm.com/documentation/100701/0200/en/Other-registers",
      "clickUri" : "https://developer.arm.com/documentation/100701/0200/Other-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en/Other-registers",
      "excerpt" : "Set and clear PENDSV and SysTick. ... [16] DC Data cache enable. ... [1] USERSETMPEND Controls whether unprivileged software can access the Software Triggered ... Other registers Armv8-M",
      "firstSentences" : "Other registers Interrupt Control and State Register The ICSR is used to: Set to pending state, read pending state, or clear pending state of NMI, SVCall or SysTick. Control the security state of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-M Exception and interrupt handling",
        "uri" : "https://developer.arm.com/documentation/100701/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100701/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en",
        "excerpt" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
        "firstSentences" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-M Exception and interrupt handling ",
          "document_number" : "100701",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "3706276",
          "sysurihash" : "KtKAVkð9uJfQjXtR",
          "urihash" : "KtKAVkð9uJfQjXtR",
          "sysuri" : "https://developer.arm.com/documentation/100701/0200/en",
          "systransactionid" : 899005,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1593295185000,
          "topparentid" : 3706276,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593295383000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654590457000,
          "permanentid" : "0ebab28d497a4e9db36d0155581614e3a17e180c7ed0f080975663bab7c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5ef7c217cafe527e86f55a97",
          "transactionid" : 899005,
          "title" : "ARMv8-M Exception and interrupt handling ",
          "products" : [ "Armv8-M", "Learn the architecture" ],
          "date" : 1654590457000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100701:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654590457364185852,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 205,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654590448283,
          "syssize" : 205,
          "sysdate" : 1654590457000,
          "haslayout" : "1",
          "topparent" : "3706276",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706276,
          "content_description" : "The ARMv8-M exception model describes how the processor responds to an exception, the properties that are associated with each exception, such as its priority level, and the exception return behavior.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654590457000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100701/0200/?lang=en",
          "modified" : 1654590426000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654590457364185852,
          "uri" : "https://developer.arm.com/documentation/100701/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-M Exception and interrupt handling",
        "Uri" : "https://developer.arm.com/documentation/100701/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100701/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en",
        "Excerpt" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
        "FirstSentences" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Other registers ",
        "document_number" : "100701",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "3706276",
        "sysurihash" : "WFZXDMY0RlEqlwZU",
        "urihash" : "WFZXDMY0RlEqlwZU",
        "sysuri" : "https://developer.arm.com/documentation/100701/0200/en/Other-registers",
        "systransactionid" : 899005,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593295185000,
        "topparentid" : 3706276,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593295383000,
        "sysconcepts" : "pending exception ; SysTick ; exit ; NMI ; Controls ; registers ; security ; STIR",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 3706276,
        "parentitem" : "5ef7c217cafe527e86f55a97",
        "concepts" : "pending exception ; SysTick ; exit ; NMI ; Controls ; registers ; security ; STIR",
        "documenttype" : "html",
        "isattachment" : "3706276",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654590457000,
        "permanentid" : "5f8e8b69bf0eb0795ee1c025de5d73fd4b8c0f83c319bc3e0a6c7c0dc333",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef7c218cafe527e86f55a9f",
        "transactionid" : 899005,
        "title" : "Other registers ",
        "products" : [ "Armv8-M", "Learn the architecture" ],
        "date" : 1654590457000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100701:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654590457010008235,
        "sysisattachment" : "3706276",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706276,
        "size" : 1571,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100701/0200/Other-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654590448267,
        "syssize" : 1571,
        "sysdate" : 1654590457000,
        "haslayout" : "1",
        "topparent" : "3706276",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706276,
        "content_description" : "The ARMv8-M exception model describes how the processor responds to an exception, the properties that are associated with each exception, such as its priority level, and the exception return behavior.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654590457000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100701/0200/Other-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100701/0200/Other-registers?lang=en",
        "modified" : 1654590426000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654590457010008235,
        "uri" : "https://developer.arm.com/documentation/100701/0200/en/Other-registers",
        "syscollection" : "default"
      },
      "Title" : "Other registers",
      "Uri" : "https://developer.arm.com/documentation/100701/0200/en/Other-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100701/0200/en/Other-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100701/0200/Other-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en/Other-registers",
      "Excerpt" : "Set and clear PENDSV and SysTick. ... [16] DC Data cache enable. ... [1] USERSETMPEND Controls whether unprivileged software can access the Software Triggered ... Other registers Armv8-M",
      "FirstSentences" : "Other registers Interrupt Control and State Register The ICSR is used to: Set to pending state, read pending state, or clear pending state of NMI, SVCall or SysTick. Control the security state of ..."
    }, {
      "title" : "Special purpose mask registers",
      "uri" : "https://developer.arm.com/documentation/100701/0200/en/Special-purpose-mask-registers",
      "printableUri" : "https://developer.arm.com/documentation/100701/0200/en/Special-purpose-mask-registers",
      "clickUri" : "https://developer.arm.com/documentation/100701/0200/Special-purpose-mask-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en/Special-purpose-mask-registers",
      "excerpt" : "Setting FAULTMASK to 1 raises the execution priority to -1, the priority of HardFault. ... BASEPRI is accessed like a Program Status Register MSR{cond} BASEPRI, Rm ; write BASEPRI MRS{cond} Rd ...",
      "firstSentences" : "Special purpose mask registers The exception mask registers disable the handling of exceptions by the processor. An example of the use of these registers would be to disable exceptions when they ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-M Exception and interrupt handling",
        "uri" : "https://developer.arm.com/documentation/100701/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100701/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en",
        "excerpt" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
        "firstSentences" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-M Exception and interrupt handling ",
          "document_number" : "100701",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "3706276",
          "sysurihash" : "KtKAVkð9uJfQjXtR",
          "urihash" : "KtKAVkð9uJfQjXtR",
          "sysuri" : "https://developer.arm.com/documentation/100701/0200/en",
          "systransactionid" : 899005,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1593295185000,
          "topparentid" : 3706276,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593295383000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654590457000,
          "permanentid" : "0ebab28d497a4e9db36d0155581614e3a17e180c7ed0f080975663bab7c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5ef7c217cafe527e86f55a97",
          "transactionid" : 899005,
          "title" : "ARMv8-M Exception and interrupt handling ",
          "products" : [ "Armv8-M", "Learn the architecture" ],
          "date" : 1654590457000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100701:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654590457364185852,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 205,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654590448283,
          "syssize" : 205,
          "sysdate" : 1654590457000,
          "haslayout" : "1",
          "topparent" : "3706276",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706276,
          "content_description" : "The ARMv8-M exception model describes how the processor responds to an exception, the properties that are associated with each exception, such as its priority level, and the exception return behavior.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654590457000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100701/0200/?lang=en",
          "modified" : 1654590426000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654590457364185852,
          "uri" : "https://developer.arm.com/documentation/100701/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-M Exception and interrupt handling",
        "Uri" : "https://developer.arm.com/documentation/100701/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100701/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en",
        "Excerpt" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
        "FirstSentences" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Special purpose mask registers ",
        "document_number" : "100701",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "3706276",
        "sysurihash" : "MBKa9xFpSG3Ai6qG",
        "urihash" : "MBKa9xFpSG3Ai6qG",
        "sysuri" : "https://developer.arm.com/documentation/100701/0200/en/Special-purpose-mask-registers",
        "systransactionid" : 899005,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593295185000,
        "topparentid" : 3706276,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593295383000,
        "sysconcepts" : "priority ; mask registers ; exceptions ; Security Extension ; architecture ; ARMv8 ; instructions ; faults ; NMI clears ; take precedence ; critical tasks",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 3706276,
        "parentitem" : "5ef7c217cafe527e86f55a97",
        "concepts" : "priority ; mask registers ; exceptions ; Security Extension ; architecture ; ARMv8 ; instructions ; faults ; NMI clears ; take precedence ; critical tasks",
        "documenttype" : "html",
        "isattachment" : "3706276",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654590456000,
        "permanentid" : "0982ca779e957054fcf5f2dba05dc050867fd4c4c50f6200cf76c8d62956",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef7c218cafe527e86f55a9e",
        "transactionid" : 899005,
        "title" : "Special purpose mask registers ",
        "products" : [ "Armv8-M", "Learn the architecture" ],
        "date" : 1654590456000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100701:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654590456954025504,
        "sysisattachment" : "3706276",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706276,
        "size" : 2526,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100701/0200/Special-purpose-mask-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654590448267,
        "syssize" : 2526,
        "sysdate" : 1654590456000,
        "haslayout" : "1",
        "topparent" : "3706276",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706276,
        "content_description" : "The ARMv8-M exception model describes how the processor responds to an exception, the properties that are associated with each exception, such as its priority level, and the exception return behavior.",
        "wordcount" : 155,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654590456000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100701/0200/Special-purpose-mask-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100701/0200/Special-purpose-mask-registers?lang=en",
        "modified" : 1654590426000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654590456954025504,
        "uri" : "https://developer.arm.com/documentation/100701/0200/en/Special-purpose-mask-registers",
        "syscollection" : "default"
      },
      "Title" : "Special purpose mask registers",
      "Uri" : "https://developer.arm.com/documentation/100701/0200/en/Special-purpose-mask-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100701/0200/en/Special-purpose-mask-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100701/0200/Special-purpose-mask-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en/Special-purpose-mask-registers",
      "Excerpt" : "Setting FAULTMASK to 1 raises the execution priority to -1, the priority of HardFault. ... BASEPRI is accessed like a Program Status Register MSR{cond} BASEPRI, Rm ; write BASEPRI MRS{cond} Rd ...",
      "FirstSentences" : "Special purpose mask registers The exception mask registers disable the handling of exceptions by the processor. An example of the use of these registers would be to disable exceptions when they ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMv8-M Exception and interrupt handling ",
      "document_number" : "100701",
      "document_version" : "0200",
      "content_type" : "Guide",
      "systopparent" : "3706276",
      "sysurihash" : "KtKAVkð9uJfQjXtR",
      "urihash" : "KtKAVkð9uJfQjXtR",
      "sysuri" : "https://developer.arm.com/documentation/100701/0200/en",
      "systransactionid" : 899005,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593295185000,
      "topparentid" : 3706276,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593295383000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1654590457000,
      "permanentid" : "0ebab28d497a4e9db36d0155581614e3a17e180c7ed0f080975663bab7c3",
      "syslanguage" : [ "English" ],
      "itemid" : "5ef7c217cafe527e86f55a97",
      "transactionid" : 899005,
      "title" : "ARMv8-M Exception and interrupt handling ",
      "products" : [ "Armv8-M", "Learn the architecture" ],
      "date" : 1654590457000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "100701:0200:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654590457364185852,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 205,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654590448283,
      "syssize" : 205,
      "sysdate" : 1654590457000,
      "haslayout" : "1",
      "topparent" : "3706276",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3706276,
      "content_description" : "The ARMv8-M exception model describes how the processor responds to an exception, the properties that are associated with each exception, such as its priority level, and the exception return behavior.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654590457000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100701/0200/?lang=en",
      "modified" : 1654590426000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654590457364185852,
      "uri" : "https://developer.arm.com/documentation/100701/0200/en",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Exception and interrupt handling",
    "Uri" : "https://developer.arm.com/documentation/100701/0200/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100701/0200/en",
    "ClickUri" : "https://developer.arm.com/documentation/100701/0200/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100701/0200/en",
    "Excerpt" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ...",
    "FirstSentences" : "ARMv8-M Exception handling Types of exception Exception properties Exception handlers The EXC_RETURN register Special purpose mask registers Other registers ARMv8-M Exception and interrupt ..."
  }, {
    "title" : "TrustZone technology for Armv8-M Architecture",
    "uri" : "https://developer.arm.com/documentation/100690/0201/en",
    "printableUri" : "https://developer.arm.com/documentation/100690/0201/en",
    "clickUri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en",
    "excerpt" : "Arm may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any ... All rights reserved.",
    "firstSentences" : "TrustZone\\u00AE technology for Armv8-M Architecture Version 2.1 Copyright \\u00A9 2016\\u20132018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Memory system and memory partitioning",
      "uri" : "https://developer.arm.com/documentation/100690/0201/en/Memory-system-and-memory-partitioning",
      "printableUri" : "https://developer.arm.com/documentation/100690/0201/en/Memory-system-and-memory-partitioning",
      "clickUri" : "https://developer.arm.com/documentation/100690/0201/Memory-system-and-memory-partitioning?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en/Memory-system-and-memory-partitioning",
      "excerpt" : "Memory system and memory partitioning If the Security Extension is implemented the 4GB memory space is ... Memory regions are one of the following three types: Secure (S) Secure, and callable ...",
      "firstSentences" : "Memory system and memory partitioning If the Security Extension is implemented the 4GB memory space is partitioned into Secure and Non-secure memory regions. Memory regions are one of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "TrustZone technology for Armv8-M Architecture",
        "uri" : "https://developer.arm.com/documentation/100690/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/100690/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en",
        "excerpt" : "Arm may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any ... All rights reserved.",
        "firstSentences" : "TrustZone\\u00AE technology for Armv8-M Architecture Version 2.1 Copyright \\u00A9 2016\\u20132018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "TrustZone technology for Armv8-M Architecture ",
          "document_number" : "100690",
          "document_version" : "0201",
          "content_type" : "Guide",
          "systopparent" : "3706127",
          "sysurihash" : "IlAIyIyHoyMsx7tO",
          "urihash" : "IlAIyIyHoyMsx7tO",
          "sysuri" : "https://developer.arm.com/documentation/100690/0201/en",
          "systransactionid" : 898994,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549363474000,
          "topparentid" : 3706127,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602695220000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654588370000,
          "permanentid" : "d3c1f29ae187ffd8f770c381b20edb744c66e911857dcac27364d47ebbb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873034f86e16515cdb6d2f",
          "transactionid" : 898994,
          "title" : "TrustZone technology for Armv8-M Architecture ",
          "products" : [ "Armv8-M", "Learn the architecture" ],
          "date" : 1654588370000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100690:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654588370653386754,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4374,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654588313493,
          "syssize" : 4374,
          "sysdate" : 1654588370000,
          "haslayout" : "1",
          "topparent" : "3706127",
          "label_version" : "2.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706127,
          "content_description" : "ARM TrustZone technology for ARMv8-M is an optional Security Extension that is designed to provide a foundation for improved system security in a wide range of embedded applications. If the Security Extension is implemented, the system starts up in Secure state by default. If the Security Extension is not implemented, the system is always in Non-secure state. TrustZone technology enables the processor to be aware of the security states available.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654588370000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100690/0201/?lang=en",
          "modified" : 1654588285000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654588370653386754,
          "uri" : "https://developer.arm.com/documentation/100690/0201/en",
          "syscollection" : "default"
        },
        "Title" : "TrustZone technology for Armv8-M Architecture",
        "Uri" : "https://developer.arm.com/documentation/100690/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100690/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en",
        "Excerpt" : "Arm may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any ... All rights reserved.",
        "FirstSentences" : "TrustZone\\u00AE technology for Armv8-M Architecture Version 2.1 Copyright \\u00A9 2016\\u20132018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory system and memory partitioning ",
        "document_number" : "100690",
        "document_version" : "0201",
        "content_type" : "Guide",
        "systopparent" : "3706127",
        "sysurihash" : "uy669FdpsK2dwLoW",
        "urihash" : "uy669FdpsK2dwLoW",
        "sysuri" : "https://developer.arm.com/documentation/100690/0201/en/Memory-system-and-memory-partitioning",
        "systransactionid" : 898994,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549363474000,
        "topparentid" : 3706127,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602695220000,
        "sysconcepts" : "memory ; Non-secure Callable ; transactions ; masters ; instructions ; binary data ; entry points ; functionality ; direct exposure ; branch veneers ; sharing encoding ; transition",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 3706127,
        "parentitem" : "5f873034f86e16515cdb6d2f",
        "concepts" : "memory ; Non-secure Callable ; transactions ; masters ; instructions ; binary data ; entry points ; functionality ; direct exposure ; branch veneers ; sharing encoding ; transition",
        "documenttype" : "html",
        "isattachment" : "3706127",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654588370000,
        "permanentid" : "af058a2e3e1b80dcb18c5204350e92a6346b835169e65cd3801e28c611bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873034f86e16515cdb6d35",
        "transactionid" : 898994,
        "title" : "Memory system and memory partitioning ",
        "products" : [ "Armv8-M", "Learn the architecture" ],
        "date" : 1654588370000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100690:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654588370539173739,
        "sysisattachment" : "3706127",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706127,
        "size" : 2467,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100690/0201/Memory-system-and-memory-partitioning?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654588313473,
        "syssize" : 2467,
        "sysdate" : 1654588370000,
        "haslayout" : "1",
        "topparent" : "3706127",
        "label_version" : "2.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706127,
        "content_description" : "ARM TrustZone technology for ARMv8-M is an optional Security Extension that is designed to provide a foundation for improved system security in a wide range of embedded applications. If the Security Extension is implemented, the system starts up in Secure state by default. If the Security Extension is not implemented, the system is always in Non-secure state. TrustZone technology enables the processor to be aware of the security states available.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654588370000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100690/0201/Memory-system-and-memory-partitioning?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100690/0201/Memory-system-and-memory-partitioning?lang=en",
        "modified" : 1654588285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654588370539173739,
        "uri" : "https://developer.arm.com/documentation/100690/0201/en/Memory-system-and-memory-partitioning",
        "syscollection" : "default"
      },
      "Title" : "Memory system and memory partitioning",
      "Uri" : "https://developer.arm.com/documentation/100690/0201/en/Memory-system-and-memory-partitioning",
      "PrintableUri" : "https://developer.arm.com/documentation/100690/0201/en/Memory-system-and-memory-partitioning",
      "ClickUri" : "https://developer.arm.com/documentation/100690/0201/Memory-system-and-memory-partitioning?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en/Memory-system-and-memory-partitioning",
      "Excerpt" : "Memory system and memory partitioning If the Security Extension is implemented the 4GB memory space is ... Memory regions are one of the following three types: Secure (S) Secure, and callable ...",
      "FirstSentences" : "Memory system and memory partitioning If the Security Extension is implemented the 4GB memory space is partitioned into Secure and Non-secure memory regions. Memory regions are one of the ..."
    }, {
      "title" : "Arm TrustZone technology",
      "uri" : "https://developer.arm.com/documentation/100690/0201/en/Arm-TrustZone-technology",
      "printableUri" : "https://developer.arm.com/documentation/100690/0201/en/Arm-TrustZone-technology",
      "clickUri" : "https://developer.arm.com/documentation/100690/0201/Arm-TrustZone-technology?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en/Arm-TrustZone-technology",
      "excerpt" : "Note: Thread mode can also be either Privileged or Unprivileged. ... By having this arrangement, even if there are vulnerabilities in the Non-secure ... Arm TrustZone technology Armv8-M",
      "firstSentences" : "Arm TrustZone technology TrustZone technology for Armv8-M is an optional Security Extension that is designed to provide a foundation for improved system security in a wide range of embedded ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "TrustZone technology for Armv8-M Architecture",
        "uri" : "https://developer.arm.com/documentation/100690/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/100690/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en",
        "excerpt" : "Arm may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any ... All rights reserved.",
        "firstSentences" : "TrustZone\\u00AE technology for Armv8-M Architecture Version 2.1 Copyright \\u00A9 2016\\u20132018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "TrustZone technology for Armv8-M Architecture ",
          "document_number" : "100690",
          "document_version" : "0201",
          "content_type" : "Guide",
          "systopparent" : "3706127",
          "sysurihash" : "IlAIyIyHoyMsx7tO",
          "urihash" : "IlAIyIyHoyMsx7tO",
          "sysuri" : "https://developer.arm.com/documentation/100690/0201/en",
          "systransactionid" : 898994,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549363474000,
          "topparentid" : 3706127,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602695220000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654588370000,
          "permanentid" : "d3c1f29ae187ffd8f770c381b20edb744c66e911857dcac27364d47ebbb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873034f86e16515cdb6d2f",
          "transactionid" : 898994,
          "title" : "TrustZone technology for Armv8-M Architecture ",
          "products" : [ "Armv8-M", "Learn the architecture" ],
          "date" : 1654588370000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100690:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654588370653386754,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4374,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654588313493,
          "syssize" : 4374,
          "sysdate" : 1654588370000,
          "haslayout" : "1",
          "topparent" : "3706127",
          "label_version" : "2.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706127,
          "content_description" : "ARM TrustZone technology for ARMv8-M is an optional Security Extension that is designed to provide a foundation for improved system security in a wide range of embedded applications. If the Security Extension is implemented, the system starts up in Secure state by default. If the Security Extension is not implemented, the system is always in Non-secure state. TrustZone technology enables the processor to be aware of the security states available.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654588370000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100690/0201/?lang=en",
          "modified" : 1654588285000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654588370653386754,
          "uri" : "https://developer.arm.com/documentation/100690/0201/en",
          "syscollection" : "default"
        },
        "Title" : "TrustZone technology for Armv8-M Architecture",
        "Uri" : "https://developer.arm.com/documentation/100690/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100690/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en",
        "Excerpt" : "Arm may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any ... All rights reserved.",
        "FirstSentences" : "TrustZone\\u00AE technology for Armv8-M Architecture Version 2.1 Copyright \\u00A9 2016\\u20132018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm TrustZone technology ",
        "document_number" : "100690",
        "document_version" : "0201",
        "content_type" : "Guide",
        "systopparent" : "3706127",
        "sysurihash" : "AvRvDl4Z1PO6yj7X",
        "urihash" : "AvRvDl4Z1PO6yj7X",
        "sysuri" : "https://developer.arm.com/documentation/100690/0201/en/Arm-TrustZone-technology",
        "systransactionid" : 898994,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549363474000,
        "topparentid" : 3706127,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602695220000,
        "sysconcepts" : "TrustZone technology ; security ; Cortex-A processors ; Armv8 ; applications ; Non-secure states ; Handler modes ; resources ; figure shows ; protocol stacks ; vulnerabilities ; arrangement ; authentications ; Non-trusted ; cryptography ; Unprivileged",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 3706127,
        "parentitem" : "5f873034f86e16515cdb6d2f",
        "concepts" : "TrustZone technology ; security ; Cortex-A processors ; Armv8 ; applications ; Non-secure states ; Handler modes ; resources ; figure shows ; protocol stacks ; vulnerabilities ; arrangement ; authentications ; Non-trusted ; cryptography ; Unprivileged",
        "documenttype" : "html",
        "isattachment" : "3706127",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654588370000,
        "permanentid" : "1cf3f1455d4235c5047d775c9f991788f04ab7d36ae6cd3ed4030bacaae8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873034f86e16515cdb6d33",
        "transactionid" : 898994,
        "title" : "Arm TrustZone technology ",
        "products" : [ "Armv8-M", "Learn the architecture" ],
        "date" : 1654588370000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100690:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654588370483543061,
        "sysisattachment" : "3706127",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706127,
        "size" : 3940,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100690/0201/Arm-TrustZone-technology?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654588313473,
        "syssize" : 3940,
        "sysdate" : 1654588370000,
        "haslayout" : "1",
        "topparent" : "3706127",
        "label_version" : "2.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706127,
        "content_description" : "ARM TrustZone technology for ARMv8-M is an optional Security Extension that is designed to provide a foundation for improved system security in a wide range of embedded applications. If the Security Extension is implemented, the system starts up in Secure state by default. If the Security Extension is not implemented, the system is always in Non-secure state. TrustZone technology enables the processor to be aware of the security states available.",
        "wordcount" : 228,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654588370000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100690/0201/Arm-TrustZone-technology?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100690/0201/Arm-TrustZone-technology?lang=en",
        "modified" : 1654588285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654588370483543061,
        "uri" : "https://developer.arm.com/documentation/100690/0201/en/Arm-TrustZone-technology",
        "syscollection" : "default"
      },
      "Title" : "Arm TrustZone technology",
      "Uri" : "https://developer.arm.com/documentation/100690/0201/en/Arm-TrustZone-technology",
      "PrintableUri" : "https://developer.arm.com/documentation/100690/0201/en/Arm-TrustZone-technology",
      "ClickUri" : "https://developer.arm.com/documentation/100690/0201/Arm-TrustZone-technology?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en/Arm-TrustZone-technology",
      "Excerpt" : "Note: Thread mode can also be either Privileged or Unprivileged. ... By having this arrangement, even if there are vulnerabilities in the Non-secure ... Arm TrustZone technology Armv8-M",
      "FirstSentences" : "Arm TrustZone technology TrustZone technology for Armv8-M is an optional Security Extension that is designed to provide a foundation for improved system security in a wide range of embedded ..."
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/100690/0201/en/Preface",
      "printableUri" : "https://developer.arm.com/documentation/100690/0201/en/Preface",
      "clickUri" : "https://developer.arm.com/documentation/100690/0201/Preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en/Preface",
      "excerpt" : "Preface Glossary The Arm Glossary is a list of terms used in Arm documentation, together ... The Arm Glossary does not contain terms that are industry standard unless the Arm ... The number .",
      "firstSentences" : "Preface Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "TrustZone technology for Armv8-M Architecture",
        "uri" : "https://developer.arm.com/documentation/100690/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/100690/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en",
        "excerpt" : "Arm may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any ... All rights reserved.",
        "firstSentences" : "TrustZone\\u00AE technology for Armv8-M Architecture Version 2.1 Copyright \\u00A9 2016\\u20132018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "TrustZone technology for Armv8-M Architecture ",
          "document_number" : "100690",
          "document_version" : "0201",
          "content_type" : "Guide",
          "systopparent" : "3706127",
          "sysurihash" : "IlAIyIyHoyMsx7tO",
          "urihash" : "IlAIyIyHoyMsx7tO",
          "sysuri" : "https://developer.arm.com/documentation/100690/0201/en",
          "systransactionid" : 898994,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549363474000,
          "topparentid" : 3706127,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602695220000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654588370000,
          "permanentid" : "d3c1f29ae187ffd8f770c381b20edb744c66e911857dcac27364d47ebbb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873034f86e16515cdb6d2f",
          "transactionid" : 898994,
          "title" : "TrustZone technology for Armv8-M Architecture ",
          "products" : [ "Armv8-M", "Learn the architecture" ],
          "date" : 1654588370000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100690:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654588370653386754,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4374,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654588313493,
          "syssize" : 4374,
          "sysdate" : 1654588370000,
          "haslayout" : "1",
          "topparent" : "3706127",
          "label_version" : "2.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706127,
          "content_description" : "ARM TrustZone technology for ARMv8-M is an optional Security Extension that is designed to provide a foundation for improved system security in a wide range of embedded applications. If the Security Extension is implemented, the system starts up in Secure state by default. If the Security Extension is not implemented, the system is always in Non-secure state. TrustZone technology enables the processor to be aware of the security states available.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654588370000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100690/0201/?lang=en",
          "modified" : 1654588285000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654588370653386754,
          "uri" : "https://developer.arm.com/documentation/100690/0201/en",
          "syscollection" : "default"
        },
        "Title" : "TrustZone technology for Armv8-M Architecture",
        "Uri" : "https://developer.arm.com/documentation/100690/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100690/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en",
        "Excerpt" : "Arm may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any ... All rights reserved.",
        "FirstSentences" : "TrustZone\\u00AE technology for Armv8-M Architecture Version 2.1 Copyright \\u00A9 2016\\u20132018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "100690",
        "document_version" : "0201",
        "content_type" : "Guide",
        "systopparent" : "3706127",
        "sysurihash" : "IAdsiT6BjsAKwFu4",
        "urihash" : "IAdsiT6BjsAKwFu4",
        "sysuri" : "https://developer.arm.com/documentation/100690/0201/en/Preface",
        "systransactionid" : 898994,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549363474000,
        "topparentid" : 3706127,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602695220000,
        "sysconcepts" : "Arm Glossary ; feedback ; comments ; documentation ; meaning ; welcomes ; reader ; Adobe Acrobat ; diagnostic procedures ; industry standard ; explanation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 3706127,
        "parentitem" : "5f873034f86e16515cdb6d2f",
        "concepts" : "Arm Glossary ; feedback ; comments ; documentation ; meaning ; welcomes ; reader ; Adobe Acrobat ; diagnostic procedures ; industry standard ; explanation",
        "documenttype" : "html",
        "isattachment" : "3706127",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654588370000,
        "permanentid" : "436de38a849ad77b8465228170b667c1e7ab7ef5e58f071bd1a0ea0435d2",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873034f86e16515cdb6d31",
        "transactionid" : 898994,
        "title" : "Preface ",
        "products" : [ "Armv8-M", "Learn the architecture" ],
        "date" : 1654588370000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100690:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654588370441300822,
        "sysisattachment" : "3706127",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706127,
        "size" : 1116,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100690/0201/Preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654588313473,
        "syssize" : 1116,
        "sysdate" : 1654588370000,
        "haslayout" : "1",
        "topparent" : "3706127",
        "label_version" : "2.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706127,
        "content_description" : "ARM TrustZone technology for ARMv8-M is an optional Security Extension that is designed to provide a foundation for improved system security in a wide range of embedded applications. If the Security Extension is implemented, the system starts up in Secure state by default. If the Security Extension is not implemented, the system is always in Non-secure state. TrustZone technology enables the processor to be aware of the security states available.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654588370000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100690/0201/Preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100690/0201/Preface?lang=en",
        "modified" : 1654588285000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654588370441300822,
        "uri" : "https://developer.arm.com/documentation/100690/0201/en/Preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/100690/0201/en/Preface",
      "PrintableUri" : "https://developer.arm.com/documentation/100690/0201/en/Preface",
      "ClickUri" : "https://developer.arm.com/documentation/100690/0201/Preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en/Preface",
      "Excerpt" : "Preface Glossary The Arm Glossary is a list of terms used in Arm documentation, together ... The Arm Glossary does not contain terms that are industry standard unless the Arm ... The number .",
      "FirstSentences" : "Preface Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless ..."
    } ],
    "totalNumberOfChildResults" : 11,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "TrustZone technology for Armv8-M Architecture ",
      "document_number" : "100690",
      "document_version" : "0201",
      "content_type" : "Guide",
      "systopparent" : "3706127",
      "sysurihash" : "IlAIyIyHoyMsx7tO",
      "urihash" : "IlAIyIyHoyMsx7tO",
      "sysuri" : "https://developer.arm.com/documentation/100690/0201/en",
      "systransactionid" : 898994,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549363474000,
      "topparentid" : 3706127,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602695220000,
      "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1654588370000,
      "permanentid" : "d3c1f29ae187ffd8f770c381b20edb744c66e911857dcac27364d47ebbb4",
      "syslanguage" : [ "English" ],
      "itemid" : "5f873034f86e16515cdb6d2f",
      "transactionid" : 898994,
      "title" : "TrustZone technology for Armv8-M Architecture ",
      "products" : [ "Armv8-M", "Learn the architecture" ],
      "date" : 1654588370000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "100690:0201:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654588370653386754,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 4374,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654588313493,
      "syssize" : 4374,
      "sysdate" : 1654588370000,
      "haslayout" : "1",
      "topparent" : "3706127",
      "label_version" : "2.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3706127,
      "content_description" : "ARM TrustZone technology for ARMv8-M is an optional Security Extension that is designed to provide a foundation for improved system security in a wide range of embedded applications. If the Security Extension is implemented, the system starts up in Secure state by default. If the Security Extension is not implemented, the system is always in Non-secure state. TrustZone technology enables the processor to be aware of the security states available.",
      "wordcount" : 292,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654588370000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100690/0201/?lang=en",
      "modified" : 1654588285000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654588370653386754,
      "uri" : "https://developer.arm.com/documentation/100690/0201/en",
      "syscollection" : "default"
    },
    "Title" : "TrustZone technology for Armv8-M Architecture",
    "Uri" : "https://developer.arm.com/documentation/100690/0201/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100690/0201/en",
    "ClickUri" : "https://developer.arm.com/documentation/100690/0201/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100690/0201/en",
    "Excerpt" : "Arm may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any ... All rights reserved.",
    "FirstSentences" : "TrustZone\\u00AE technology for Armv8-M Architecture Version 2.1 Copyright \\u00A9 2016\\u20132018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
  }, {
    "title" : "Port Intel intrinsics to Neon technology",
    "uri" : "https://developer.arm.com/documentation/102581/0200/en/pdf/Port-Intel-Intrinsics-to-Arm-Neon-technology.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102581/0200/en/pdf/Port-Intel-Intrinsics-to-Arm-Neon-technology.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/616d26aae4f35d248467d648",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en/pdf/Port-Intel-Intrinsics-to-Arm-Neon-technology.pdf",
    "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... 102581 ... Issue 1 ... document may be the trademarks of their respective owners.",
    "firstSentences" : "Port Intel intrinsics to Neon technology Issue 1 Copyright © Arm Limited (or its affiliates). All rights reserved. 102581 Port Intel intrinsics to Neon technology Neon technology Port Intel ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Port Intel intrinsics to Neon technology",
      "uri" : "https://developer.arm.com/documentation/102581/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/102581/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en",
      "excerpt" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 ... This guide focuses on porting SSE intrinsics used on Intel and AMD hardware to Neon ...",
      "firstSentences" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 Intel SSE code with sample code. This guide focuses on porting SSE intrinsics used on Intel ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Port Intel intrinsics to Neon technology ",
        "document_number" : "102581",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4795192",
        "sysurihash" : "Jv3JkuWYSjSSeuHY",
        "urihash" : "Jv3JkuWYSjSSeuHY",
        "sysuri" : "https://developer.arm.com/documentation/102581/0200/en",
        "systransactionid" : 898680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4795192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634543274000,
        "sysconcepts" : "x86 ; intrinsics ; SSE ; port ; Neon ; Arm Architecture Reference Manual ; thermal efficiency ; operating systems ; emulation modes ; usage scenarios ; mobile hardware ; server environments ; AMD platforms",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "x86 ; intrinsics ; SSE ; port ; Neon ; Arm Architecture Reference Manual ; thermal efficiency ; operating systems ; emulation modes ; usage scenarios ; mobile hardware ; server environments ; AMD platforms",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654529723000,
        "permanentid" : "8a0ad9e0c8067954696f69cafe4147e7c1e41710967087f5673bd8a67368",
        "syslanguage" : [ "English" ],
        "itemid" : "616d26aae4f35d248467d641",
        "transactionid" : 898680,
        "title" : "Port Intel intrinsics to Neon technology ",
        "products" : [ "Neon intrinsics", "Learn the architecture" ],
        "date" : 1654529723000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Windows on Arm", "Porting" ],
        "document_id" : "102581:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654529723521122634,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1541,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654529702019,
        "syssize" : 1541,
        "sysdate" : 1654529723000,
        "haslayout" : "1",
        "topparent" : "4795192",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4795192,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, you learn about how to port Intel intrinsics to Arm Neon.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654529723000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102581/0200/?lang=en",
        "modified" : 1654529668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654529723521122634,
        "uri" : "https://developer.arm.com/documentation/102581/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Port Intel intrinsics to Neon technology",
      "Uri" : "https://developer.arm.com/documentation/102581/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102581/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en",
      "Excerpt" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 ... This guide focuses on porting SSE intrinsics used on Intel and AMD hardware to Neon ...",
      "FirstSentences" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 Intel SSE code with sample code. This guide focuses on porting SSE intrinsics used on Intel ..."
    },
    "childResults" : [ {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102581/0200/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102581/0200/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102581/0200/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en/Next-steps",
      "excerpt" : "Next steps In this guide, you learned that porting SSE code to Neon by hand is preferable if you do not ... For smaller codebases, libraries like xsimd can be used to simplify working with ...",
      "firstSentences" : "Next steps In this guide, you learned that porting SSE code to Neon by hand is preferable if you do not have much code to port or if the performance needed is known to push hardware boundaries.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Port Intel intrinsics to Neon technology",
        "uri" : "https://developer.arm.com/documentation/102581/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102581/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en",
        "excerpt" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 ... This guide focuses on porting SSE intrinsics used on Intel and AMD hardware to Neon ...",
        "firstSentences" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 Intel SSE code with sample code. This guide focuses on porting SSE intrinsics used on Intel ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Port Intel intrinsics to Neon technology ",
          "document_number" : "102581",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "4795192",
          "sysurihash" : "Jv3JkuWYSjSSeuHY",
          "urihash" : "Jv3JkuWYSjSSeuHY",
          "sysuri" : "https://developer.arm.com/documentation/102581/0200/en",
          "systransactionid" : 898680,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515260000,
          "topparentid" : 4795192,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634543274000,
          "sysconcepts" : "x86 ; intrinsics ; SSE ; port ; Neon ; Arm Architecture Reference Manual ; thermal efficiency ; operating systems ; emulation modes ; usage scenarios ; mobile hardware ; server environments ; AMD platforms",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "x86 ; intrinsics ; SSE ; port ; Neon ; Arm Architecture Reference Manual ; thermal efficiency ; operating systems ; emulation modes ; usage scenarios ; mobile hardware ; server environments ; AMD platforms",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654529723000,
          "permanentid" : "8a0ad9e0c8067954696f69cafe4147e7c1e41710967087f5673bd8a67368",
          "syslanguage" : [ "English" ],
          "itemid" : "616d26aae4f35d248467d641",
          "transactionid" : 898680,
          "title" : "Port Intel intrinsics to Neon technology ",
          "products" : [ "Neon intrinsics", "Learn the architecture" ],
          "date" : 1654529723000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Windows on Arm", "Porting" ],
          "document_id" : "102581:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654529723521122634,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1541,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654529702019,
          "syssize" : 1541,
          "sysdate" : 1654529723000,
          "haslayout" : "1",
          "topparent" : "4795192",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4795192,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, you learn about how to port Intel intrinsics to Arm Neon.",
          "wordcount" : 127,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654529723000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102581/0200/?lang=en",
          "modified" : 1654529668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654529723521122634,
          "uri" : "https://developer.arm.com/documentation/102581/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Port Intel intrinsics to Neon technology",
        "Uri" : "https://developer.arm.com/documentation/102581/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102581/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en",
        "Excerpt" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 ... This guide focuses on porting SSE intrinsics used on Intel and AMD hardware to Neon ...",
        "FirstSentences" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 Intel SSE code with sample code. This guide focuses on porting SSE intrinsics used on Intel ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102581",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4795192",
        "sysurihash" : "2qr2YwAQhRhIwcVL",
        "urihash" : "2qr2YwAQhRhIwcVL",
        "sysuri" : "https://developer.arm.com/documentation/102581/0200/en/Next-steps",
        "systransactionid" : 898680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4795192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634543274000,
        "sysconcepts" : "xsimd ; porting ; A78 Core Software Optimization ; Arm Cortex ; conducting benchmarks ; abstraction layer ; vectorized code ; hardware boundaries ; architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4795192,
        "parentitem" : "616d26aae4f35d248467d641",
        "concepts" : "xsimd ; porting ; A78 Core Software Optimization ; Arm Cortex ; conducting benchmarks ; abstraction layer ; vectorized code ; hardware boundaries ; architecture",
        "documenttype" : "html",
        "isattachment" : "4795192",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654529723000,
        "permanentid" : "4a3a7fb580e8b56a7293f96fc120e63b2264f93a3a8baf4031dc57198def",
        "syslanguage" : [ "English" ],
        "itemid" : "616d26aae4f35d248467d647",
        "transactionid" : 898680,
        "title" : "Next steps ",
        "products" : [ "Neon intrinsics", "Learn the architecture" ],
        "date" : 1654529723000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Windows on Arm", "Porting" ],
        "document_id" : "102581:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654529723799108639,
        "sysisattachment" : "4795192",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4795192,
        "size" : 641,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102581/0200/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654529702019,
        "syssize" : 641,
        "sysdate" : 1654529723000,
        "haslayout" : "1",
        "topparent" : "4795192",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4795192,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, you learn about how to port Intel intrinsics to Arm Neon.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654529723000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102581/0200/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102581/0200/Next-steps?lang=en",
        "modified" : 1654529668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654529723799108639,
        "uri" : "https://developer.arm.com/documentation/102581/0200/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102581/0200/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102581/0200/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102581/0200/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en/Next-steps",
      "Excerpt" : "Next steps In this guide, you learned that porting SSE code to Neon by hand is preferable if you do not ... For smaller codebases, libraries like xsimd can be used to simplify working with ...",
      "FirstSentences" : "Next steps In this guide, you learned that porting SSE code to Neon by hand is preferable if you do not have much code to port or if the performance needed is known to push hardware boundaries."
    }, {
      "title" : "Port with SSE2Neon and SIMDe",
      "uri" : "https://developer.arm.com/documentation/102581/0200/en/Port-with-SSE2Neon-and-SIMDe",
      "printableUri" : "https://developer.arm.com/documentation/102581/0200/en/Port-with-SSE2Neon-and-SIMDe",
      "clickUri" : "https://developer.arm.com/documentation/102581/0200/Port-with-SSE2Neon-and-SIMDe?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en/Port-with-SSE2Neon-and-SIMDe",
      "excerpt" : "If you want to support WebAssembly or implement a feature in Neon that automatically works on SSE, these ... The Arm device may have different bottlenecks to an Intel device, and there may be ...",
      "firstSentences" : "Port with SSE2Neon and SIMDe Currently, games and applications are moving to devices that support Arm Neon. For example, PC and console games that have moved to mobile include Grand Theft Auto, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Port Intel intrinsics to Neon technology",
        "uri" : "https://developer.arm.com/documentation/102581/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102581/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en",
        "excerpt" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 ... This guide focuses on porting SSE intrinsics used on Intel and AMD hardware to Neon ...",
        "firstSentences" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 Intel SSE code with sample code. This guide focuses on porting SSE intrinsics used on Intel ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Port Intel intrinsics to Neon technology ",
          "document_number" : "102581",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "4795192",
          "sysurihash" : "Jv3JkuWYSjSSeuHY",
          "urihash" : "Jv3JkuWYSjSSeuHY",
          "sysuri" : "https://developer.arm.com/documentation/102581/0200/en",
          "systransactionid" : 898680,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515260000,
          "topparentid" : 4795192,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634543274000,
          "sysconcepts" : "x86 ; intrinsics ; SSE ; port ; Neon ; Arm Architecture Reference Manual ; thermal efficiency ; operating systems ; emulation modes ; usage scenarios ; mobile hardware ; server environments ; AMD platforms",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "x86 ; intrinsics ; SSE ; port ; Neon ; Arm Architecture Reference Manual ; thermal efficiency ; operating systems ; emulation modes ; usage scenarios ; mobile hardware ; server environments ; AMD platforms",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654529723000,
          "permanentid" : "8a0ad9e0c8067954696f69cafe4147e7c1e41710967087f5673bd8a67368",
          "syslanguage" : [ "English" ],
          "itemid" : "616d26aae4f35d248467d641",
          "transactionid" : 898680,
          "title" : "Port Intel intrinsics to Neon technology ",
          "products" : [ "Neon intrinsics", "Learn the architecture" ],
          "date" : 1654529723000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Windows on Arm", "Porting" ],
          "document_id" : "102581:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654529723521122634,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1541,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654529702019,
          "syssize" : 1541,
          "sysdate" : 1654529723000,
          "haslayout" : "1",
          "topparent" : "4795192",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4795192,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, you learn about how to port Intel intrinsics to Arm Neon.",
          "wordcount" : 127,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654529723000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102581/0200/?lang=en",
          "modified" : 1654529668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654529723521122634,
          "uri" : "https://developer.arm.com/documentation/102581/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Port Intel intrinsics to Neon technology",
        "Uri" : "https://developer.arm.com/documentation/102581/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102581/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en",
        "Excerpt" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 ... This guide focuses on porting SSE intrinsics used on Intel and AMD hardware to Neon ...",
        "FirstSentences" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 Intel SSE code with sample code. This guide focuses on porting SSE intrinsics used on Intel ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Port with SSE2Neon and SIMDe ",
        "document_number" : "102581",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4795192",
        "sysurihash" : "TP9ZKqOON23ykJUS",
        "urihash" : "TP9ZKqOON23ykJUS",
        "sysuri" : "https://developer.arm.com/documentation/102581/0200/en/Port-with-SSE2Neon-and-SIMDe",
        "systransactionid" : 898680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4795192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634543274000,
        "sysconcepts" : "Arm Neon ; intrinsics ; SIMDe ; SSE2Neon ; Intel ; supports ; games ; SSE ; libraries ; perfect mapping ; basic arithmetic ; algorithm ; compiling ; architectures ; precision ; simplicity",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4795192,
        "parentitem" : "616d26aae4f35d248467d641",
        "concepts" : "Arm Neon ; intrinsics ; SIMDe ; SSE2Neon ; Intel ; supports ; games ; SSE ; libraries ; perfect mapping ; basic arithmetic ; algorithm ; compiling ; architectures ; precision ; simplicity",
        "documenttype" : "html",
        "isattachment" : "4795192",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654529723000,
        "permanentid" : "7cee66bf7ef298d1c5fdce6c62db534fc29a5819a1ea510fe7f33c1f8a41",
        "syslanguage" : [ "English" ],
        "itemid" : "616d26aae4f35d248467d645",
        "transactionid" : 898680,
        "title" : "Port with SSE2Neon and SIMDe ",
        "products" : [ "Neon intrinsics", "Learn the architecture" ],
        "date" : 1654529723000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Windows on Arm", "Porting" ],
        "document_id" : "102581:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654529723753394126,
        "sysisattachment" : "4795192",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4795192,
        "size" : 10728,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102581/0200/Port-with-SSE2Neon-and-SIMDe?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654529702019,
        "syssize" : 10728,
        "sysdate" : 1654529723000,
        "haslayout" : "1",
        "topparent" : "4795192",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4795192,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, you learn about how to port Intel intrinsics to Arm Neon.",
        "wordcount" : 529,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654529723000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102581/0200/Port-with-SSE2Neon-and-SIMDe?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102581/0200/Port-with-SSE2Neon-and-SIMDe?lang=en",
        "modified" : 1654529668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654529723753394126,
        "uri" : "https://developer.arm.com/documentation/102581/0200/en/Port-with-SSE2Neon-and-SIMDe",
        "syscollection" : "default"
      },
      "Title" : "Port with SSE2Neon and SIMDe",
      "Uri" : "https://developer.arm.com/documentation/102581/0200/en/Port-with-SSE2Neon-and-SIMDe",
      "PrintableUri" : "https://developer.arm.com/documentation/102581/0200/en/Port-with-SSE2Neon-and-SIMDe",
      "ClickUri" : "https://developer.arm.com/documentation/102581/0200/Port-with-SSE2Neon-and-SIMDe?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en/Port-with-SSE2Neon-and-SIMDe",
      "Excerpt" : "If you want to support WebAssembly or implement a feature in Neon that automatically works on SSE, these ... The Arm device may have different bottlenecks to an Intel device, and there may be ...",
      "FirstSentences" : "Port with SSE2Neon and SIMDe Currently, games and applications are moving to devices that support Arm Neon. For example, PC and console games that have moved to mobile include Grand Theft Auto, ..."
    }, {
      "title" : "Porting intrinsics",
      "uri" : "https://developer.arm.com/documentation/102581/0200/en/Porting-intrinsics",
      "printableUri" : "https://developer.arm.com/documentation/102581/0200/en/Porting-intrinsics",
      "clickUri" : "https://developer.arm.com/documentation/102581/0200/Porting-intrinsics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en/Porting-intrinsics",
      "excerpt" : "The compiled output code is a small routine of instructions, as shown in the ... This custom code replaces the code that does not have a direct x86 to Neon ... \\\\\\r\\n\\r\\n ret = vmovq_n_f32(",
      "firstSentences" : "Porting intrinsics In this section of the guide, we learn about porting SSE code to run on Arm processors manually and using platform-agnostic headers. Port intrinsics manually When porting ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Port Intel intrinsics to Neon technology",
        "uri" : "https://developer.arm.com/documentation/102581/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102581/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en",
        "excerpt" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 ... This guide focuses on porting SSE intrinsics used on Intel and AMD hardware to Neon ...",
        "firstSentences" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 Intel SSE code with sample code. This guide focuses on porting SSE intrinsics used on Intel ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Port Intel intrinsics to Neon technology ",
          "document_number" : "102581",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "4795192",
          "sysurihash" : "Jv3JkuWYSjSSeuHY",
          "urihash" : "Jv3JkuWYSjSSeuHY",
          "sysuri" : "https://developer.arm.com/documentation/102581/0200/en",
          "systransactionid" : 898680,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515260000,
          "topparentid" : 4795192,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634543274000,
          "sysconcepts" : "x86 ; intrinsics ; SSE ; port ; Neon ; Arm Architecture Reference Manual ; thermal efficiency ; operating systems ; emulation modes ; usage scenarios ; mobile hardware ; server environments ; AMD platforms",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "x86 ; intrinsics ; SSE ; port ; Neon ; Arm Architecture Reference Manual ; thermal efficiency ; operating systems ; emulation modes ; usage scenarios ; mobile hardware ; server environments ; AMD platforms",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654529723000,
          "permanentid" : "8a0ad9e0c8067954696f69cafe4147e7c1e41710967087f5673bd8a67368",
          "syslanguage" : [ "English" ],
          "itemid" : "616d26aae4f35d248467d641",
          "transactionid" : 898680,
          "title" : "Port Intel intrinsics to Neon technology ",
          "products" : [ "Neon intrinsics", "Learn the architecture" ],
          "date" : 1654529723000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Windows on Arm", "Porting" ],
          "document_id" : "102581:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654529723521122634,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1541,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654529702019,
          "syssize" : 1541,
          "sysdate" : 1654529723000,
          "haslayout" : "1",
          "topparent" : "4795192",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4795192,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, you learn about how to port Intel intrinsics to Arm Neon.",
          "wordcount" : 127,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654529723000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102581/0200/?lang=en",
          "modified" : 1654529668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654529723521122634,
          "uri" : "https://developer.arm.com/documentation/102581/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Port Intel intrinsics to Neon technology",
        "Uri" : "https://developer.arm.com/documentation/102581/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102581/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102581/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en",
        "Excerpt" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 ... This guide focuses on porting SSE intrinsics used on Intel and AMD hardware to Neon ...",
        "FirstSentences" : "Overview In this guide, you learn how to transition from x86 to Arm Neon technology for non-portable x86 Intel SSE code with sample code. This guide focuses on porting SSE intrinsics used on Intel ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Porting intrinsics ",
        "document_number" : "102581",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "4795192",
        "sysurihash" : "4MgyAxcuW45qdbð9",
        "urihash" : "4MgyAxcuW45qdbð9",
        "sysuri" : "https://developer.arm.com/documentation/102581/0200/en/Porting-intrinsics",
        "systransactionid" : 898680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4795192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634543274000,
        "sysconcepts" : "manually port ; instructions ; architecture ; optimization ; intrinsics ; headers ; sse ; registers ; Arm Cortex ; SIMDe ; latency penalty ; direct replacement ; originally targeted ; functionality ; case-by-case basis ; problematic portions",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4795192,
        "parentitem" : "616d26aae4f35d248467d641",
        "concepts" : "manually port ; instructions ; architecture ; optimization ; intrinsics ; headers ; sse ; registers ; Arm Cortex ; SIMDe ; latency penalty ; direct replacement ; originally targeted ; functionality ; case-by-case basis ; problematic portions",
        "documenttype" : "html",
        "isattachment" : "4795192",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654529723000,
        "permanentid" : "2babaef0fcaeec049c3054afafc48a6084b8bf79b140efcb57319798045f",
        "syslanguage" : [ "English" ],
        "itemid" : "616d26aae4f35d248467d644",
        "transactionid" : 898680,
        "title" : "Porting intrinsics ",
        "products" : [ "Neon intrinsics", "Learn the architecture" ],
        "date" : 1654529723000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Windows on Arm", "Porting" ],
        "document_id" : "102581:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654529723645364442,
        "sysisattachment" : "4795192",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4795192,
        "size" : 19091,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102581/0200/Porting-intrinsics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654529702019,
        "syssize" : 19091,
        "sysdate" : 1654529723000,
        "haslayout" : "1",
        "topparent" : "4795192",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4795192,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, you learn about how to port Intel intrinsics to Arm Neon.",
        "wordcount" : 611,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654529723000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102581/0200/Porting-intrinsics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102581/0200/Porting-intrinsics?lang=en",
        "modified" : 1654529668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654529723645364442,
        "uri" : "https://developer.arm.com/documentation/102581/0200/en/Porting-intrinsics",
        "syscollection" : "default"
      },
      "Title" : "Porting intrinsics",
      "Uri" : "https://developer.arm.com/documentation/102581/0200/en/Porting-intrinsics",
      "PrintableUri" : "https://developer.arm.com/documentation/102581/0200/en/Porting-intrinsics",
      "ClickUri" : "https://developer.arm.com/documentation/102581/0200/Porting-intrinsics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en/Porting-intrinsics",
      "Excerpt" : "The compiled output code is a small routine of instructions, as shown in the ... This custom code replaces the code that does not have a direct x86 to Neon ... \\\\\\r\\n\\r\\n ret = vmovq_n_f32(",
      "FirstSentences" : "Porting intrinsics In this section of the guide, we learn about porting SSE code to run on Arm processors manually and using platform-agnostic headers. Port intrinsics manually When porting ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Port Intel intrinsics to Neon technology ",
      "document_number" : "102581",
      "document_version" : "0200",
      "content_type" : "Guide",
      "systopparent" : "4795192",
      "sysauthor" : "Lisa Durbin",
      "sysurihash" : "LqQf7jPsXLdJCwPd",
      "urihash" : "LqQf7jPsXLdJCwPd",
      "sysuri" : "https://developer.arm.com/documentation/102581/0200/en/pdf/Port-Intel-Intrinsics-to-Arm-Neon-technology.pdf",
      "systransactionid" : 898680,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1634515260000,
      "topparentid" : 4795192,
      "numberofpages" : 26,
      "sysconcepts" : "porting ; registers ; intrinsics ; instructions ; SIMDe ; Neon intrinsics ; Arm Cortex-A series ; x86 ; written agreement ; int32x4 ; provisions ; float64x2 ; Neon ; functionality ; plane ; SIMDe headers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4795192,
      "parentitem" : "616d26aae4f35d248467d641",
      "concepts" : "porting ; registers ; intrinsics ; instructions ; SIMDe ; Neon intrinsics ; Arm Cortex-A series ; x86 ; written agreement ; int32x4 ; provisions ; float64x2 ; Neon ; functionality ; plane ; SIMDe headers",
      "documenttype" : "pdf",
      "isattachment" : "4795192",
      "sysindexeddate" : 1654529724000,
      "permanentid" : "902e27b59c947335a7e15a5089d18cda04e17b1fe7b04022245302d527f4",
      "syslanguage" : [ "English" ],
      "itemid" : "616d26aae4f35d248467d648",
      "transactionid" : 898680,
      "title" : "Port Intel intrinsics to Neon technology ",
      "date" : 1654529723000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102581:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654529723981395527,
      "sysisattachment" : "4795192",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4795192,
      "size" : 419526,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/616d26aae4f35d248467d648",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654529703842,
      "syssize" : 419526,
      "sysdate" : 1654529723000,
      "topparent" : "4795192",
      "author" : "Lisa Durbin",
      "label_version" : "2.0",
      "systopparentid" : 4795192,
      "content_description" : "In this guide, you learn about how to port Intel intrinsics to Arm Neon.",
      "wordcount" : 1318,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654529724000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/616d26aae4f35d248467d648",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654529723981395527,
      "uri" : "https://developer.arm.com/documentation/102581/0200/en/pdf/Port-Intel-Intrinsics-to-Arm-Neon-technology.pdf",
      "syscollection" : "default"
    },
    "Title" : "Port Intel intrinsics to Neon technology",
    "Uri" : "https://developer.arm.com/documentation/102581/0200/en/pdf/Port-Intel-Intrinsics-to-Arm-Neon-technology.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102581/0200/en/pdf/Port-Intel-Intrinsics-to-Arm-Neon-technology.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/616d26aae4f35d248467d648",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102581/0200/en/pdf/Port-Intel-Intrinsics-to-Arm-Neon-technology.pdf",
    "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... 102581 ... Issue 1 ... document may be the trademarks of their respective owners.",
    "FirstSentences" : "Port Intel intrinsics to Neon technology Issue 1 Copyright © Arm Limited (or its affiliates). All rights reserved. 102581 Port Intel intrinsics to Neon technology Neon technology Port Intel ..."
  }, {
    "title" : "ARM Cortex-A Series Programmer's Guide",
    "uri" : "https://developer.arm.com/documentation/den0013/d/en/pdf/DEN0013D_cortex_a_series_PG.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0013/d/en/pdf/DEN0013D_cortex_a_series_PG.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ff5c9fd89a395015c28fc51",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en/pdf/DEN0013D_cortex_a_series_PG.pdf",
    "excerpt" : "D ... ARM makes no representations or warranties, either express or implied, included but ... Other brands and names mentioned herein may be the trademarks of their respective ... ix Glossary",
    "firstSentences" : "ARM Cortex-A Series Version: 4.0 Programmer’s Guide Copyright © 2011 – 2013 ARM. All rights reserved. ARM DEN0013D (ID012214) ARM DEN0013D ID012214 ARM Cortex-A Series Programmer’s Guide Copyright ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A Series Programmer's Guide",
      "uri" : "https://developer.arm.com/documentation/den0013/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0013/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en",
      "excerpt" : "for any purpose prohibited by Export Laws, including, without limitation, nuclear, ... Index added. Corrected and revised throughout. ... ARM Cortex-A Series Programmer's Guide Armv7-A",
      "firstSentences" : "ARM\\u00AE Cortex\\u2122-A Series Programmer's Guide Version: 4.0 Copyright \\u00A9 2011 - 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-A Series Programmer's ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A Series Programmer's Guide ",
        "document_number" : "den0013",
        "document_version" : "d",
        "content_type" : "Guide",
        "systopparent" : "5037415",
        "sysurihash" : "cSqA0Iu7MLQCN0iT",
        "urihash" : "cSqA0Iu7MLQCN0iT",
        "sysuri" : "https://developer.arm.com/documentation/den0013/d/en",
        "systransactionid" : 898671,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1390388073000,
        "topparentid" : 5037415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1609943544000,
        "sysconcepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; computinghistory ; Computing History ; Fulbourn Road Cambridge ; weapons proliferation ; purposes of determining ; subsidiaries ; Non-Confidential",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; computinghistory ; Computing History ; Fulbourn Road Cambridge ; weapons proliferation ; purposes of determining ; subsidiaries ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654528335000,
        "permanentid" : "508d34690fe081c6c73c687419b66002cb859157b77186bf1f22fa90a90a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ff5c9f889a395015c28f9f5",
        "transactionid" : 898671,
        "title" : "ARM Cortex-A Series Programmer's Guide ",
        "products" : [ "Armv7-A", "Learn the architecture" ],
        "date" : 1654528335000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "den0013:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654528335754147382,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654528319046,
        "syssize" : 4204,
        "sysdate" : 1654528335000,
        "haslayout" : "1",
        "topparent" : "5037415",
        "label_version" : "4.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037415,
        "content_description" : "This book provides an introduction to ARM technology for programmers using ARM Cortex-A series processors conforming to the ARMv7-A architecture.",
        "wordcount" : 282,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A", "Architectures|Learn the architecture" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654528335000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0013/d/?lang=en",
        "modified" : 1654528307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654528335754147382,
        "uri" : "https://developer.arm.com/documentation/den0013/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A Series Programmer's Guide",
      "Uri" : "https://developer.arm.com/documentation/den0013/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0013/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en",
      "Excerpt" : "for any purpose prohibited by Export Laws, including, without limitation, nuclear, ... Index added. Corrected and revised throughout. ... ARM Cortex-A Series Programmer's Guide Armv7-A",
      "FirstSentences" : "ARM\\u00AE Cortex\\u2122-A Series Programmer's Guide Version: 4.0 Copyright \\u00A9 2011 - 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-A Series Programmer's ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A Series Programmer's Guide",
      "uri" : "https://developer.arm.com/documentation/den0013/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0013/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en",
      "excerpt" : "for any purpose prohibited by Export Laws, including, without limitation, nuclear, ... Index added. Corrected and revised throughout. ... ARM Cortex-A Series Programmer's Guide Armv7-A",
      "firstSentences" : "ARM\\u00AE Cortex\\u2122-A Series Programmer's Guide Version: 4.0 Copyright \\u00A9 2011 - 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-A Series Programmer's ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A Series Programmer's Guide ",
        "document_number" : "den0013",
        "document_version" : "d",
        "content_type" : "Guide",
        "systopparent" : "5037415",
        "sysurihash" : "cSqA0Iu7MLQCN0iT",
        "urihash" : "cSqA0Iu7MLQCN0iT",
        "sysuri" : "https://developer.arm.com/documentation/den0013/d/en",
        "systransactionid" : 898671,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1390388073000,
        "topparentid" : 5037415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1609943544000,
        "sysconcepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; computinghistory ; Computing History ; Fulbourn Road Cambridge ; weapons proliferation ; purposes of determining ; subsidiaries ; Non-Confidential",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; computinghistory ; Computing History ; Fulbourn Road Cambridge ; weapons proliferation ; purposes of determining ; subsidiaries ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654528335000,
        "permanentid" : "508d34690fe081c6c73c687419b66002cb859157b77186bf1f22fa90a90a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ff5c9f889a395015c28f9f5",
        "transactionid" : 898671,
        "title" : "ARM Cortex-A Series Programmer's Guide ",
        "products" : [ "Armv7-A", "Learn the architecture" ],
        "date" : 1654528335000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "den0013:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654528335754147382,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654528319046,
        "syssize" : 4204,
        "sysdate" : 1654528335000,
        "haslayout" : "1",
        "topparent" : "5037415",
        "label_version" : "4.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037415,
        "content_description" : "This book provides an introduction to ARM technology for programmers using ARM Cortex-A series processors conforming to the ARMv7-A architecture.",
        "wordcount" : 282,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A", "Architectures|Learn the architecture" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654528335000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0013/d/?lang=en",
        "modified" : 1654528307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654528335754147382,
        "uri" : "https://developer.arm.com/documentation/den0013/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A Series Programmer's Guide",
      "Uri" : "https://developer.arm.com/documentation/den0013/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0013/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en",
      "Excerpt" : "for any purpose prohibited by Export Laws, including, without limitation, nuclear, ... Index added. Corrected and revised throughout. ... ARM Cortex-A Series Programmer's Guide Armv7-A",
      "FirstSentences" : "ARM\\u00AE Cortex\\u2122-A Series Programmer's Guide Version: 4.0 Copyright \\u00A9 2011 - 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-A Series Programmer's ..."
    }, {
      "title" : "Single stepping",
      "uri" : "https://developer.arm.com/documentation/den0013/d/en/Debug/ARM-debug-hardware/Single-stepping",
      "printableUri" : "https://developer.arm.com/documentation/den0013/d/en/Debug/ARM-debug-hardware/Single-stepping",
      "clickUri" : "https://developer.arm.com/documentation/den0013/d/Debug/ARM-debug-hardware/Single-stepping?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en/Debug/ARM-debug-hardware/Single-stepping",
      "excerpt" : "Single stepping Single step refers to the ability of the debugger to move through a piece of code, one ... The difference between Step-In and Step-Over can be explained with reference to a ...",
      "firstSentences" : "Single stepping Single step refers to the ability of the debugger to move through a piece of code, one instruction at a time. The difference between Step-In and Step-Over can be explained with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A Series Programmer's Guide",
        "uri" : "https://developer.arm.com/documentation/den0013/d/en",
        "printableUri" : "https://developer.arm.com/documentation/den0013/d/en",
        "clickUri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en",
        "excerpt" : "for any purpose prohibited by Export Laws, including, without limitation, nuclear, ... Index added. Corrected and revised throughout. ... ARM Cortex-A Series Programmer's Guide Armv7-A",
        "firstSentences" : "ARM\\u00AE Cortex\\u2122-A Series Programmer's Guide Version: 4.0 Copyright \\u00A9 2011 - 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-A Series Programmer's ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A Series Programmer's Guide ",
          "document_number" : "den0013",
          "document_version" : "d",
          "content_type" : "Guide",
          "systopparent" : "5037415",
          "sysurihash" : "cSqA0Iu7MLQCN0iT",
          "urihash" : "cSqA0Iu7MLQCN0iT",
          "sysuri" : "https://developer.arm.com/documentation/den0013/d/en",
          "systransactionid" : 898671,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1390388073000,
          "topparentid" : 5037415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1609943544000,
          "sysconcepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; computinghistory ; Computing History ; Fulbourn Road Cambridge ; weapons proliferation ; purposes of determining ; subsidiaries ; Non-Confidential",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; computinghistory ; Computing History ; Fulbourn Road Cambridge ; weapons proliferation ; purposes of determining ; subsidiaries ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654528335000,
          "permanentid" : "508d34690fe081c6c73c687419b66002cb859157b77186bf1f22fa90a90a",
          "syslanguage" : [ "English" ],
          "itemid" : "5ff5c9f889a395015c28f9f5",
          "transactionid" : 898671,
          "title" : "ARM Cortex-A Series Programmer's Guide ",
          "products" : [ "Armv7-A", "Learn the architecture" ],
          "date" : 1654528335000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "den0013:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654528335754147382,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4204,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654528319046,
          "syssize" : 4204,
          "sysdate" : 1654528335000,
          "haslayout" : "1",
          "topparent" : "5037415",
          "label_version" : "4.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5037415,
          "content_description" : "This book provides an introduction to ARM technology for programmers using ARM Cortex-A series processors conforming to the ARMv7-A architecture.",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A", "Architectures|Learn the architecture" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654528335000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0013/d/?lang=en",
          "modified" : 1654528307000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654528335754147382,
          "uri" : "https://developer.arm.com/documentation/den0013/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A Series Programmer's Guide",
        "Uri" : "https://developer.arm.com/documentation/den0013/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0013/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en",
        "Excerpt" : "for any purpose prohibited by Export Laws, including, without limitation, nuclear, ... Index added. Corrected and revised throughout. ... ARM Cortex-A Series Programmer's Guide Armv7-A",
        "FirstSentences" : "ARM\\u00AE Cortex\\u2122-A Series Programmer's Guide Version: 4.0 Copyright \\u00A9 2011 - 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-A Series Programmer's ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Single stepping ",
        "document_number" : "den0013",
        "document_version" : "d",
        "content_type" : "Guide",
        "systopparent" : "5037415",
        "sysurihash" : "MM8ODDsK2MGeczdQ",
        "urihash" : "MM8ODDsK2MGeczdQ",
        "sysuri" : "https://developer.arm.com/documentation/den0013/d/en/Debug/ARM-debug-hardware/Single-stepping",
        "systransactionid" : 898671,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1390388073000,
        "topparentid" : 5037415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1609943544000,
        "sysconcepts" : "function call ; Step-in ; piece of code ; ability of the debugger ; reference ; Step-Over ; instruction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5037415,
        "parentitem" : "5ff5c9f889a395015c28f9f5",
        "concepts" : "function call ; Step-in ; piece of code ; ability of the debugger ; reference ; Step-Over ; instruction",
        "documenttype" : "html",
        "isattachment" : "5037415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654528331000,
        "permanentid" : "bbdb1e523b332c0ef80551b8369a4ac590a58a90da721afffdda0b5718d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5ff5c9fb89a395015c28fb48",
        "transactionid" : 898671,
        "title" : "Single stepping ",
        "products" : [ "Armv7-A", "Learn the architecture" ],
        "date" : 1654528330000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "den0013:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654528330755222416,
        "sysisattachment" : "5037415",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5037415,
        "size" : 477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0013/d/Debug/ARM-debug-hardware/Single-stepping?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654528318891,
        "syssize" : 477,
        "sysdate" : 1654528330000,
        "haslayout" : "1",
        "topparent" : "5037415",
        "label_version" : "4.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037415,
        "content_description" : "This book provides an introduction to ARM technology for programmers using ARM Cortex-A series processors conforming to the ARMv7-A architecture.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A", "Architectures|Learn the architecture" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654528331000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0013/d/Debug/ARM-debug-hardware/Single-stepping?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0013/d/Debug/ARM-debug-hardware/Single-stepping?lang=en",
        "modified" : 1654528307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654528330755222416,
        "uri" : "https://developer.arm.com/documentation/den0013/d/en/Debug/ARM-debug-hardware/Single-stepping",
        "syscollection" : "default"
      },
      "Title" : "Single stepping",
      "Uri" : "https://developer.arm.com/documentation/den0013/d/en/Debug/ARM-debug-hardware/Single-stepping",
      "PrintableUri" : "https://developer.arm.com/documentation/den0013/d/en/Debug/ARM-debug-hardware/Single-stepping",
      "ClickUri" : "https://developer.arm.com/documentation/den0013/d/Debug/ARM-debug-hardware/Single-stepping?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en/Debug/ARM-debug-hardware/Single-stepping",
      "Excerpt" : "Single stepping Single step refers to the ability of the debugger to move through a piece of code, one ... The difference between Step-In and Step-Over can be explained with reference to a ...",
      "FirstSentences" : "Single stepping Single step refers to the ability of the debugger to move through a piece of code, one instruction at a time. The difference between Step-In and Step-Over can be explained with ..."
    }, {
      "title" : "Write and Fetch buffers",
      "uri" : "https://developer.arm.com/documentation/den0013/d/en/Caches/Write-and-Fetch-buffers",
      "printableUri" : "https://developer.arm.com/documentation/den0013/d/en/Caches/Write-and-Fetch-buffers",
      "clickUri" : "https://developer.arm.com/documentation/den0013/d/Caches/Write-and-Fetch-buffers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en/Caches/Write-and-Fetch-buffers",
      "excerpt" : "If the core generates writes faster than they can be drained to memory, the write buffer will ... In general, such buffers are transparent to you. ... Write and Fetch buffers Armv7-A",
      "firstSentences" : "Write and Fetch buffers A write buffer is a hardware block inside the core (but sometimes in other parts of the system as well), implemented using a number of buffers. It accepts address, data and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A Series Programmer's Guide",
        "uri" : "https://developer.arm.com/documentation/den0013/d/en",
        "printableUri" : "https://developer.arm.com/documentation/den0013/d/en",
        "clickUri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en",
        "excerpt" : "for any purpose prohibited by Export Laws, including, without limitation, nuclear, ... Index added. Corrected and revised throughout. ... ARM Cortex-A Series Programmer's Guide Armv7-A",
        "firstSentences" : "ARM\\u00AE Cortex\\u2122-A Series Programmer's Guide Version: 4.0 Copyright \\u00A9 2011 - 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-A Series Programmer's ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A Series Programmer's Guide ",
          "document_number" : "den0013",
          "document_version" : "d",
          "content_type" : "Guide",
          "systopparent" : "5037415",
          "sysurihash" : "cSqA0Iu7MLQCN0iT",
          "urihash" : "cSqA0Iu7MLQCN0iT",
          "sysuri" : "https://developer.arm.com/documentation/den0013/d/en",
          "systransactionid" : 898671,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1390388073000,
          "topparentid" : 5037415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1609943544000,
          "sysconcepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; computinghistory ; Computing History ; Fulbourn Road Cambridge ; weapons proliferation ; purposes of determining ; subsidiaries ; Non-Confidential",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; computinghistory ; Computing History ; Fulbourn Road Cambridge ; weapons proliferation ; purposes of determining ; subsidiaries ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654528335000,
          "permanentid" : "508d34690fe081c6c73c687419b66002cb859157b77186bf1f22fa90a90a",
          "syslanguage" : [ "English" ],
          "itemid" : "5ff5c9f889a395015c28f9f5",
          "transactionid" : 898671,
          "title" : "ARM Cortex-A Series Programmer's Guide ",
          "products" : [ "Armv7-A", "Learn the architecture" ],
          "date" : 1654528335000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "den0013:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654528335754147382,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4204,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654528319046,
          "syssize" : 4204,
          "sysdate" : 1654528335000,
          "haslayout" : "1",
          "topparent" : "5037415",
          "label_version" : "4.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5037415,
          "content_description" : "This book provides an introduction to ARM technology for programmers using ARM Cortex-A series processors conforming to the ARMv7-A architecture.",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A", "Architectures|Learn the architecture" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654528335000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0013/d/?lang=en",
          "modified" : 1654528307000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654528335754147382,
          "uri" : "https://developer.arm.com/documentation/den0013/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A Series Programmer's Guide",
        "Uri" : "https://developer.arm.com/documentation/den0013/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0013/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0013/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en",
        "Excerpt" : "for any purpose prohibited by Export Laws, including, without limitation, nuclear, ... Index added. Corrected and revised throughout. ... ARM Cortex-A Series Programmer's Guide Armv7-A",
        "FirstSentences" : "ARM\\u00AE Cortex\\u2122-A Series Programmer's Guide Version: 4.0 Copyright \\u00A9 2011 - 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-A Series Programmer's ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Write and Fetch buffers ",
        "document_number" : "den0013",
        "document_version" : "d",
        "content_type" : "Guide",
        "systopparent" : "5037415",
        "sysurihash" : "uDksLXJñQ6pBWDSk",
        "urihash" : "uDksLXJñQ6pBWDSk",
        "sysuri" : "https://developer.arm.com/documentation/den0013/d/en/Caches/Write-and-Fetch-buffers",
        "systransactionid" : 898671,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1390388073000,
        "topparentid" : 5037415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1609943544000,
        "sysconcepts" : "buffers ; memory ; cores ; instructions ; stores ; stream ; ARM architecture ; single burst ; eventually fill ; relevant details ; hardware block ; transparent ; transaction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5037415,
        "parentitem" : "5ff5c9f889a395015c28f9f5",
        "concepts" : "buffers ; memory ; cores ; instructions ; stores ; stream ; ARM architecture ; single burst ; eventually fill ; relevant details ; hardware block ; transparent ; transaction",
        "documenttype" : "html",
        "isattachment" : "5037415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654528331000,
        "permanentid" : "506f04e00a71ab8baf2211020653d7bc2c206f454fcf71a9ea4167e281d8",
        "syslanguage" : [ "English" ],
        "itemid" : "5ff5c9f989a395015c28fa6b",
        "transactionid" : 898671,
        "title" : "Write and Fetch buffers ",
        "products" : [ "Armv7-A", "Learn the architecture" ],
        "date" : 1654528330000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "den0013:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654528330726020356,
        "sysisattachment" : "5037415",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5037415,
        "size" : 2347,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0013/d/Caches/Write-and-Fetch-buffers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654528318891,
        "syssize" : 2347,
        "sysdate" : 1654528330000,
        "haslayout" : "1",
        "topparent" : "5037415",
        "label_version" : "4.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037415,
        "content_description" : "This book provides an introduction to ARM technology for programmers using ARM Cortex-A series processors conforming to the ARMv7-A architecture.",
        "wordcount" : 175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A", "Architectures|Learn the architecture" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654528331000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0013/d/Caches/Write-and-Fetch-buffers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0013/d/Caches/Write-and-Fetch-buffers?lang=en",
        "modified" : 1654528307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654528330726020356,
        "uri" : "https://developer.arm.com/documentation/den0013/d/en/Caches/Write-and-Fetch-buffers",
        "syscollection" : "default"
      },
      "Title" : "Write and Fetch buffers",
      "Uri" : "https://developer.arm.com/documentation/den0013/d/en/Caches/Write-and-Fetch-buffers",
      "PrintableUri" : "https://developer.arm.com/documentation/den0013/d/en/Caches/Write-and-Fetch-buffers",
      "ClickUri" : "https://developer.arm.com/documentation/den0013/d/Caches/Write-and-Fetch-buffers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en/Caches/Write-and-Fetch-buffers",
      "Excerpt" : "If the core generates writes faster than they can be drained to memory, the write buffer will ... In general, such buffers are transparent to you. ... Write and Fetch buffers Armv7-A",
      "FirstSentences" : "Write and Fetch buffers A write buffer is a hardware block inside the core (but sometimes in other parts of the system as well), implemented using a number of buffers. It accepts address, data and ..."
    } ],
    "totalNumberOfChildResults" : 573,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A Series Programmer's Guide ",
      "document_number" : "den0013",
      "document_version" : "d",
      "content_type" : "Guide",
      "systopparent" : "5037415",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "BpWF34tZfudñSwIX",
      "urihash" : "BpWF34tZfudñSwIX",
      "sysuri" : "https://developer.arm.com/documentation/den0013/d/en/pdf/DEN0013D_cortex_a_series_PG.pdf",
      "keywords" : "Cortex-A",
      "systransactionid" : 898671,
      "copyright" : "Copyright © 2011 – 2013 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1390388073000,
      "topparentid" : 5037415,
      "numberofpages" : 421,
      "sysconcepts" : "instructions ; cores ; arm ; memory ; registers ; applications ; execution ; compilers ; translations ; exceptions ; architectures ; ARM processors ; optimizations ; programming ; coprocessors ; addressing",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 5037415,
      "parentitem" : "5ff5c9f889a395015c28f9f5",
      "concepts" : "instructions ; cores ; arm ; memory ; registers ; applications ; execution ; compilers ; translations ; exceptions ; architectures ; ARM processors ; optimizations ; programming ; coprocessors ; addressing",
      "documenttype" : "pdf",
      "isattachment" : "5037415",
      "sysindexeddate" : 1654528335000,
      "permanentid" : "4cf70dd7f68c35cf1f78e8d971ba2c249434c8c44658b7382a5e1798fba3",
      "syslanguage" : [ "English" ],
      "itemid" : "5ff5c9fd89a395015c28fc51",
      "transactionid" : 898671,
      "title" : "ARM Cortex-A Series Programmer's Guide ",
      "subject" : "Cortex-A Series Programmer’s Guide, Understanding the ARMv7-A Architecture",
      "date" : 1654528335000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0013:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654528335026684041,
      "sysisattachment" : "5037415",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5037415,
      "size" : 4325449,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ff5c9fd89a395015c28fc51",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654528325970,
      "syssubject" : "Cortex-A Series Programmer’s Guide, Understanding the ARMv7-A Architecture",
      "syssize" : 4325449,
      "sysdate" : 1654528335000,
      "topparent" : "5037415",
      "author" : "ARM Limited",
      "label_version" : "4.0",
      "systopparentid" : 5037415,
      "content_description" : "This book provides an introduction to ARM technology for programmers using ARM Cortex-A series processors conforming to the ARMv7-A architecture.",
      "wordcount" : 6246,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv7-A", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654528335000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ff5c9fd89a395015c28fc51",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654528335026684041,
      "uri" : "https://developer.arm.com/documentation/den0013/d/en/pdf/DEN0013D_cortex_a_series_PG.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A Series Programmer's Guide",
    "Uri" : "https://developer.arm.com/documentation/den0013/d/en/pdf/DEN0013D_cortex_a_series_PG.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0013/d/en/pdf/DEN0013D_cortex_a_series_PG.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ff5c9fd89a395015c28fc51",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0013/d/en/pdf/DEN0013D_cortex_a_series_PG.pdf",
    "Excerpt" : "D ... ARM makes no representations or warranties, either express or implied, included but ... Other brands and names mentioned herein may be the trademarks of their respective ... ix Glossary",
    "FirstSentences" : "ARM Cortex-A Series Version: 4.0 Programmer’s Guide Copyright © 2011 – 2013 ARM. All rights reserved. ARM DEN0013D (ID012214) ARM DEN0013D ID012214 ARM Cortex-A Series Programmer’s Guide Copyright ..."
  }, {
    "title" : "Enabling various self-hosted debug models",
    "uri" : "https://developer.arm.com/documentation/102120/0100/en/Enabling-various-self-hosted-debug-models",
    "printableUri" : "https://developer.arm.com/documentation/102120/0100/en/Enabling-various-self-hosted-debug-models",
    "clickUri" : "https://developer.arm.com/documentation/102120/0100/Enabling-various-self-hosted-debug-models?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en/Enabling-various-self-hosted-debug-models",
    "excerpt" : "Kernel debugging image OS debugging To enable OS debugging, set MDCR_EL2.TDE to 1, which enables the exceptions from ... Enabling various self-hosted debug models ab2f9adLearn the architecture",
    "firstSentences" : "Enabling various self-hosted debug models Explore Application debugging, Kernel debugging, OS debugging and Hypervisor debugging. Application debugging To enable application debugging, set MDCR_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - AArch64 self-hosted debug",
      "uri" : "https://developer.arm.com/documentation/102120/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102120/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en",
      "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - AArch64 self-hosted debug Version 1.0 Release information Issue Date Confidentiality Change 0100-01 14 May 2020 Non-Confidential Initial release This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - AArch64 self-hosted debug ",
        "document_number" : "102120",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4465268",
        "sysurihash" : "mGJTcv60KW5EzoñF",
        "urihash" : "mGJTcv60KW5EzoñF",
        "sysuri" : "https://developer.arm.com/documentation/102120/0100/en",
        "systransactionid" : 898571,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589414400000,
        "topparentid" : 4465268,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654164086000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1654513443000,
        "permanentid" : "a6c72e1d020c834485f286be685ee8f93400f529e8f551dcfc2e323a5687",
        "syslanguage" : [ "English" ],
        "itemid" : "62988a76b334256d9ea8af1b",
        "transactionid" : 898571,
        "title" : "Learn the architecture - AArch64 self-hosted debug ",
        "products" : [ "Learn the architecture", "CoreSight Architecture Specifications" ],
        "date" : 1654513442000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "102120:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654513442297058767,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4360,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654513430823,
        "syssize" : 4360,
        "sysdate" : 1654513442000,
        "haslayout" : "1",
        "topparent" : "4465268",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4465268,
        "content_description" : "This guide introduces debug and the Armv8-A AArch64 debug architecture that is incorporated into the Arm architecture for application class processors.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654513443000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102120/0100/?lang=en",
        "modified" : 1654513394000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654513442297058767,
        "uri" : "https://developer.arm.com/documentation/102120/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - AArch64 self-hosted debug",
      "Uri" : "https://developer.arm.com/documentation/102120/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102120/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en",
      "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - AArch64 self-hosted debug Version 1.0 Release information Issue Date Confidentiality Change 0100-01 14 May 2020 Non-Confidential Initial release This document is protected ..."
    },
    "childResults" : [ {
      "title" : "External debug",
      "uri" : "https://developer.arm.com/documentation/102120/0100/en/External-debug",
      "printableUri" : "https://developer.arm.com/documentation/102120/0100/en/External-debug",
      "clickUri" : "https://developer.arm.com/documentation/102120/0100/External-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en/External-debug",
      "excerpt" : "However, most Armv8-A systems implement a Debug Access Port (DAP), so that off-chip external debuggers ... Authentication can be hierarchical. ... External debug ab2f9adLearn the architecture",
      "firstSentences" : "External debug The external debug model is used when the debugger is hosted outside of the Processing Element (PE) that is being debugged. Debug state is the basis of the external debug model. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 self-hosted debug",
        "uri" : "https://developer.arm.com/documentation/102120/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102120/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 self-hosted debug Version 1.0 Release information Issue Date Confidentiality Change 0100-01 14 May 2020 Non-Confidential Initial release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 self-hosted debug ",
          "document_number" : "102120",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4465268",
          "sysurihash" : "mGJTcv60KW5EzoñF",
          "urihash" : "mGJTcv60KW5EzoñF",
          "sysuri" : "https://developer.arm.com/documentation/102120/0100/en",
          "systransactionid" : 898571,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589414400000,
          "topparentid" : 4465268,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654164086000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1654513443000,
          "permanentid" : "a6c72e1d020c834485f286be685ee8f93400f529e8f551dcfc2e323a5687",
          "syslanguage" : [ "English" ],
          "itemid" : "62988a76b334256d9ea8af1b",
          "transactionid" : 898571,
          "title" : "Learn the architecture - AArch64 self-hosted debug ",
          "products" : [ "Learn the architecture", "CoreSight Architecture Specifications" ],
          "date" : 1654513442000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch64" ],
          "document_id" : "102120:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654513442297058767,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654513430823,
          "syssize" : 4360,
          "sysdate" : 1654513442000,
          "haslayout" : "1",
          "topparent" : "4465268",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4465268,
          "content_description" : "This guide introduces debug and the Armv8-A AArch64 debug architecture that is incorporated into the Arm architecture for application class processors.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654513443000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102120/0100/?lang=en",
          "modified" : 1654513394000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654513442297058767,
          "uri" : "https://developer.arm.com/documentation/102120/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 self-hosted debug",
        "Uri" : "https://developer.arm.com/documentation/102120/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102120/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 self-hosted debug Version 1.0 Release information Issue Date Confidentiality Change 0100-01 14 May 2020 Non-Confidential Initial release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External debug ",
        "document_number" : "102120",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4465268",
        "sysurihash" : "2KKðnJt0qCcLUtEA",
        "urihash" : "2KKðnJt0qCcLUtEA",
        "sysuri" : "https://developer.arm.com/documentation/102120/0100/en/External-debug",
        "systransactionid" : 898571,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589414400000,
        "topparentid" : 4465268,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654164086000,
        "sysconcepts" : "external debuggers ; interface ; PE ; debugging ; executing ; halting ; registers ; Hardware bring-up ; levels of authentication ; watchpoints ; breakpoints ; implementations ; software functionality ; Communications Channel ; Program Counter ; stage of development",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
        "attachmentparentid" : 4465268,
        "parentitem" : "62988a76b334256d9ea8af1b",
        "concepts" : "external debuggers ; interface ; PE ; debugging ; executing ; halting ; registers ; Hardware bring-up ; levels of authentication ; watchpoints ; breakpoints ; implementations ; software functionality ; Communications Channel ; Program Counter ; stage of development",
        "documenttype" : "html",
        "isattachment" : "4465268",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1654513443000,
        "permanentid" : "a9188f9c93e122830732c493dea5da9cf9ec0c13ed5cbfd9a67936cf2200",
        "syslanguage" : [ "English" ],
        "itemid" : "62988a76b334256d9ea8af21",
        "transactionid" : 898571,
        "title" : "External debug ",
        "products" : [ "Learn the architecture", "CoreSight Architecture Specifications" ],
        "date" : 1654513442000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "102120:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654513442820254221,
        "sysisattachment" : "4465268",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4465268,
        "size" : 2887,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102120/0100/External-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654513430823,
        "syssize" : 2887,
        "sysdate" : 1654513442000,
        "haslayout" : "1",
        "topparent" : "4465268",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4465268,
        "content_description" : "This guide introduces debug and the Armv8-A AArch64 debug architecture that is incorporated into the Arm architecture for application class processors.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654513443000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102120/0100/External-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102120/0100/External-debug?lang=en",
        "modified" : 1654513394000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654513442820254221,
        "uri" : "https://developer.arm.com/documentation/102120/0100/en/External-debug",
        "syscollection" : "default"
      },
      "Title" : "External debug",
      "Uri" : "https://developer.arm.com/documentation/102120/0100/en/External-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/102120/0100/en/External-debug",
      "ClickUri" : "https://developer.arm.com/documentation/102120/0100/External-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en/External-debug",
      "Excerpt" : "However, most Armv8-A systems implement a Debug Access Port (DAP), so that off-chip external debuggers ... Authentication can be hierarchical. ... External debug ab2f9adLearn the architecture",
      "FirstSentences" : "External debug The external debug model is used when the debugger is hosted outside of the Processing Element (PE) that is being debugged. Debug state is the basis of the external debug model. The ..."
    }, {
      "title" : "Check your knowledge",
      "uri" : "https://developer.arm.com/documentation/102120/0100/en/Check-your-knowledge",
      "printableUri" : "https://developer.arm.com/documentation/102120/0100/en/Check-your-knowledge",
      "clickUri" : "https://developer.arm.com/documentation/102120/0100/Check-your-knowledge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en/Check-your-knowledge",
      "excerpt" : "Check your knowledge The following questions will help you test your knowledge. What is the debug model called when the debugger is hosted on the PE?",
      "firstSentences" : "Check your knowledge The following questions will help you test your knowledge. What is the debug model called when the debugger is hosted on the PE? Self-hosted debug What is the basis for the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 self-hosted debug",
        "uri" : "https://developer.arm.com/documentation/102120/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102120/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 self-hosted debug Version 1.0 Release information Issue Date Confidentiality Change 0100-01 14 May 2020 Non-Confidential Initial release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 self-hosted debug ",
          "document_number" : "102120",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4465268",
          "sysurihash" : "mGJTcv60KW5EzoñF",
          "urihash" : "mGJTcv60KW5EzoñF",
          "sysuri" : "https://developer.arm.com/documentation/102120/0100/en",
          "systransactionid" : 898571,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589414400000,
          "topparentid" : 4465268,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654164086000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1654513443000,
          "permanentid" : "a6c72e1d020c834485f286be685ee8f93400f529e8f551dcfc2e323a5687",
          "syslanguage" : [ "English" ],
          "itemid" : "62988a76b334256d9ea8af1b",
          "transactionid" : 898571,
          "title" : "Learn the architecture - AArch64 self-hosted debug ",
          "products" : [ "Learn the architecture", "CoreSight Architecture Specifications" ],
          "date" : 1654513442000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch64" ],
          "document_id" : "102120:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654513442297058767,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654513430823,
          "syssize" : 4360,
          "sysdate" : 1654513442000,
          "haslayout" : "1",
          "topparent" : "4465268",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4465268,
          "content_description" : "This guide introduces debug and the Armv8-A AArch64 debug architecture that is incorporated into the Arm architecture for application class processors.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654513443000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102120/0100/?lang=en",
          "modified" : 1654513394000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654513442297058767,
          "uri" : "https://developer.arm.com/documentation/102120/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 self-hosted debug",
        "Uri" : "https://developer.arm.com/documentation/102120/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102120/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 self-hosted debug Version 1.0 Release information Issue Date Confidentiality Change 0100-01 14 May 2020 Non-Confidential Initial release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Check your knowledge ",
        "document_number" : "102120",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4465268",
        "sysurihash" : "ppc5OljnUy1LdXq3",
        "urihash" : "ppc5OljnUy1LdXq3",
        "sysuri" : "https://developer.arm.com/documentation/102120/0100/en/Check-your-knowledge",
        "systransactionid" : 898571,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589414400000,
        "topparentid" : 4465268,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654164086000,
        "sysconcepts" : "Arm core ; hardware breakpoints ; debugging ; watchpoints ; basis ; exceptions ; PE",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
        "attachmentparentid" : 4465268,
        "parentitem" : "62988a76b334256d9ea8af1b",
        "concepts" : "Arm core ; hardware breakpoints ; debugging ; watchpoints ; basis ; exceptions ; PE",
        "documenttype" : "html",
        "isattachment" : "4465268",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1654513443000,
        "permanentid" : "b897e51e1cc628804bc3bd4df9bf1b77800a70b81ef65f5f9b65b29b5626",
        "syslanguage" : [ "English" ],
        "itemid" : "62988a76b334256d9ea8af25",
        "transactionid" : 898571,
        "title" : "Check your knowledge ",
        "products" : [ "Learn the architecture", "CoreSight Architecture Specifications" ],
        "date" : 1654513442000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "102120:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654513442596055011,
        "sysisattachment" : "4465268",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4465268,
        "size" : 702,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102120/0100/Check-your-knowledge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654513430823,
        "syssize" : 702,
        "sysdate" : 1654513442000,
        "haslayout" : "1",
        "topparent" : "4465268",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4465268,
        "content_description" : "This guide introduces debug and the Armv8-A AArch64 debug architecture that is incorporated into the Arm architecture for application class processors.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654513443000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102120/0100/Check-your-knowledge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102120/0100/Check-your-knowledge?lang=en",
        "modified" : 1654513394000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654513442596055011,
        "uri" : "https://developer.arm.com/documentation/102120/0100/en/Check-your-knowledge",
        "syscollection" : "default"
      },
      "Title" : "Check your knowledge",
      "Uri" : "https://developer.arm.com/documentation/102120/0100/en/Check-your-knowledge",
      "PrintableUri" : "https://developer.arm.com/documentation/102120/0100/en/Check-your-knowledge",
      "ClickUri" : "https://developer.arm.com/documentation/102120/0100/Check-your-knowledge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en/Check-your-knowledge",
      "Excerpt" : "Check your knowledge The following questions will help you test your knowledge. What is the debug model called when the debugger is hosted on the PE?",
      "FirstSentences" : "Check your knowledge The following questions will help you test your knowledge. What is the debug model called when the debugger is hosted on the PE? Self-hosted debug What is the basis for the ..."
    }, {
      "title" : "Debug exceptions",
      "uri" : "https://developer.arm.com/documentation/102120/0100/en/Debug-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/102120/0100/en/Debug-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/102120/0100/Debug-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en/Debug-exceptions",
      "excerpt" : "These breakpoints route the control to the debugger when the PE executes from an instruction address ... Depending on how many breakpoints are implemented, the registers are numbered in line ...",
      "firstSentences" : "Debug exceptions In the self-hosted debug model, debug logic is configured for a debug event to cause debug exceptions. The Processing Element (PE) can only generate debug exceptions on debug events.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 self-hosted debug",
        "uri" : "https://developer.arm.com/documentation/102120/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102120/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 self-hosted debug Version 1.0 Release information Issue Date Confidentiality Change 0100-01 14 May 2020 Non-Confidential Initial release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 self-hosted debug ",
          "document_number" : "102120",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4465268",
          "sysurihash" : "mGJTcv60KW5EzoñF",
          "urihash" : "mGJTcv60KW5EzoñF",
          "sysuri" : "https://developer.arm.com/documentation/102120/0100/en",
          "systransactionid" : 898571,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589414400000,
          "topparentid" : 4465268,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654164086000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1654513443000,
          "permanentid" : "a6c72e1d020c834485f286be685ee8f93400f529e8f551dcfc2e323a5687",
          "syslanguage" : [ "English" ],
          "itemid" : "62988a76b334256d9ea8af1b",
          "transactionid" : 898571,
          "title" : "Learn the architecture - AArch64 self-hosted debug ",
          "products" : [ "Learn the architecture", "CoreSight Architecture Specifications" ],
          "date" : 1654513442000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch64" ],
          "document_id" : "102120:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654513442297058767,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654513430823,
          "syssize" : 4360,
          "sysdate" : 1654513442000,
          "haslayout" : "1",
          "topparent" : "4465268",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4465268,
          "content_description" : "This guide introduces debug and the Armv8-A AArch64 debug architecture that is incorporated into the Arm architecture for application class processors.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654513443000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102120/0100/?lang=en",
          "modified" : 1654513394000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654513442297058767,
          "uri" : "https://developer.arm.com/documentation/102120/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 self-hosted debug",
        "Uri" : "https://developer.arm.com/documentation/102120/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102120/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102120/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 self-hosted debug Version 1.0 Release information Issue Date Confidentiality Change 0100-01 14 May 2020 Non-Confidential Initial release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug exceptions ",
        "document_number" : "102120",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4465268",
        "sysurihash" : "KXPbsUatyx8b0RzH",
        "urihash" : "KXPbsUatyx8b0RzH",
        "sysuri" : "https://developer.arm.com/documentation/102120/0100/en/Debug-exceptions",
        "systransactionid" : 898571,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589414400000,
        "topparentid" : 4465268,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654164086000,
        "sysconcepts" : "exceptions ; debuggers ; registers ; EL ; Context ID ; address matching ; PE ; El1 ; accesses data ; execution ; architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
        "attachmentparentid" : 4465268,
        "parentitem" : "62988a76b334256d9ea8af1b",
        "concepts" : "exceptions ; debuggers ; registers ; EL ; Context ID ; address matching ; PE ; El1 ; accesses data ; execution ; architecture",
        "documenttype" : "html",
        "isattachment" : "4465268",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1654513443000,
        "permanentid" : "2a5e19846220d8dfc675dcca75225ccde22cb8e3b0d5a0115c285f6cdaa6",
        "syslanguage" : [ "English" ],
        "itemid" : "62988a76b334256d9ea8af22",
        "transactionid" : 898571,
        "title" : "Debug exceptions ",
        "products" : [ "Learn the architecture", "CoreSight Architecture Specifications" ],
        "date" : 1654513442000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "102120:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654513442541539826,
        "sysisattachment" : "4465268",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4465268,
        "size" : 11377,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102120/0100/Debug-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654513430823,
        "syssize" : 11377,
        "sysdate" : 1654513442000,
        "haslayout" : "1",
        "topparent" : "4465268",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4465268,
        "content_description" : "This guide introduces debug and the Armv8-A AArch64 debug architecture that is incorporated into the Arm architecture for application class processors.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654513443000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102120/0100/Debug-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102120/0100/Debug-exceptions?lang=en",
        "modified" : 1654513394000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654513442541539826,
        "uri" : "https://developer.arm.com/documentation/102120/0100/en/Debug-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Debug exceptions",
      "Uri" : "https://developer.arm.com/documentation/102120/0100/en/Debug-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/102120/0100/en/Debug-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/102120/0100/Debug-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en/Debug-exceptions",
      "Excerpt" : "These breakpoints route the control to the debugger when the PE executes from an instruction address ... Depending on how many breakpoints are implemented, the registers are numbered in line ...",
      "FirstSentences" : "Debug exceptions In the self-hosted debug model, debug logic is configured for a debug event to cause debug exceptions. The Processing Element (PE) can only generate debug exceptions on debug events."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Enabling various self-hosted debug models ",
      "document_number" : "102120",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4465268",
      "sysurihash" : "sdUeVmXñELqðdbgw",
      "urihash" : "sdUeVmXñELqðdbgw",
      "sysuri" : "https://developer.arm.com/documentation/102120/0100/en/Enabling-various-self-hosted-debug-models",
      "systransactionid" : 898571,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1589414400000,
      "topparentid" : 4465268,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654164086000,
      "sysconcepts" : "kernel debugging ; diagram shows ; EL1 ; EL2 ; exceptions ; debugger ; means ; EL0 ; models ab2f9adLearn",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
      "attachmentparentid" : 4465268,
      "parentitem" : "62988a76b334256d9ea8af1b",
      "concepts" : "kernel debugging ; diagram shows ; EL1 ; EL2 ; exceptions ; debugger ; means ; EL0 ; models ab2f9adLearn",
      "documenttype" : "html",
      "isattachment" : "4465268",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1654513444000,
      "permanentid" : "1f73db21768728014619a71b9abbd18e7310bb00e87621019cd3331d1f9f",
      "syslanguage" : [ "English" ],
      "itemid" : "62988a76b334256d9ea8af24",
      "transactionid" : 898571,
      "title" : "Enabling various self-hosted debug models ",
      "products" : [ "Learn the architecture", "CoreSight Architecture Specifications" ],
      "date" : 1654513442000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch64" ],
      "document_id" : "102120:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654513442875667191,
      "sysisattachment" : "4465268",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4465268,
      "size" : 1457,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102120/0100/Enabling-various-self-hosted-debug-models?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654513430823,
      "syssize" : 1457,
      "sysdate" : 1654513442000,
      "haslayout" : "1",
      "topparent" : "4465268",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4465268,
      "content_description" : "This guide introduces debug and the Armv8-A AArch64 debug architecture that is incorporated into the Arm architecture for application class processors.",
      "wordcount" : 54,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
      "document_revision" : "0100-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654513444000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102120/0100/Enabling-various-self-hosted-debug-models?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102120/0100/Enabling-various-self-hosted-debug-models?lang=en",
      "modified" : 1654513394000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654513442875667191,
      "uri" : "https://developer.arm.com/documentation/102120/0100/en/Enabling-various-self-hosted-debug-models",
      "syscollection" : "default"
    },
    "Title" : "Enabling various self-hosted debug models",
    "Uri" : "https://developer.arm.com/documentation/102120/0100/en/Enabling-various-self-hosted-debug-models",
    "PrintableUri" : "https://developer.arm.com/documentation/102120/0100/en/Enabling-various-self-hosted-debug-models",
    "ClickUri" : "https://developer.arm.com/documentation/102120/0100/Enabling-various-self-hosted-debug-models?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102120/0100/en/Enabling-various-self-hosted-debug-models",
    "Excerpt" : "Kernel debugging image OS debugging To enable OS debugging, set MDCR_EL2.TDE to 1, which enables the exceptions from ... Enabling various self-hosted debug models ab2f9adLearn the architecture",
    "FirstSentences" : "Enabling various self-hosted debug models Explore Application debugging, Kernel debugging, OS debugging and Hypervisor debugging. Application debugging To enable application debugging, set MDCR_ ..."
  }, {
    "title" : "Learn the architecture - AArch64 memory management examples",
    "uri" : "https://developer.arm.com/documentation/102416/0100/en/pdf/learn_the_architecture_-_aarch64_memory_management_examples_102416_0100_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102416/0100/en/pdf/learn_the_architecture_-_aarch64_memory_management_examples_102416_0100_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a9cc29b334256d9ea8b5c6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en/pdf/learn_the_architecture_-_aarch64_memory_management_examples_102416_0100_01_en.pdf",
    "excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Arm Limited. ... Feedback",
    "firstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Non-Conﬁdential Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102416_0100_01_en Learn the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - AArch64 memory management examples",
      "uri" : "https://developer.arm.com/documentation/102416/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102416/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en",
      "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Release information Issue Date Confidentiality Change 0100-01 27 June 2019 Non-Confidential Initial release This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - AArch64 memory management examples ",
        "document_number" : "102416",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4472770",
        "sysurihash" : "xbEIes2MñLjNpuDC",
        "urihash" : "xbEIes2MñLjNpuDC",
        "sysuri" : "https://developer.arm.com/documentation/102416/0100/en",
        "systransactionid" : 903332,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1561593600000,
        "topparentid" : 4472770,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655295016000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1655295034000,
        "permanentid" : "625e5d1aeb854efc1cbba35cfb040e85454647ca1f2da2ee6776d8ca8b30",
        "syslanguage" : [ "English" ],
        "itemid" : "62a9cc28b334256d9ea8b5bf",
        "transactionid" : 903332,
        "title" : "Learn the architecture - AArch64 memory management examples ",
        "products" : [ "Learn the architecture" ],
        "date" : 1655295034000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102416:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655295034471400706,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4379,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655295032429,
        "syssize" : 4379,
        "sysdate" : 1655295034000,
        "haslayout" : "1",
        "topparent" : "4472770",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4472770,
        "content_description" : "In this guide, learn what Memory Management Unit (MMU) is and certain examples which can be applied.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655295034000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102416/0100/?lang=en",
        "modified" : 1655295016000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655295034471400706,
        "uri" : "https://developer.arm.com/documentation/102416/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - AArch64 memory management examples",
      "Uri" : "https://developer.arm.com/documentation/102416/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102416/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en",
      "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Release information Issue Date Confidentiality Change 0100-01 27 June 2019 Non-Confidential Initial release This document is ..."
    },
    "childResults" : [ {
      "title" : "Single-level table at EL3",
      "uri" : "https://developer.arm.com/documentation/102416/0100/en/Single-level-table-at-EL3",
      "printableUri" : "https://developer.arm.com/documentation/102416/0100/en/Single-level-table-at-EL3",
      "clickUri" : "https://developer.arm.com/documentation/102416/0100/Single-level-table-at-EL3?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en/Single-level-table-at-EL3",
      "excerpt" : "\\n TLBI ALLE3\\n DSB SY\\n ISB The state of the Translation Lookaside Buffers (TLB) are not guaranteed ... \\/\\/ AP=0, RW\\n ORR x0, x0, #0x80000000 \\/\\/ 'OR' template with base physical address ...",
      "firstSentences" : "Single-level table at EL3 The first example covers the simplest scenario: A single level of translation in the EL3 translation regime. We are going to flat map the virtual addresses. This means ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 memory management examples",
        "uri" : "https://developer.arm.com/documentation/102416/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102416/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Release information Issue Date Confidentiality Change 0100-01 27 June 2019 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 memory management examples ",
          "document_number" : "102416",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4472770",
          "sysurihash" : "xbEIes2MñLjNpuDC",
          "urihash" : "xbEIes2MñLjNpuDC",
          "sysuri" : "https://developer.arm.com/documentation/102416/0100/en",
          "systransactionid" : 903332,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1561593600000,
          "topparentid" : 4472770,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655295016000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1655295034000,
          "permanentid" : "625e5d1aeb854efc1cbba35cfb040e85454647ca1f2da2ee6776d8ca8b30",
          "syslanguage" : [ "English" ],
          "itemid" : "62a9cc28b334256d9ea8b5bf",
          "transactionid" : 903332,
          "title" : "Learn the architecture - AArch64 memory management examples ",
          "products" : [ "Learn the architecture" ],
          "date" : 1655295034000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102416:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655295034471400706,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655295032429,
          "syssize" : 4379,
          "sysdate" : 1655295034000,
          "haslayout" : "1",
          "topparent" : "4472770",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4472770,
          "content_description" : "In this guide, learn what Memory Management Unit (MMU) is and certain examples which can be applied.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655295034000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102416/0100/?lang=en",
          "modified" : 1655295016000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655295034471400706,
          "uri" : "https://developer.arm.com/documentation/102416/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 memory management examples",
        "Uri" : "https://developer.arm.com/documentation/102416/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102416/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Release information Issue Date Confidentiality Change 0100-01 27 June 2019 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Single-level table at EL3 ",
        "document_number" : "102416",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4472770",
        "sysurihash" : "i2SgzaCwS8oaXdNe",
        "urihash" : "i2SgzaCwS8oaXdNe",
        "sysuri" : "https://developer.arm.com/documentation/102416/0100/en/Single-level-table-at-EL3",
        "systransactionid" : 903332,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1561593600000,
        "topparentid" : 4472770,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655295016000,
        "sysconcepts" : "virtual address ; translation regime ; MMU ; el3 ; means ; entries ; templates ; memory ; register ; instruction ; fill directive ; preceding ; simulations ; configuration ; cacheability ; alignment",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4472770,
        "parentitem" : "62a9cc28b334256d9ea8b5bf",
        "concepts" : "virtual address ; translation regime ; MMU ; el3 ; means ; entries ; templates ; memory ; register ; instruction ; fill directive ; preceding ; simulations ; configuration ; cacheability ; alignment",
        "documenttype" : "html",
        "isattachment" : "4472770",
        "sysindexeddate" : 1655295034000,
        "permanentid" : "4f3e96688afe74b80e18decd1b634c9bde279e8e9a5946481c594d7c7333",
        "syslanguage" : [ "English" ],
        "itemid" : "62a9cc29b334256d9ea8b5c2",
        "transactionid" : 903332,
        "title" : "Single-level table at EL3 ",
        "products" : [ "Learn the architecture" ],
        "date" : 1655295034000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102416:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655295034416905990,
        "sysisattachment" : "4472770",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4472770,
        "size" : 14893,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102416/0100/Single-level-table-at-EL3?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655295032409,
        "syssize" : 14893,
        "sysdate" : 1655295034000,
        "haslayout" : "1",
        "topparent" : "4472770",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4472770,
        "content_description" : "In this guide, learn what Memory Management Unit (MMU) is and certain examples which can be applied.",
        "wordcount" : 592,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655295034000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102416/0100/Single-level-table-at-EL3?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102416/0100/Single-level-table-at-EL3?lang=en",
        "modified" : 1655295016000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655295034416905990,
        "uri" : "https://developer.arm.com/documentation/102416/0100/en/Single-level-table-at-EL3",
        "syscollection" : "default"
      },
      "Title" : "Single-level table at EL3",
      "Uri" : "https://developer.arm.com/documentation/102416/0100/en/Single-level-table-at-EL3",
      "PrintableUri" : "https://developer.arm.com/documentation/102416/0100/en/Single-level-table-at-EL3",
      "ClickUri" : "https://developer.arm.com/documentation/102416/0100/Single-level-table-at-EL3?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en/Single-level-table-at-EL3",
      "Excerpt" : "\\n TLBI ALLE3\\n DSB SY\\n ISB The state of the Translation Lookaside Buffers (TLB) are not guaranteed ... \\/\\/ AP=0, RW\\n ORR x0, x0, #0x80000000 \\/\\/ 'OR' template with base physical address ...",
      "FirstSentences" : "Single-level table at EL3 The first example covers the simplest scenario: A single level of translation in the EL3 translation regime. We are going to flat map the virtual addresses. This means ..."
    }, {
      "title" : "Learn the architecture - AArch64 memory management examples",
      "uri" : "https://developer.arm.com/documentation/102416/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102416/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en",
      "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Release information Issue Date Confidentiality Change 0100-01 27 June 2019 Non-Confidential Initial release This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - AArch64 memory management examples ",
        "document_number" : "102416",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4472770",
        "sysurihash" : "xbEIes2MñLjNpuDC",
        "urihash" : "xbEIes2MñLjNpuDC",
        "sysuri" : "https://developer.arm.com/documentation/102416/0100/en",
        "systransactionid" : 903332,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1561593600000,
        "topparentid" : 4472770,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655295016000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1655295034000,
        "permanentid" : "625e5d1aeb854efc1cbba35cfb040e85454647ca1f2da2ee6776d8ca8b30",
        "syslanguage" : [ "English" ],
        "itemid" : "62a9cc28b334256d9ea8b5bf",
        "transactionid" : 903332,
        "title" : "Learn the architecture - AArch64 memory management examples ",
        "products" : [ "Learn the architecture" ],
        "date" : 1655295034000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102416:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655295034471400706,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4379,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655295032429,
        "syssize" : 4379,
        "sysdate" : 1655295034000,
        "haslayout" : "1",
        "topparent" : "4472770",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4472770,
        "content_description" : "In this guide, learn what Memory Management Unit (MMU) is and certain examples which can be applied.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655295034000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102416/0100/?lang=en",
        "modified" : 1655295016000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655295034471400706,
        "uri" : "https://developer.arm.com/documentation/102416/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - AArch64 memory management examples",
      "Uri" : "https://developer.arm.com/documentation/102416/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102416/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en",
      "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Release information Issue Date Confidentiality Change 0100-01 27 June 2019 Non-Confidential Initial release This document is ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102416/0100/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102416/0100/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102416/0100/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en/Overview",
      "excerpt" : "A basic understanding of A64 assembler helps you to follow the descriptions of the code. ... Refer to the ReadMe.txt file for more information. Overview a77d362Learn the architecture",
      "firstSentences" : "Overview This set of examples shows how to set up the Memory Management Unit (MMU) in a bare metal environment. The examples walk through sets of code, building on the overall explanation of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 memory management examples",
        "uri" : "https://developer.arm.com/documentation/102416/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102416/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Release information Issue Date Confidentiality Change 0100-01 27 June 2019 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 memory management examples ",
          "document_number" : "102416",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4472770",
          "sysurihash" : "xbEIes2MñLjNpuDC",
          "urihash" : "xbEIes2MñLjNpuDC",
          "sysuri" : "https://developer.arm.com/documentation/102416/0100/en",
          "systransactionid" : 903332,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1561593600000,
          "topparentid" : 4472770,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655295016000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1655295034000,
          "permanentid" : "625e5d1aeb854efc1cbba35cfb040e85454647ca1f2da2ee6776d8ca8b30",
          "syslanguage" : [ "English" ],
          "itemid" : "62a9cc28b334256d9ea8b5bf",
          "transactionid" : 903332,
          "title" : "Learn the architecture - AArch64 memory management examples ",
          "products" : [ "Learn the architecture" ],
          "date" : 1655295034000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102416:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655295034471400706,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655295032429,
          "syssize" : 4379,
          "sysdate" : 1655295034000,
          "haslayout" : "1",
          "topparent" : "4472770",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4472770,
          "content_description" : "In this guide, learn what Memory Management Unit (MMU) is and certain examples which can be applied.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655295034000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102416/0100/?lang=en",
          "modified" : 1655295016000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655295034471400706,
          "uri" : "https://developer.arm.com/documentation/102416/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 memory management examples",
        "Uri" : "https://developer.arm.com/documentation/102416/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102416/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102416/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Release information Issue Date Confidentiality Change 0100-01 27 June 2019 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102416",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4472770",
        "sysurihash" : "8Wp9aNkWz9EjV0YP",
        "urihash" : "8Wp9aNkWz9EjV0YP",
        "sysuri" : "https://developer.arm.com/documentation/102416/0100/en/Overview",
        "systransactionid" : 903332,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1561593600000,
        "topparentid" : 4472770,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655295016000,
        "sysconcepts" : "bare metal ; Memory management ; MMU ; address spaces ; translation ; Arm Development Studio ; Platform model ; A64 assembler ; instructions ; evaluation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4472770,
        "parentitem" : "62a9cc28b334256d9ea8b5bf",
        "concepts" : "bare metal ; Memory management ; MMU ; address spaces ; translation ; Arm Development Studio ; Platform model ; A64 assembler ; instructions ; evaluation",
        "documenttype" : "html",
        "isattachment" : "4472770",
        "sysindexeddate" : 1655295034000,
        "permanentid" : "3ec30cfa9070e9ffd5f7cf604b306ed16ae8c323951336844d3c6ea1097c",
        "syslanguage" : [ "English" ],
        "itemid" : "62a9cc29b334256d9ea8b5c1",
        "transactionid" : 903332,
        "title" : "Overview ",
        "products" : [ "Learn the architecture" ],
        "date" : 1655295034000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102416:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655295034476255917,
        "sysisattachment" : "4472770",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4472770,
        "size" : 1912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102416/0100/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655295032409,
        "syssize" : 1912,
        "sysdate" : 1655295034000,
        "haslayout" : "1",
        "topparent" : "4472770",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4472770,
        "content_description" : "In this guide, learn what Memory Management Unit (MMU) is and certain examples which can be applied.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655295034000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102416/0100/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102416/0100/Overview?lang=en",
        "modified" : 1655295016000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655295034476255917,
        "uri" : "https://developer.arm.com/documentation/102416/0100/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102416/0100/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102416/0100/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102416/0100/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en/Overview",
      "Excerpt" : "A basic understanding of A64 assembler helps you to follow the descriptions of the code. ... Refer to the ReadMe.txt file for more information. Overview a77d362Learn the architecture",
      "FirstSentences" : "Overview This set of examples shows how to set up the Memory Management Unit (MMU) in a bare metal environment. The examples walk through sets of code, building on the overall explanation of the ..."
    } ],
    "totalNumberOfChildResults" : 5,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Learn the architecture - AArch64 memory management examples ",
      "document_number" : "102416",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4472770",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "jñyeoXBuWubxp8Rn",
      "urihash" : "jñyeoXBuWubxp8Rn",
      "sysuri" : "https://developer.arm.com/documentation/102416/0100/en/pdf/learn_the_architecture_-_aarch64_memory_management_examples_102416_0100_01_en.pdf",
      "keywords" : "a77d362, Learn the architecture",
      "systransactionid" : 903332,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1561593600000,
      "topparentid" : 4472770,
      "numberofpages" : 28,
      "sysconcepts" : "entries ; address spaces ; fill directive ; translation regimes ; configuration ; alignment ; single-level ; translation ; Memory management ; arm ; MMU ; granule ; l1 ; Platform model ; A64 assembler ; metal environment",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4472770,
      "parentitem" : "62a9cc28b334256d9ea8b5bf",
      "concepts" : "entries ; address spaces ; fill directive ; translation regimes ; configuration ; alignment ; single-level ; translation ; Memory management ; arm ; MMU ; granule ; l1 ; Platform model ; A64 assembler ; metal environment",
      "documenttype" : "pdf",
      "isattachment" : "4472770",
      "sysindexeddate" : 1655295034000,
      "permanentid" : "9ac7f68f74555388abab32a9ce2672f13e8a8c6e712d6cc0af232b6a23ef",
      "syslanguage" : [ "English" ],
      "itemid" : "62a9cc29b334256d9ea8b5c6",
      "transactionid" : 903332,
      "title" : "Learn the architecture - AArch64 memory management examples ",
      "subject" : "In this guide, learn what Memory Management Unit (MMU) is and certain examples which can be applied.",
      "date" : 1655295034000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102416:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655295034726775389,
      "sysisattachment" : "4472770",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4472770,
      "size" : 464690,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a9cc29b334256d9ea8b5c6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655295034190,
      "syssubject" : "In this guide, learn what Memory Management Unit (MMU) is and certain examples which can be applied.",
      "syssize" : 464690,
      "sysdate" : 1655295034000,
      "topparent" : "4472770",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 4472770,
      "content_description" : "In this guide, learn what Memory Management Unit (MMU) is and certain examples which can be applied.",
      "wordcount" : 1152,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655295034000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a9cc29b334256d9ea8b5c6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655295034726775389,
      "uri" : "https://developer.arm.com/documentation/102416/0100/en/pdf/learn_the_architecture_-_aarch64_memory_management_examples_102416_0100_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - AArch64 memory management examples",
    "Uri" : "https://developer.arm.com/documentation/102416/0100/en/pdf/learn_the_architecture_-_aarch64_memory_management_examples_102416_0100_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102416/0100/en/pdf/learn_the_architecture_-_aarch64_memory_management_examples_102416_0100_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a9cc29b334256d9ea8b5c6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102416/0100/en/pdf/learn_the_architecture_-_aarch64_memory_management_examples_102416_0100_01_en.pdf",
    "Excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Arm Limited. ... Feedback",
    "FirstSentences" : "Learn the architecture - AArch64 memory management examples Version 1.0 Non-Conﬁdential Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102416_0100_01_en Learn the ..."
  }, {
    "title" : "Models for software development",
    "uri" : "https://developer.arm.com/documentation/102252/0100/en/Models-for-software-development",
    "printableUri" : "https://developer.arm.com/documentation/102252/0100/en/Models-for-software-development",
    "clickUri" : "https://developer.arm.com/documentation/102252/0100/Models-for-software-development?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en/Models-for-software-development",
    "excerpt" : "Models for software development Models allow you to run code without needing hardware. Some models are just the architecture, for example the Arm Ecosystem Models.",
    "firstSentences" : "Models for software development Models allow you to run code without needing hardware. Some models are just the architecture, for example the Arm Ecosystem Models. Other models include device- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ISAs commonality and differentiation",
      "uri" : "https://developer.arm.com/documentation/102252/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102252/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en",
      "excerpt" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set ... The focus of the guide is Cortex-R. However, we also consider Cortex-A and Cortex-M, ...",
      "firstSentences" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features. The focus of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ISAs commonality and differentiation ",
        "document_number" : "102252",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4718063",
        "sysurihash" : "BynoIsU3Iw3ELGW1",
        "urihash" : "BynoIsU3Iw3ELGW1",
        "sysuri" : "https://developer.arm.com/documentation/102252/0100/en",
        "systransactionid" : 896705,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1599609660000,
        "topparentid" : 4718063,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627893651000,
        "sysconcepts" : "Arm Instruction Set ; features ; architecture ; context ; niche ; Cortex-R ; R82 ; innovations ; new functionality ; carefully chosen ; real-time hypervisors ; target markets ; applications",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "concepts" : "Arm Instruction Set ; features ; architecture ; context ; niche ; Cortex-R ; R82 ; innovations ; new functionality ; carefully chosen ; real-time hypervisors ; target markets ; applications",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654094319000,
        "permanentid" : "54c2f27f3f6336275a0379a5160ba09c54e3ceff9046fefcf2c5f3667bdf",
        "syslanguage" : [ "English" ],
        "itemid" : "6107af933d73a34b640e31b6",
        "transactionid" : 896705,
        "title" : "ISAs commonality and differentiation ",
        "products" : [ "Armv8-A", "Armv8-R" ],
        "date" : 1654094319000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "102252:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654094319435394497,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1738,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654094253593,
        "syssize" : 1738,
        "sysdate" : 1654094319000,
        "haslayout" : "1",
        "topparent" : "4718063",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4718063,
        "content_description" : "This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654094319000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102252/0100/?lang=en",
        "modified" : 1654094242000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654094319435394497,
        "uri" : "https://developer.arm.com/documentation/102252/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ISAs commonality and differentiation",
      "Uri" : "https://developer.arm.com/documentation/102252/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102252/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en",
      "Excerpt" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set ... The focus of the guide is Cortex-R. However, we also consider Cortex-A and Cortex-M, ...",
      "FirstSentences" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features. The focus of ..."
    },
    "childResults" : [ {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102252/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102252/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102252/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en/Next-steps",
      "excerpt" : "Next steps This guide has briefly explained some of the differences between the different Arm ... We have described some of the reasons that you might choose one processor rather than another ...",
      "firstSentences" : "Next steps This guide has briefly explained some of the differences between the different Arm processor families and their features. We have described some of the reasons that you might choose one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ISAs commonality and differentiation",
        "uri" : "https://developer.arm.com/documentation/102252/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102252/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en",
        "excerpt" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set ... The focus of the guide is Cortex-R. However, we also consider Cortex-A and Cortex-M, ...",
        "firstSentences" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features. The focus of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ISAs commonality and differentiation ",
          "document_number" : "102252",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4718063",
          "sysurihash" : "BynoIsU3Iw3ELGW1",
          "urihash" : "BynoIsU3Iw3ELGW1",
          "sysuri" : "https://developer.arm.com/documentation/102252/0100/en",
          "systransactionid" : 896705,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1599609660000,
          "topparentid" : 4718063,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627893651000,
          "sysconcepts" : "Arm Instruction Set ; features ; architecture ; context ; niche ; Cortex-R ; R82 ; innovations ; new functionality ; carefully chosen ; real-time hypervisors ; target markets ; applications",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
          "concepts" : "Arm Instruction Set ; features ; architecture ; context ; niche ; Cortex-R ; R82 ; innovations ; new functionality ; carefully chosen ; real-time hypervisors ; target markets ; applications",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654094319000,
          "permanentid" : "54c2f27f3f6336275a0379a5160ba09c54e3ceff9046fefcf2c5f3667bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "6107af933d73a34b640e31b6",
          "transactionid" : 896705,
          "title" : "ISAs commonality and differentiation ",
          "products" : [ "Armv8-A", "Armv8-R" ],
          "date" : 1654094319000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "102252:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654094319435394497,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1738,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654094253593,
          "syssize" : 1738,
          "sysdate" : 1654094319000,
          "haslayout" : "1",
          "topparent" : "4718063",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4718063,
          "content_description" : "This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654094319000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102252/0100/?lang=en",
          "modified" : 1654094242000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654094319435394497,
          "uri" : "https://developer.arm.com/documentation/102252/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ISAs commonality and differentiation",
        "Uri" : "https://developer.arm.com/documentation/102252/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102252/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en",
        "Excerpt" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set ... The focus of the guide is Cortex-R. However, we also consider Cortex-A and Cortex-M, ...",
        "FirstSentences" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features. The focus of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102252",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4718063",
        "sysurihash" : "Q8RRb4m4qZ6fCZðA",
        "urihash" : "Q8RRb4m4qZ6fCZðA",
        "sysuri" : "https://developer.arm.com/documentation/102252/0100/en/Next-steps",
        "systransactionid" : 896705,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1599609660000,
        "topparentid" : 4718063,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627893651000,
        "sysconcepts" : "Arm Developer ; features ; software ecosystems ; preventing fragmentation ; customer demands ; briefly explained ; trend ; R82 ; architectures",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "attachmentparentid" : 4718063,
        "parentitem" : "6107af933d73a34b640e31b6",
        "concepts" : "Arm Developer ; features ; software ecosystems ; preventing fragmentation ; customer demands ; briefly explained ; trend ; R82 ; architectures",
        "documenttype" : "html",
        "isattachment" : "4718063",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654094320000,
        "permanentid" : "46f5fa5c9200a109647ed6c6219f1b4a045370800f83f58cae9066a5238f",
        "syslanguage" : [ "English" ],
        "itemid" : "6107af943d73a34b640e31bf",
        "transactionid" : 896705,
        "title" : "Next steps ",
        "products" : [ "Armv8-A", "Armv8-R" ],
        "date" : 1654094320000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "102252:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654094320402269473,
        "sysisattachment" : "4718063",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4718063,
        "size" : 645,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102252/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654094253593,
        "syssize" : 645,
        "sysdate" : 1654094320000,
        "haslayout" : "1",
        "topparent" : "4718063",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4718063,
        "content_description" : "This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654094320000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102252/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102252/0100/Next-steps?lang=en",
        "modified" : 1654094242000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654094320402269473,
        "uri" : "https://developer.arm.com/documentation/102252/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102252/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102252/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102252/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en/Next-steps",
      "Excerpt" : "Next steps This guide has briefly explained some of the differences between the different Arm ... We have described some of the reasons that you might choose one processor rather than another ...",
      "FirstSentences" : "Next steps This guide has briefly explained some of the differences between the different Arm processor families and their features. We have described some of the reasons that you might choose one ..."
    }, {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/102252/0100/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/102252/0100/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/102252/0100/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en/Related-information",
      "excerpt" : "Related information Here are some resources related to material in this guide: Arm architecture and ... Arm Community - Ask development questions, and find articles and blogs on specific ...",
      "firstSentences" : "Related information Here are some resources related to material in this guide: Arm architecture and reference manuals - Find technical manuals and documentation relating to this guide and other ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ISAs commonality and differentiation",
        "uri" : "https://developer.arm.com/documentation/102252/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102252/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en",
        "excerpt" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set ... The focus of the guide is Cortex-R. However, we also consider Cortex-A and Cortex-M, ...",
        "firstSentences" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features. The focus of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ISAs commonality and differentiation ",
          "document_number" : "102252",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4718063",
          "sysurihash" : "BynoIsU3Iw3ELGW1",
          "urihash" : "BynoIsU3Iw3ELGW1",
          "sysuri" : "https://developer.arm.com/documentation/102252/0100/en",
          "systransactionid" : 896705,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1599609660000,
          "topparentid" : 4718063,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627893651000,
          "sysconcepts" : "Arm Instruction Set ; features ; architecture ; context ; niche ; Cortex-R ; R82 ; innovations ; new functionality ; carefully chosen ; real-time hypervisors ; target markets ; applications",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
          "concepts" : "Arm Instruction Set ; features ; architecture ; context ; niche ; Cortex-R ; R82 ; innovations ; new functionality ; carefully chosen ; real-time hypervisors ; target markets ; applications",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654094319000,
          "permanentid" : "54c2f27f3f6336275a0379a5160ba09c54e3ceff9046fefcf2c5f3667bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "6107af933d73a34b640e31b6",
          "transactionid" : 896705,
          "title" : "ISAs commonality and differentiation ",
          "products" : [ "Armv8-A", "Armv8-R" ],
          "date" : 1654094319000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "102252:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654094319435394497,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1738,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654094253593,
          "syssize" : 1738,
          "sysdate" : 1654094319000,
          "haslayout" : "1",
          "topparent" : "4718063",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4718063,
          "content_description" : "This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654094319000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102252/0100/?lang=en",
          "modified" : 1654094242000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654094319435394497,
          "uri" : "https://developer.arm.com/documentation/102252/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ISAs commonality and differentiation",
        "Uri" : "https://developer.arm.com/documentation/102252/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102252/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en",
        "Excerpt" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set ... The focus of the guide is Cortex-R. However, we also consider Cortex-A and Cortex-M, ...",
        "FirstSentences" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features. The focus of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "102252",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4718063",
        "sysurihash" : "4xnCfoHw6gn5tlHB",
        "urihash" : "4xnCfoHw6gn5tlHB",
        "sysuri" : "https://developer.arm.com/documentation/102252/0100/en/Related-information",
        "systransactionid" : 896705,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1599609660000,
        "topparentid" : 4718063,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627893651000,
        "sysconcepts" : "Arm architecture ; blogs ; M55 Cortex ; manuals ; Project Cassini ; Making Helium ; Related information ; MVE ; documentation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "attachmentparentid" : 4718063,
        "parentitem" : "6107af933d73a34b640e31b6",
        "concepts" : "Arm architecture ; blogs ; M55 Cortex ; manuals ; Project Cassini ; Making Helium ; Related information ; MVE ; documentation",
        "documenttype" : "html",
        "isattachment" : "4718063",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654094320000,
        "permanentid" : "d06ad4a5ceb19d2852be704241197a67751ec8a442fef054e07e51799a63",
        "syslanguage" : [ "English" ],
        "itemid" : "6107af943d73a34b640e31be",
        "transactionid" : 896705,
        "title" : "Related information ",
        "products" : [ "Armv8-A", "Armv8-R" ],
        "date" : 1654094320000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "102252:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654094320178106969,
        "sysisattachment" : "4718063",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4718063,
        "size" : 691,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102252/0100/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654094253593,
        "syssize" : 691,
        "sysdate" : 1654094320000,
        "haslayout" : "1",
        "topparent" : "4718063",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4718063,
        "content_description" : "This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654094320000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102252/0100/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102252/0100/Related-information?lang=en",
        "modified" : 1654094242000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654094320178106969,
        "uri" : "https://developer.arm.com/documentation/102252/0100/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/102252/0100/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102252/0100/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/102252/0100/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en/Related-information",
      "Excerpt" : "Related information Here are some resources related to material in this guide: Arm architecture and ... Arm Community - Ask development questions, and find articles and blogs on specific ...",
      "FirstSentences" : "Related information Here are some resources related to material in this guide: Arm architecture and reference manuals - Find technical manuals and documentation relating to this guide and other ..."
    }, {
      "title" : "Right-sized innovation",
      "uri" : "https://developer.arm.com/documentation/102252/0100/en/Right-sized-innovation",
      "printableUri" : "https://developer.arm.com/documentation/102252/0100/en/Right-sized-innovation",
      "clickUri" : "https://developer.arm.com/documentation/102252/0100/Right-sized-innovation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en/Right-sized-innovation",
      "excerpt" : "Right-sized innovation The Arm architecture families have evolved over the years to add new features or ... Arm always considers solutions holistically, so that a feature does not compromise ...",
      "firstSentences" : "Right-sized innovation The Arm architecture families have evolved over the years to add new features or reach higher performance points. Arm always considers solutions holistically, so that a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ISAs commonality and differentiation",
        "uri" : "https://developer.arm.com/documentation/102252/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102252/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en",
        "excerpt" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set ... The focus of the guide is Cortex-R. However, we also consider Cortex-A and Cortex-M, ...",
        "firstSentences" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features. The focus of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ISAs commonality and differentiation ",
          "document_number" : "102252",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4718063",
          "sysurihash" : "BynoIsU3Iw3ELGW1",
          "urihash" : "BynoIsU3Iw3ELGW1",
          "sysuri" : "https://developer.arm.com/documentation/102252/0100/en",
          "systransactionid" : 896705,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1599609660000,
          "topparentid" : 4718063,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627893651000,
          "sysconcepts" : "Arm Instruction Set ; features ; architecture ; context ; niche ; Cortex-R ; R82 ; innovations ; new functionality ; carefully chosen ; real-time hypervisors ; target markets ; applications",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
          "concepts" : "Arm Instruction Set ; features ; architecture ; context ; niche ; Cortex-R ; R82 ; innovations ; new functionality ; carefully chosen ; real-time hypervisors ; target markets ; applications",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654094319000,
          "permanentid" : "54c2f27f3f6336275a0379a5160ba09c54e3ceff9046fefcf2c5f3667bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "6107af933d73a34b640e31b6",
          "transactionid" : 896705,
          "title" : "ISAs commonality and differentiation ",
          "products" : [ "Armv8-A", "Armv8-R" ],
          "date" : 1654094319000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "102252:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654094319435394497,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1738,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654094253593,
          "syssize" : 1738,
          "sysdate" : 1654094319000,
          "haslayout" : "1",
          "topparent" : "4718063",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4718063,
          "content_description" : "This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654094319000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102252/0100/?lang=en",
          "modified" : 1654094242000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654094319435394497,
          "uri" : "https://developer.arm.com/documentation/102252/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ISAs commonality and differentiation",
        "Uri" : "https://developer.arm.com/documentation/102252/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102252/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102252/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en",
        "Excerpt" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set ... The focus of the guide is Cortex-R. However, we also consider Cortex-A and Cortex-M, ...",
        "FirstSentences" : "Overview This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features. The focus of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Right-sized innovation ",
        "document_number" : "102252",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4718063",
        "sysurihash" : "qnqYUðG7pFwXGnlñ",
        "urihash" : "qnqYUðG7pFwXGnlñ",
        "sysuri" : "https://developer.arm.com/documentation/102252/0100/en/Right-sized-innovation",
        "systransactionid" : 896705,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1599609660000,
        "topparentid" : 4718063,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627893651000,
        "sysconcepts" : "Cortex-M ; features ; families ; Arm ; Linux support ; real-time tasks ; context switch ; software stack ; power efficiency ; energy envelope ; bus bandwidth ; carefully architected ; solutions holistically ; Right-sized innovation ; microcontrollers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "attachmentparentid" : 4718063,
        "parentitem" : "6107af933d73a34b640e31b6",
        "concepts" : "Cortex-M ; features ; families ; Arm ; Linux support ; real-time tasks ; context switch ; software stack ; power efficiency ; energy envelope ; bus bandwidth ; carefully architected ; solutions holistically ; Right-sized innovation ; microcontrollers",
        "documenttype" : "html",
        "isattachment" : "4718063",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654094320000,
        "permanentid" : "6deda5c758a6a2685dacdc3eb12260de1646ab80c16e8a9657edd8d1afad",
        "syslanguage" : [ "English" ],
        "itemid" : "6107af943d73a34b640e31b9",
        "transactionid" : 896705,
        "title" : "Right-sized innovation ",
        "products" : [ "Armv8-A", "Armv8-R" ],
        "date" : 1654094320000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "102252:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654094320140181858,
        "sysisattachment" : "4718063",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4718063,
        "size" : 812,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102252/0100/Right-sized-innovation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654094253593,
        "syssize" : 812,
        "sysdate" : 1654094320000,
        "haslayout" : "1",
        "topparent" : "4718063",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4718063,
        "content_description" : "This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654094320000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102252/0100/Right-sized-innovation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102252/0100/Right-sized-innovation?lang=en",
        "modified" : 1654094242000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654094320140181858,
        "uri" : "https://developer.arm.com/documentation/102252/0100/en/Right-sized-innovation",
        "syscollection" : "default"
      },
      "Title" : "Right-sized innovation",
      "Uri" : "https://developer.arm.com/documentation/102252/0100/en/Right-sized-innovation",
      "PrintableUri" : "https://developer.arm.com/documentation/102252/0100/en/Right-sized-innovation",
      "ClickUri" : "https://developer.arm.com/documentation/102252/0100/Right-sized-innovation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en/Right-sized-innovation",
      "Excerpt" : "Right-sized innovation The Arm architecture families have evolved over the years to add new features or ... Arm always considers solutions holistically, so that a feature does not compromise ...",
      "FirstSentences" : "Right-sized innovation The Arm architecture families have evolved over the years to add new features or reach higher performance points. Arm always considers solutions holistically, so that a ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Models for software development ",
      "document_number" : "102252",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4718063",
      "sysurihash" : "YqðsZð5ibxgJs0Iz",
      "urihash" : "YqðsZð5ibxgJs0Iz",
      "sysuri" : "https://developer.arm.com/documentation/102252/0100/en/Models-for-software-development",
      "systransactionid" : 896705,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1599609660000,
      "topparentid" : 4718063,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627893651000,
      "sysconcepts" : "software development ; features ; hardware ; Arm Ecosystem ; embedded products ; Cortex-R processors ; R52 ; Cortex ; programmers ; architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
      "attachmentparentid" : 4718063,
      "parentitem" : "6107af933d73a34b640e31b6",
      "concepts" : "software development ; features ; hardware ; Arm Ecosystem ; embedded products ; Cortex-R processors ; R52 ; Cortex ; programmers ; architecture",
      "documenttype" : "html",
      "isattachment" : "4718063",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1654094320000,
      "permanentid" : "25bda25031d6e9dea26d196938ecbe07712cf1f31e1e7808f5ea84603b0a",
      "syslanguage" : [ "English" ],
      "itemid" : "6107af943d73a34b640e31bc",
      "transactionid" : 896705,
      "title" : "Models for software development ",
      "products" : [ "Armv8-A", "Armv8-R" ],
      "date" : 1654094320000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Computer architecture" ],
      "document_id" : "102252:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
      "audience" : [ "Linux Developers", "Application Developers", "Embedded Software Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654094320449849124,
      "sysisattachment" : "4718063",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4718063,
      "size" : 947,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102252/0100/Models-for-software-development?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654094253593,
      "syssize" : 947,
      "sysdate" : 1654094320000,
      "haslayout" : "1",
      "topparent" : "4718063",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4718063,
      "content_description" : "This guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA), and considers which applications make best use of those features.",
      "wordcount" : 93,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654094320000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102252/0100/Models-for-software-development?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102252/0100/Models-for-software-development?lang=en",
      "modified" : 1654094242000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654094320449849124,
      "uri" : "https://developer.arm.com/documentation/102252/0100/en/Models-for-software-development",
      "syscollection" : "default"
    },
    "Title" : "Models for software development",
    "Uri" : "https://developer.arm.com/documentation/102252/0100/en/Models-for-software-development",
    "PrintableUri" : "https://developer.arm.com/documentation/102252/0100/en/Models-for-software-development",
    "ClickUri" : "https://developer.arm.com/documentation/102252/0100/Models-for-software-development?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102252/0100/en/Models-for-software-development",
    "Excerpt" : "Models for software development Models allow you to run code without needing hardware. Some models are just the architecture, for example the Arm Ecosystem Models.",
    "FirstSentences" : "Models for software development Models allow you to run code without needing hardware. Some models are just the architecture, for example the Arm Ecosystem Models. Other models include device- ..."
  }, {
    "title" : "Before you begin",
    "uri" : "https://developer.arm.com/documentation/102107/0000/en/Before-you-begin",
    "printableUri" : "https://developer.arm.com/documentation/102107/0000/en/Before-you-begin",
    "clickUri" : "https://developer.arm.com/documentation/102107/0000/Before-you-begin?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en/Before-you-begin",
    "excerpt" : "Note: This Git hub repository has already converted the TensorFlow Lite model. ... pip3 install opencv-python==3.4.6.27\\r\\nsudo apt-get install libcblas-dev\\r\\nsudo apt-get install libhdf5-dev ...",
    "firstSentences" : "Before you begin To work through this guide, you need the following: A Raspberry Pi 3 or 4 device. This guide was developed using a Raspberry Pi 4 with Raspbian 10 OS. On your Raspberry Pi: You ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Accelerate ML inference on Raspberry Pi with PyArmNN",
      "uri" : "https://developer.arm.com/documentation/102107/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/102107/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en",
      "excerpt" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems ...",
      "firstSentences" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems more ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Accelerate ML inference on Raspberry Pi with PyArmNN ",
        "document_number" : "102107",
        "document_version" : "0000",
        "content_type" : "Guide",
        "systopparent" : "4709016",
        "sysurihash" : "dðH1cðtC31cWw4Ah",
        "urihash" : "dðH1cðtC31cWw4Ah",
        "sysuri" : "https://developer.arm.com/documentation/102107/0000/en",
        "systransactionid" : 894409,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602515737000,
        "topparentid" : 4709016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627468926000,
        "sysconcepts" : "Raspberry Pi ; neural network ; Learning Neon ; Arm ; images ; fire ; inference ; APIs ; multiple data ; instructions ; architecture ; visiontensorflow literaspberry ; networkartificial intelligencearm ; processing elements ; Programming Interfaces ; fire-detection systems",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "Raspberry Pi ; neural network ; Learning Neon ; Arm ; images ; fire ; inference ; APIs ; multiple data ; instructions ; architecture ; visiontensorflow literaspberry ; networkartificial intelligencearm ; processing elements ; Programming Interfaces ; fire-detection systems",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653574523000,
        "permanentid" : "d5179d1f7e2f91a101eda1adadd7cdc0ffeee1f390b3eea303f95e136c96",
        "syslanguage" : [ "English" ],
        "itemid" : "6101347e9ebe3a7dbd3a7d66",
        "transactionid" : 894409,
        "title" : "Accelerate ML inference on Raspberry Pi with PyArmNN ",
        "products" : [ "Machine Learning", "Arm NN" ],
        "date" : 1653574523000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Artificial intelligence", "Image recognition", "Machine Learning", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102107:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653574523703689717,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653574464455,
        "syssize" : 1303,
        "sysdate" : 1653574523000,
        "haslayout" : "1",
        "topparent" : "4709016",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709016,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This guide shows you how to use the Python Application Programming Interfaces (APIs) for the Arm NN inference engine to build a sample application that classifies images as fire or non-fire.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653574523000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102107/0000/?lang=en",
        "modified" : 1653574448000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653574523703689717,
        "uri" : "https://developer.arm.com/documentation/102107/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Accelerate ML inference on Raspberry Pi with PyArmNN",
      "Uri" : "https://developer.arm.com/documentation/102107/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102107/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en",
      "Excerpt" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems ...",
      "FirstSentences" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems more ..."
    },
    "childResults" : [ {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102107/0000/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102107/0000/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102107/0000/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en/Next-steps",
      "excerpt" : "Next steps This guide shows you how to train a neural network that can recognize fire in images using ... You also can use this guide as a starting point to handle other types of neural ...",
      "firstSentences" : "Next steps This guide shows you how to train a neural network that can recognize fire in images using PyArmNN. You also can use this guide as a starting point to handle other types of neural ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Accelerate ML inference on Raspberry Pi with PyArmNN",
        "uri" : "https://developer.arm.com/documentation/102107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en",
        "excerpt" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems ...",
        "firstSentences" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems more ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Accelerate ML inference on Raspberry Pi with PyArmNN ",
          "document_number" : "102107",
          "document_version" : "0000",
          "content_type" : "Guide",
          "systopparent" : "4709016",
          "sysurihash" : "dðH1cðtC31cWw4Ah",
          "urihash" : "dðH1cðtC31cWw4Ah",
          "sysuri" : "https://developer.arm.com/documentation/102107/0000/en",
          "systransactionid" : 894409,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1602515737000,
          "topparentid" : 4709016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627468926000,
          "sysconcepts" : "Raspberry Pi ; neural network ; Learning Neon ; Arm ; images ; fire ; inference ; APIs ; multiple data ; instructions ; architecture ; visiontensorflow literaspberry ; networkartificial intelligencearm ; processing elements ; Programming Interfaces ; fire-detection systems",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "Raspberry Pi ; neural network ; Learning Neon ; Arm ; images ; fire ; inference ; APIs ; multiple data ; instructions ; architecture ; visiontensorflow literaspberry ; networkartificial intelligencearm ; processing elements ; Programming Interfaces ; fire-detection systems",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653574523000,
          "permanentid" : "d5179d1f7e2f91a101eda1adadd7cdc0ffeee1f390b3eea303f95e136c96",
          "syslanguage" : [ "English" ],
          "itemid" : "6101347e9ebe3a7dbd3a7d66",
          "transactionid" : 894409,
          "title" : "Accelerate ML inference on Raspberry Pi with PyArmNN ",
          "products" : [ "Machine Learning", "Arm NN" ],
          "date" : 1653574523000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Artificial intelligence", "Image recognition", "Machine Learning", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653574523703689717,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1303,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653574464455,
          "syssize" : 1303,
          "sysdate" : 1653574523000,
          "haslayout" : "1",
          "topparent" : "4709016",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709016,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "This guide shows you how to use the Python Application Programming Interfaces (APIs) for the Arm NN inference engine to build a sample application that classifies images as fire or non-fire.",
          "wordcount" : 117,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653574523000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102107/0000/?lang=en",
          "modified" : 1653574448000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653574523703689717,
          "uri" : "https://developer.arm.com/documentation/102107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Accelerate ML inference on Raspberry Pi with PyArmNN",
        "Uri" : "https://developer.arm.com/documentation/102107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en",
        "Excerpt" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems ...",
        "FirstSentences" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems more ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102107",
        "document_version" : "0000",
        "content_type" : "Guide",
        "systopparent" : "4709016",
        "sysurihash" : "0ZyxolFTSQcxñC0H",
        "urihash" : "0ZyxolFTSQcxñC0H",
        "sysuri" : "https://developer.arm.com/documentation/102107/0000/en/Next-steps",
        "systransactionid" : 894409,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602515737000,
        "topparentid" : 4709016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627468926000,
        "sysconcepts" : "neural networks ; PyArmNN ; Arm-based devices ; Arm Developer ; images using ; How-to",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4709016,
        "parentitem" : "6101347e9ebe3a7dbd3a7d66",
        "concepts" : "neural networks ; PyArmNN ; Arm-based devices ; Arm Developer ; images using ; How-to",
        "documenttype" : "html",
        "isattachment" : "4709016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653574524000,
        "permanentid" : "aac5e24d4c73c68de510e612742c81c47097b05694fe547e3c425434ed14",
        "syslanguage" : [ "English" ],
        "itemid" : "6101347e9ebe3a7dbd3a7d6d",
        "transactionid" : 894409,
        "title" : "Next steps ",
        "products" : [ "Machine Learning", "Arm NN" ],
        "date" : 1653574524000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Artificial intelligence", "Image recognition", "Machine Learning", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653574524129250501,
        "sysisattachment" : "4709016",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709016,
        "size" : 451,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102107/0000/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653574464455,
        "syssize" : 451,
        "sysdate" : 1653574524000,
        "haslayout" : "1",
        "topparent" : "4709016",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709016,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This guide shows you how to use the Python Application Programming Interfaces (APIs) for the Arm NN inference engine to build a sample application that classifies images as fire or non-fire.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653574524000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102107/0000/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102107/0000/Next-steps?lang=en",
        "modified" : 1653574448000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653574524129250501,
        "uri" : "https://developer.arm.com/documentation/102107/0000/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102107/0000/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102107/0000/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102107/0000/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en/Next-steps",
      "Excerpt" : "Next steps This guide shows you how to train a neural network that can recognize fire in images using ... You also can use this guide as a starting point to handle other types of neural ...",
      "FirstSentences" : "Next steps This guide shows you how to train a neural network that can recognize fire in images using PyArmNN. You also can use this guide as a starting point to handle other types of neural ..."
    }, {
      "title" : "Run ML Inference with PyArmNN",
      "uri" : "https://developer.arm.com/documentation/102107/0000/en/Run-ML-Inference-with-PyArmNN",
      "printableUri" : "https://developer.arm.com/documentation/102107/0000/en/Run-ML-Inference-with-PyArmNN",
      "clickUri" : "https://developer.arm.com/documentation/102107/0000/Run-ML-Inference-with-PyArmNN?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en/Run-ML-Inference-with-PyArmNN",
      "excerpt" : "Parsers create the underlying Arm NN graph, so that you do not need to construct your model graph by hand. ... LoadNetwork() creates the backend-specific workloads for the layers.",
      "firstSentences" : "Run ML Inference with PyArmNN This section of the guide shows you how to set up a Machine Learning (ML) model on your Raspberry Pi. You will perform the following steps: Import the PyArmNN module ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Accelerate ML inference on Raspberry Pi with PyArmNN",
        "uri" : "https://developer.arm.com/documentation/102107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en",
        "excerpt" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems ...",
        "firstSentences" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems more ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Accelerate ML inference on Raspberry Pi with PyArmNN ",
          "document_number" : "102107",
          "document_version" : "0000",
          "content_type" : "Guide",
          "systopparent" : "4709016",
          "sysurihash" : "dðH1cðtC31cWw4Ah",
          "urihash" : "dðH1cðtC31cWw4Ah",
          "sysuri" : "https://developer.arm.com/documentation/102107/0000/en",
          "systransactionid" : 894409,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1602515737000,
          "topparentid" : 4709016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627468926000,
          "sysconcepts" : "Raspberry Pi ; neural network ; Learning Neon ; Arm ; images ; fire ; inference ; APIs ; multiple data ; instructions ; architecture ; visiontensorflow literaspberry ; networkartificial intelligencearm ; processing elements ; Programming Interfaces ; fire-detection systems",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "Raspberry Pi ; neural network ; Learning Neon ; Arm ; images ; fire ; inference ; APIs ; multiple data ; instructions ; architecture ; visiontensorflow literaspberry ; networkartificial intelligencearm ; processing elements ; Programming Interfaces ; fire-detection systems",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653574523000,
          "permanentid" : "d5179d1f7e2f91a101eda1adadd7cdc0ffeee1f390b3eea303f95e136c96",
          "syslanguage" : [ "English" ],
          "itemid" : "6101347e9ebe3a7dbd3a7d66",
          "transactionid" : 894409,
          "title" : "Accelerate ML inference on Raspberry Pi with PyArmNN ",
          "products" : [ "Machine Learning", "Arm NN" ],
          "date" : 1653574523000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Artificial intelligence", "Image recognition", "Machine Learning", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653574523703689717,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1303,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653574464455,
          "syssize" : 1303,
          "sysdate" : 1653574523000,
          "haslayout" : "1",
          "topparent" : "4709016",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709016,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "This guide shows you how to use the Python Application Programming Interfaces (APIs) for the Arm NN inference engine to build a sample application that classifies images as fire or non-fire.",
          "wordcount" : 117,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653574523000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102107/0000/?lang=en",
          "modified" : 1653574448000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653574523703689717,
          "uri" : "https://developer.arm.com/documentation/102107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Accelerate ML inference on Raspberry Pi with PyArmNN",
        "Uri" : "https://developer.arm.com/documentation/102107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en",
        "Excerpt" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems ...",
        "FirstSentences" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems more ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Run ML Inference with PyArmNN ",
        "document_number" : "102107",
        "document_version" : "0000",
        "content_type" : "Guide",
        "systopparent" : "4709016",
        "sysurihash" : "rBt84N0o2tðwsYeA",
        "urihash" : "rBt84N0o2tðwsYeA",
        "sysuri" : "https://developer.arm.com/documentation/102107/0000/en/Run-ML-Inference-with-PyArmNN",
        "systransactionid" : 894409,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602515737000,
        "topparentid" : 4709016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627468926000,
        "sysconcepts" : "input images ; parsers ; Raspberry Pi ; pyarmnn ; py ; network ; inference ; binding information ; dimensions ; run-time context ; list returned ; integer identifiers ; EnqueueWorkload ; GetNetworkOutputBindingInfo ; GetSubgraphOutputTensorNames ; iterating",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4709016,
        "parentitem" : "6101347e9ebe3a7dbd3a7d66",
        "concepts" : "input images ; parsers ; Raspberry Pi ; pyarmnn ; py ; network ; inference ; binding information ; dimensions ; run-time context ; list returned ; integer identifiers ; EnqueueWorkload ; GetNetworkOutputBindingInfo ; GetSubgraphOutputTensorNames ; iterating",
        "documenttype" : "html",
        "isattachment" : "4709016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653574524000,
        "permanentid" : "b80580ede16e3ff21a6c9ede9b5a3903254161303850cac4e62c86650e50",
        "syslanguage" : [ "English" ],
        "itemid" : "6101347e9ebe3a7dbd3a7d6a",
        "transactionid" : 894409,
        "title" : "Run ML Inference with PyArmNN ",
        "products" : [ "Machine Learning", "Arm NN" ],
        "date" : 1653574524000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Artificial intelligence", "Image recognition", "Machine Learning", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653574524050534950,
        "sysisattachment" : "4709016",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709016,
        "size" : 8570,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102107/0000/Run-ML-Inference-with-PyArmNN?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653574464455,
        "syssize" : 8570,
        "sysdate" : 1653574524000,
        "haslayout" : "1",
        "topparent" : "4709016",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709016,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This guide shows you how to use the Python Application Programming Interfaces (APIs) for the Arm NN inference engine to build a sample application that classifies images as fire or non-fire.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653574524000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102107/0000/Run-ML-Inference-with-PyArmNN?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102107/0000/Run-ML-Inference-with-PyArmNN?lang=en",
        "modified" : 1653574448000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653574524050534950,
        "uri" : "https://developer.arm.com/documentation/102107/0000/en/Run-ML-Inference-with-PyArmNN",
        "syscollection" : "default"
      },
      "Title" : "Run ML Inference with PyArmNN",
      "Uri" : "https://developer.arm.com/documentation/102107/0000/en/Run-ML-Inference-with-PyArmNN",
      "PrintableUri" : "https://developer.arm.com/documentation/102107/0000/en/Run-ML-Inference-with-PyArmNN",
      "ClickUri" : "https://developer.arm.com/documentation/102107/0000/Run-ML-Inference-with-PyArmNN?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en/Run-ML-Inference-with-PyArmNN",
      "Excerpt" : "Parsers create the underlying Arm NN graph, so that you do not need to construct your model graph by hand. ... LoadNetwork() creates the backend-specific workloads for the layers.",
      "FirstSentences" : "Run ML Inference with PyArmNN This section of the guide shows you how to set up a Machine Learning (ML) model on your Raspberry Pi. You will perform the following steps: Import the PyArmNN module ..."
    }, {
      "title" : "What are Arm NN and PyArmNN?",
      "uri" : "https://developer.arm.com/documentation/102107/0000/en/What-are-Arm-NN-and-PyArmNN-",
      "printableUri" : "https://developer.arm.com/documentation/102107/0000/en/What-are-Arm-NN-and-PyArmNN-",
      "clickUri" : "https://developer.arm.com/documentation/102107/0000/What-are-Arm-NN-and-PyArmNN-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en/What-are-Arm-NN-and-PyArmNN-",
      "excerpt" : "What are Arm NN and PyArmNN? This section of the guide explains Arm NN and PyArmNN. Arm NN is an inference engine for CPUs, GPUs, and NPUs.",
      "firstSentences" : "What are Arm NN and PyArmNN? This section of the guide explains Arm NN and PyArmNN. Arm NN is an inference engine for CPUs, GPUs, and NPUs. Arm NN executes a Machine Learning (ML) model on-device ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Accelerate ML inference on Raspberry Pi with PyArmNN",
        "uri" : "https://developer.arm.com/documentation/102107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en",
        "excerpt" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems ...",
        "firstSentences" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems more ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Accelerate ML inference on Raspberry Pi with PyArmNN ",
          "document_number" : "102107",
          "document_version" : "0000",
          "content_type" : "Guide",
          "systopparent" : "4709016",
          "sysurihash" : "dðH1cðtC31cWw4Ah",
          "urihash" : "dðH1cðtC31cWw4Ah",
          "sysuri" : "https://developer.arm.com/documentation/102107/0000/en",
          "systransactionid" : 894409,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1602515737000,
          "topparentid" : 4709016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627468926000,
          "sysconcepts" : "Raspberry Pi ; neural network ; Learning Neon ; Arm ; images ; fire ; inference ; APIs ; multiple data ; instructions ; architecture ; visiontensorflow literaspberry ; networkartificial intelligencearm ; processing elements ; Programming Interfaces ; fire-detection systems",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "Raspberry Pi ; neural network ; Learning Neon ; Arm ; images ; fire ; inference ; APIs ; multiple data ; instructions ; architecture ; visiontensorflow literaspberry ; networkartificial intelligencearm ; processing elements ; Programming Interfaces ; fire-detection systems",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653574523000,
          "permanentid" : "d5179d1f7e2f91a101eda1adadd7cdc0ffeee1f390b3eea303f95e136c96",
          "syslanguage" : [ "English" ],
          "itemid" : "6101347e9ebe3a7dbd3a7d66",
          "transactionid" : 894409,
          "title" : "Accelerate ML inference on Raspberry Pi with PyArmNN ",
          "products" : [ "Machine Learning", "Arm NN" ],
          "date" : 1653574523000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Artificial intelligence", "Image recognition", "Machine Learning", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653574523703689717,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1303,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653574464455,
          "syssize" : 1303,
          "sysdate" : 1653574523000,
          "haslayout" : "1",
          "topparent" : "4709016",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709016,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "This guide shows you how to use the Python Application Programming Interfaces (APIs) for the Arm NN inference engine to build a sample application that classifies images as fire or non-fire.",
          "wordcount" : 117,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653574523000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102107/0000/?lang=en",
          "modified" : 1653574448000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653574523703689717,
          "uri" : "https://developer.arm.com/documentation/102107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Accelerate ML inference on Raspberry Pi with PyArmNN",
        "Uri" : "https://developer.arm.com/documentation/102107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en",
        "Excerpt" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems ...",
        "FirstSentences" : "Overview This guide shows you how to train a neural network that can recognize fire in images. The ability to recognize fire means that the neural network can make fire-detection systems more ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What are Arm NN and PyArmNN? ",
        "document_number" : "102107",
        "document_version" : "0000",
        "content_type" : "Guide",
        "systopparent" : "4709016",
        "sysurihash" : "4Lkmu5TdqNix0HpW",
        "urihash" : "4Lkmu5TdqNix0HpW",
        "sysuri" : "https://developer.arm.com/documentation/102107/0000/en/What-are-Arm-NN-and-PyArmNN-",
        "systransactionid" : 894409,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602515737000,
        "topparentid" : 4709016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627468926000,
        "sysconcepts" : "TensorFlow Lite ; Arm Ethos ; neural networks ; PyArmNN ; Deep Learning ; NPUs ; GPUs ; CPUs ; TFLite parser ; image classification ; fire detection ; Raspberry Pi ; Python extension ; armnnTfLiteParser ; predictions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4709016,
        "parentitem" : "6101347e9ebe3a7dbd3a7d66",
        "concepts" : "TensorFlow Lite ; Arm Ethos ; neural networks ; PyArmNN ; Deep Learning ; NPUs ; GPUs ; CPUs ; TFLite parser ; image classification ; fire detection ; Raspberry Pi ; Python extension ; armnnTfLiteParser ; predictions",
        "documenttype" : "html",
        "isattachment" : "4709016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653574524000,
        "permanentid" : "148e473bacfe8caa1b9cdb0bbfb54eab1166b47b5cf20b283063af5d6531",
        "syslanguage" : [ "English" ],
        "itemid" : "6101347e9ebe3a7dbd3a7d69",
        "transactionid" : 894409,
        "title" : "What are Arm NN and PyArmNN? ",
        "products" : [ "Machine Learning", "Arm NN" ],
        "date" : 1653574524000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Artificial intelligence", "Image recognition", "Machine Learning", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653574524006629447,
        "sysisattachment" : "4709016",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709016,
        "size" : 1233,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102107/0000/What-are-Arm-NN-and-PyArmNN-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653574464455,
        "syssize" : 1233,
        "sysdate" : 1653574524000,
        "haslayout" : "1",
        "topparent" : "4709016",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709016,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This guide shows you how to use the Python Application Programming Interfaces (APIs) for the Arm NN inference engine to build a sample application that classifies images as fire or non-fire.",
        "wordcount" : 103,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653574524000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102107/0000/What-are-Arm-NN-and-PyArmNN-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102107/0000/What-are-Arm-NN-and-PyArmNN-?lang=en",
        "modified" : 1653574448000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653574524006629447,
        "uri" : "https://developer.arm.com/documentation/102107/0000/en/What-are-Arm-NN-and-PyArmNN-",
        "syscollection" : "default"
      },
      "Title" : "What are Arm NN and PyArmNN?",
      "Uri" : "https://developer.arm.com/documentation/102107/0000/en/What-are-Arm-NN-and-PyArmNN-",
      "PrintableUri" : "https://developer.arm.com/documentation/102107/0000/en/What-are-Arm-NN-and-PyArmNN-",
      "ClickUri" : "https://developer.arm.com/documentation/102107/0000/What-are-Arm-NN-and-PyArmNN-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en/What-are-Arm-NN-and-PyArmNN-",
      "Excerpt" : "What are Arm NN and PyArmNN? This section of the guide explains Arm NN and PyArmNN. Arm NN is an inference engine for CPUs, GPUs, and NPUs.",
      "FirstSentences" : "What are Arm NN and PyArmNN? This section of the guide explains Arm NN and PyArmNN. Arm NN is an inference engine for CPUs, GPUs, and NPUs. Arm NN executes a Machine Learning (ML) model on-device ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Before you begin ",
      "document_number" : "102107",
      "document_version" : "0000",
      "content_type" : "Guide",
      "systopparent" : "4709016",
      "sysurihash" : "OcñTZRPugZvsbðLH",
      "urihash" : "OcñTZRPugZvsbðLH",
      "sysuri" : "https://developer.arm.com/documentation/102107/0000/en/Before-you-begin",
      "systransactionid" : 894409,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602515737000,
      "topparentid" : 4709016,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627468926000,
      "sysconcepts" : "Raspberry Pi ; PyArmNN ; Arm ; installation ; nsudo apt-get ; Lite model ; tflite ; dphys-swapfile ; armnn-tflite ; nexport BASEDIR ; swapfile allocation ; hub repository ; running Windows ; list of the commands ; keras-fire-detection ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
      "attachmentparentid" : 4709016,
      "parentitem" : "6101347e9ebe3a7dbd3a7d66",
      "concepts" : "Raspberry Pi ; PyArmNN ; Arm ; installation ; nsudo apt-get ; Lite model ; tflite ; dphys-swapfile ; armnn-tflite ; nexport BASEDIR ; swapfile allocation ; hub repository ; running Windows ; list of the commands ; keras-fire-detection ; convenience",
      "documenttype" : "html",
      "isattachment" : "4709016",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1653574524000,
      "permanentid" : "c9749c29a3426187b60f455cba06b9f72bed8d3088163d7017a49bc1e679",
      "syslanguage" : [ "English" ],
      "itemid" : "6101347e9ebe3a7dbd3a7d68",
      "transactionid" : 894409,
      "title" : "Before you begin ",
      "products" : [ "Machine Learning", "Arm NN" ],
      "date" : 1653574524000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "AI and ML Processors",
      "navigationhierarchiestopics" : [ "Artificial intelligence", "Image recognition", "Machine Learning", "Neural networks", "Open Source Software", "Linux" ],
      "document_id" : "102107:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653574524189507653,
      "sysisattachment" : "4709016",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4709016,
      "size" : 5764,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102107/0000/Before-you-begin?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653574464455,
      "syssize" : 5764,
      "sysdate" : 1653574524000,
      "haslayout" : "1",
      "topparent" : "4709016",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4709016,
      "navigationhierarchiescategories" : [ "AI/ML" ],
      "content_description" : "This guide shows you how to use the Python Application Programming Interfaces (APIs) for the Arm NN inference engine to build a sample application that classifies images as fire or non-fire.",
      "wordcount" : 311,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653574524000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102107/0000/Before-you-begin?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102107/0000/Before-you-begin?lang=en",
      "modified" : 1653574448000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653574524189507653,
      "uri" : "https://developer.arm.com/documentation/102107/0000/en/Before-you-begin",
      "syscollection" : "default"
    },
    "Title" : "Before you begin",
    "Uri" : "https://developer.arm.com/documentation/102107/0000/en/Before-you-begin",
    "PrintableUri" : "https://developer.arm.com/documentation/102107/0000/en/Before-you-begin",
    "ClickUri" : "https://developer.arm.com/documentation/102107/0000/Before-you-begin?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107/0000/en/Before-you-begin",
    "Excerpt" : "Note: This Git hub repository has already converted the TensorFlow Lite model. ... pip3 install opencv-python==3.4.6.27\\r\\nsudo apt-get install libcblas-dev\\r\\nsudo apt-get install libhdf5-dev ...",
    "FirstSentences" : "Before you begin To work through this guide, you need the following: A Raspberry Pi 3 or 4 device. This guide was developed using a Raspberry Pi 4 with Raspbian 10 OS. On your Raspberry Pi: You ..."
  }, {
    "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0534/b/en/pdf/DUI0534B_amba_4_axi4_protocol_assertions_ug.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0534/b/en/pdf/DUI0534B_amba_4_axi4_protocol_assertions_ug.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f106bd90daa596235e808ed",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en/pdf/DUI0534B_amba_4_axi4_protocol_assertions_ug.pdf",
    "excerpt" : "B ... Contents ... AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol ... Assertions User Guide ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DUI 0534B ... ID121112 ... Preface",
    "firstSentences" : "AMBA 4 AXI4, AXI4-Lite, and ... AXI4-Stream Protocol Assertions Copyright © 2010, 2012 ARM. All rights reserved. ARM DUI 0534B (ID121112) Revision: r0p1 User Guide ARM DUI 0534B ID121112 AMBA 4 AXI4, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0534/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0534/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en",
      "excerpt" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
        "document_number" : "dui0534",
        "document_version" : "b",
        "content_type" : "Guide",
        "systopparent" : "3634557",
        "sysurihash" : "1oMJn9OFtTbqEF71",
        "urihash" : "1oMJn9OFtTbqEF71",
        "sysuri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "systransactionid" : 896767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1355242844000,
        "topparentid" : 3634557,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594911703000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654099588000,
        "permanentid" : "e336d5c8749f048143393ac95429f9ec9254208445f682eddada9682ab7c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106bd70daa596235e808b3",
        "transactionid" : 896767,
        "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
        "products" : [ "AXI" ],
        "date" : 1654099588000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "dui0534:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654099588273622114,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1879,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654099580462,
        "syssize" : 1879,
        "sysdate" : 1654099588000,
        "haslayout" : "1",
        "topparent" : "3634557",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634557,
        "content_description" : "This book is for AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654099588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0534/b/?lang=en",
        "modified" : 1654099551000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654099588273622114,
        "uri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0534/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0534/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en",
      "Excerpt" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Implementation and integration flow",
      "uri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementation-and-integration-flow",
      "printableUri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementation-and-integration-flow",
      "clickUri" : "https://developer.arm.com/documentation/dui0534/b/Implementation-and-Integration/Implementation-and-integration-flow?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementation-and-integration-flow",
      "excerpt" : "Implementation and integration flow Figure 2.1 shows the design flow for implementing and integrating the protocol assertions ... Integration flow Implementation and integration flow AXI",
      "firstSentences" : "Implementation and integration flow Figure 2.1 shows the design flow for implementing and integrating the protocol assertions SystemVerilog file with a design. Figure 2.1. Integration flow ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en",
        "excerpt" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
          "document_number" : "dui0534",
          "document_version" : "b",
          "content_type" : "Guide",
          "systopparent" : "3634557",
          "sysurihash" : "1oMJn9OFtTbqEF71",
          "urihash" : "1oMJn9OFtTbqEF71",
          "sysuri" : "https://developer.arm.com/documentation/dui0534/b/en",
          "systransactionid" : 896767,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1355242844000,
          "topparentid" : 3634557,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594911703000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654099588000,
          "permanentid" : "e336d5c8749f048143393ac95429f9ec9254208445f682eddada9682ab7c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106bd70daa596235e808b3",
          "transactionid" : 896767,
          "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
          "products" : [ "AXI" ],
          "date" : 1654099588000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "dui0534:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654099588273622114,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654099580462,
          "syssize" : 1879,
          "sysdate" : 1654099588000,
          "haslayout" : "1",
          "topparent" : "3634557",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634557,
          "content_description" : "This book is for AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654099588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0534/b/?lang=en",
          "modified" : 1654099551000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654099588273622114,
          "uri" : "https://developer.arm.com/documentation/dui0534/b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en",
        "Excerpt" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Implementation and integration flow ",
        "document_number" : "dui0534",
        "document_version" : "b",
        "content_type" : "Guide",
        "systopparent" : "3634557",
        "sysurihash" : "JxL1j4M1A44sF8Vc",
        "urihash" : "JxL1j4M1A44sF8Vc",
        "sysuri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementation-and-integration-flow",
        "systransactionid" : 896767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1355242844000,
        "topparentid" : 3634557,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594911703000,
        "sysconcepts" : "design ; assertions SystemVerilog ; integration flow",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "attachmentparentid" : 3634557,
        "parentitem" : "5f106bd70daa596235e808b3",
        "concepts" : "design ; assertions SystemVerilog ; integration flow",
        "documenttype" : "html",
        "isattachment" : "3634557",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654099589000,
        "permanentid" : "b59f534bc32bbd5dfcf3be5700290fd1002287f78721dbc47e2ab2e4382e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106bd80daa596235e808c4",
        "transactionid" : 896767,
        "title" : "Implementation and integration flow ",
        "products" : [ "AXI" ],
        "date" : 1654099589000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "dui0534:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654099589444192378,
        "sysisattachment" : "3634557",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3634557,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0534/b/Implementation-and-Integration/Implementation-and-integration-flow?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654099580462,
        "syssize" : 228,
        "sysdate" : 1654099589000,
        "haslayout" : "1",
        "topparent" : "3634557",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634557,
        "content_description" : "This book is for AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654099589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0534/b/Implementation-and-Integration/Implementation-and-integration-flow?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0534/b/Implementation-and-Integration/Implementation-and-integration-flow?lang=en",
        "modified" : 1654099551000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654099589444192378,
        "uri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementation-and-integration-flow",
        "syscollection" : "default"
      },
      "Title" : "Implementation and integration flow",
      "Uri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementation-and-integration-flow",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementation-and-integration-flow",
      "ClickUri" : "https://developer.arm.com/documentation/dui0534/b/Implementation-and-Integration/Implementation-and-integration-flow?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementation-and-integration-flow",
      "Excerpt" : "Implementation and integration flow Figure 2.1 shows the design flow for implementing and integrating the protocol assertions ... Integration flow Implementation and integration flow AXI",
      "FirstSentences" : "Implementation and integration flow Figure 2.1 shows the design flow for implementing and integrating the protocol assertions SystemVerilog file with a design. Figure 2.1. Integration flow ..."
    }, {
      "title" : "Implementing the protocol assertions in your design directory",
      "uri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory",
      "printableUri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory",
      "clickUri" : "https://developer.arm.com/documentation/dui0534/b/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory",
      "excerpt" : "Implementing the protocol assertions in your design directory You can implement the ... AXI4-Lite. AXI4-Stream. ... Implementing the protocol assertions in your design directory AXI",
      "firstSentences" : "Implementing the protocol assertions in your design directory You can implement the protocol assertions for: AXI4. AXI4-Lite. AXI4-Stream. This section describes: AXI4 protocol assertions files ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en",
        "excerpt" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
          "document_number" : "dui0534",
          "document_version" : "b",
          "content_type" : "Guide",
          "systopparent" : "3634557",
          "sysurihash" : "1oMJn9OFtTbqEF71",
          "urihash" : "1oMJn9OFtTbqEF71",
          "sysuri" : "https://developer.arm.com/documentation/dui0534/b/en",
          "systransactionid" : 896767,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1355242844000,
          "topparentid" : 3634557,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594911703000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654099588000,
          "permanentid" : "e336d5c8749f048143393ac95429f9ec9254208445f682eddada9682ab7c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106bd70daa596235e808b3",
          "transactionid" : 896767,
          "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
          "products" : [ "AXI" ],
          "date" : 1654099588000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "dui0534:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654099588273622114,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654099580462,
          "syssize" : 1879,
          "sysdate" : 1654099588000,
          "haslayout" : "1",
          "topparent" : "3634557",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634557,
          "content_description" : "This book is for AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654099588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0534/b/?lang=en",
          "modified" : 1654099551000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654099588273622114,
          "uri" : "https://developer.arm.com/documentation/dui0534/b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en",
        "Excerpt" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Implementing the protocol assertions in your design directory ",
        "document_number" : "dui0534",
        "document_version" : "b",
        "content_type" : "Guide",
        "systopparent" : "3634557",
        "sysurihash" : "JsVHWGmkzBoF6Tpv",
        "urihash" : "JsVHWGmkzBoF6Tpv",
        "sysuri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory",
        "systransactionid" : 896767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1355242844000,
        "topparentid" : 3634557,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594911703000,
        "sysconcepts" : "protocol assertions ; design directory ; Stream",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "attachmentparentid" : 3634557,
        "parentitem" : "5f106bd70daa596235e808b3",
        "concepts" : "protocol assertions ; design directory ; Stream",
        "documenttype" : "html",
        "isattachment" : "3634557",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654099589000,
        "permanentid" : "ec2c49ffe5ff79b1480d9d00636cf9bae0808757e3e39f61b23fcf661624",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106bd80daa596235e808c5",
        "transactionid" : 896767,
        "title" : "Implementing the protocol assertions in your design directory ",
        "products" : [ "AXI" ],
        "date" : 1654099589000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "dui0534:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654099589409743947,
        "sysisattachment" : "3634557",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3634557,
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0534/b/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654099580462,
        "syssize" : 303,
        "sysdate" : 1654099589000,
        "haslayout" : "1",
        "topparent" : "3634557",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634557,
        "content_description" : "This book is for AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654099589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0534/b/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0534/b/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory?lang=en",
        "modified" : 1654099551000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654099589409743947,
        "uri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory",
        "syscollection" : "default"
      },
      "Title" : "Implementing the protocol assertions in your design directory",
      "Uri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory",
      "ClickUri" : "https://developer.arm.com/documentation/dui0534/b/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en/Implementation-and-Integration/Implementing-the-protocol-assertions-in-your-design-directory",
      "Excerpt" : "Implementing the protocol assertions in your design directory You can implement the ... AXI4-Lite. AXI4-Stream. ... Implementing the protocol assertions in your design directory AXI",
      "FirstSentences" : "Implementing the protocol assertions in your design directory You can implement the protocol assertions for: AXI4. AXI4-Lite. AXI4-Stream. This section describes: AXI4 protocol assertions files ..."
    }, {
      "title" : "About the protocol assertions",
      "uri" : "https://developer.arm.com/documentation/dui0534/b/en/Introduction/About-the-protocol-assertions",
      "printableUri" : "https://developer.arm.com/documentation/dui0534/b/en/Introduction/About-the-protocol-assertions",
      "clickUri" : "https://developer.arm.com/documentation/dui0534/b/Introduction/About-the-protocol-assertions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en/Introduction/About-the-protocol-assertions",
      "excerpt" : "About the protocol assertions You can use the protocol assertions with any interface that is designed ... The behavior of the interface you test is checked against the protocol by a series of ...",
      "firstSentences" : "About the protocol assertions You can use the protocol assertions with any interface that is designed to implement the AMBA 4 AXI4, AXI4-Lite, or AXI4-Stream Protocol. The behavior of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en",
        "excerpt" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
          "document_number" : "dui0534",
          "document_version" : "b",
          "content_type" : "Guide",
          "systopparent" : "3634557",
          "sysurihash" : "1oMJn9OFtTbqEF71",
          "urihash" : "1oMJn9OFtTbqEF71",
          "sysuri" : "https://developer.arm.com/documentation/dui0534/b/en",
          "systransactionid" : 896767,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1355242844000,
          "topparentid" : 3634557,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594911703000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654099588000,
          "permanentid" : "e336d5c8749f048143393ac95429f9ec9254208445f682eddada9682ab7c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106bd70daa596235e808b3",
          "transactionid" : 896767,
          "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
          "products" : [ "AXI" ],
          "date" : 1654099588000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "dui0534:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654099588273622114,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654099580462,
          "syssize" : 1879,
          "sysdate" : 1654099588000,
          "haslayout" : "1",
          "topparent" : "3634557",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634557,
          "content_description" : "This book is for AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654099588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0534/b/?lang=en",
          "modified" : 1654099551000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654099588273622114,
          "uri" : "https://developer.arm.com/documentation/dui0534/b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0534/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0534/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en",
        "Excerpt" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide Copyright 2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the protocol assertions ",
        "document_number" : "dui0534",
        "document_version" : "b",
        "content_type" : "Guide",
        "systopparent" : "3634557",
        "sysurihash" : "gOb0hcðQK3jvzQFq",
        "urihash" : "gOb0hcðQK3jvzQFq",
        "sysuri" : "https://developer.arm.com/documentation/dui0534/b/en/Introduction/About-the-protocol-assertions",
        "systransactionid" : 896767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1355242844000,
        "topparentid" : 3634557,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594911703000,
        "sysconcepts" : "protocol assertions ; AXI4 ; simulation ; design ; interface ; SystemVerilog files ; warnings ; Lite",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "attachmentparentid" : 3634557,
        "parentitem" : "5f106bd70daa596235e808b3",
        "concepts" : "protocol assertions ; AXI4 ; simulation ; design ; interface ; SystemVerilog files ; warnings ; Lite",
        "documenttype" : "html",
        "isattachment" : "3634557",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654099589000,
        "permanentid" : "8b7ae92c62f713541ad3d191dbc771b5e67e66e7742cdbf9de63d1da3ef3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106bd80daa596235e808c1",
        "transactionid" : 896767,
        "title" : "About the protocol assertions ",
        "products" : [ "AXI" ],
        "date" : 1654099589000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "dui0534:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654099589366522207,
        "sysisattachment" : "3634557",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3634557,
        "size" : 533,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0534/b/Introduction/About-the-protocol-assertions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654099580462,
        "syssize" : 533,
        "sysdate" : 1654099589000,
        "haslayout" : "1",
        "topparent" : "3634557",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634557,
        "content_description" : "This book is for AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654099589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0534/b/Introduction/About-the-protocol-assertions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0534/b/Introduction/About-the-protocol-assertions?lang=en",
        "modified" : 1654099551000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654099589366522207,
        "uri" : "https://developer.arm.com/documentation/dui0534/b/en/Introduction/About-the-protocol-assertions",
        "syscollection" : "default"
      },
      "Title" : "About the protocol assertions",
      "Uri" : "https://developer.arm.com/documentation/dui0534/b/en/Introduction/About-the-protocol-assertions",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0534/b/en/Introduction/About-the-protocol-assertions",
      "ClickUri" : "https://developer.arm.com/documentation/dui0534/b/Introduction/About-the-protocol-assertions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en/Introduction/About-the-protocol-assertions",
      "Excerpt" : "About the protocol assertions You can use the protocol assertions with any interface that is designed ... The behavior of the interface you test is checked against the protocol by a series of ...",
      "FirstSentences" : "About the protocol assertions You can use the protocol assertions with any interface that is designed to implement the AMBA 4 AXI4, AXI4-Lite, or AXI4-Stream Protocol. The behavior of the ..."
    } ],
    "totalNumberOfChildResults" : 38,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
      "document_number" : "dui0534",
      "document_version" : "b",
      "content_type" : "Guide",
      "systopparent" : "3634557",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "U67L3ailTT34w8iX",
      "urihash" : "U67L3ailTT34w8iX",
      "sysuri" : "https://developer.arm.com/documentation/dui0534/b/en/pdf/DUI0534B_amba_4_axi4_protocol_assertions_ug.pdf",
      "keywords" : "AMBA Design Tools, AMBA, ACE",
      "systransactionid" : 896767,
      "copyright" : "Copyright ©€2010, 2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1355242844000,
      "topparentid" : 3634557,
      "numberofpages" : 42,
      "sysconcepts" : "protocol assertions ; simulators ; shows ; exclusive access ; designers ; timing diagrams ; ARM glossary ; AXI4 ; documentation ; productivity ; integration flow ; SystemVerilog ; third parties ; Adobe Acrobat ; active-LOW ; single-bit",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3634557,
      "parentitem" : "5f106bd70daa596235e808b3",
      "concepts" : "protocol assertions ; simulators ; shows ; exclusive access ; designers ; timing diagrams ; ARM glossary ; AXI4 ; documentation ; productivity ; integration flow ; SystemVerilog ; third parties ; Adobe Acrobat ; active-LOW ; single-bit",
      "documenttype" : "pdf",
      "isattachment" : "3634557",
      "sysindexeddate" : 1654099589000,
      "permanentid" : "9863242696aef4a03fbbb38a7372ae4a2766601aec239657c72a82fd0c7f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f106bd90daa596235e808ed",
      "transactionid" : 896767,
      "title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide ",
      "date" : 1654099589000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0534:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654099589532362926,
      "sysisattachment" : "3634557",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3634557,
      "size" : 415498,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f106bd90daa596235e808ed",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654099582591,
      "syssize" : 415498,
      "sysdate" : 1654099589000,
      "topparent" : "3634557",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3634557,
      "content_description" : "This book is for AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions.",
      "wordcount" : 902,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654099589000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f106bd90daa596235e808ed",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654099589532362926,
      "uri" : "https://developer.arm.com/documentation/dui0534/b/en/pdf/DUI0534B_amba_4_axi4_protocol_assertions_ug.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol Assertions User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0534/b/en/pdf/DUI0534B_amba_4_axi4_protocol_assertions_ug.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0534/b/en/pdf/DUI0534B_amba_4_axi4_protocol_assertions_ug.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f106bd90daa596235e808ed",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0534/b/en/pdf/DUI0534B_amba_4_axi4_protocol_assertions_ug.pdf",
    "Excerpt" : "B ... Contents ... AMBA 4 AXI4, AXI4-Lite, and AXI4-Stream Protocol ... Assertions User Guide ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DUI 0534B ... ID121112 ... Preface",
    "FirstSentences" : "AMBA 4 AXI4, AXI4-Lite, and ... AXI4-Stream Protocol Assertions Copyright © 2010, 2012 ARM. All rights reserved. ARM DUI 0534B (ID121112) Revision: r0p1 User Guide ARM DUI 0534B ID121112 AMBA 4 AXI4, ..."
  }, {
    "title" : "Learn the architecture - AArch64 memory model",
    "uri" : "https://developer.arm.com/documentation/102376/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102376/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en",
    "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 April 2019 Non-Confidential Initial release This document is protected by ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Access Flag",
      "uri" : "https://developer.arm.com/documentation/102376/0100/en/Access-Flag",
      "printableUri" : "https://developer.arm.com/documentation/102376/0100/en/Access-Flag",
      "clickUri" : "https://developer.arm.com/documentation/102376/0100/Access-Flag?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en/Access-Flag",
      "excerpt" : "Dirty state records whether the block or page has been written to. ... This approach might still be used if software wants to do copy-on-write. Access Flag 7a105c4Learn the architecture",
      "firstSentences" : "Access Flag You can use the Access Flag (AF) bit to track whether a region covered by the translation table entry has been accessed. You can set the AF bit to: AF=0. Region not accessed. AF=1.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 memory model",
        "uri" : "https://developer.arm.com/documentation/102376/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102376/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 April 2019 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 memory model ",
          "document_number" : "102376",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4848721",
          "sysurihash" : "2FJñKvGeAoC7ðag7",
          "urihash" : "2FJñKvGeAoC7ðag7",
          "sysuri" : "https://developer.arm.com/documentation/102376/0100/en",
          "systransactionid" : 897102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554076800000,
          "topparentid" : 4848721,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654171705000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1654171736000,
          "permanentid" : "54521b11ee9631813d6da3b772e9889801ef1c55c5bdc34c4f5ee1adbc50",
          "syslanguage" : [ "English" ],
          "itemid" : "6298a839b334256d9ea8af5d",
          "transactionid" : 897102,
          "title" : "Learn the architecture - AArch64 memory model ",
          "products" : [ "Learn the architecture" ],
          "date" : 1654171736000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102376:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654171736800456603,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4351,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654171714255,
          "syssize" : 4351,
          "sysdate" : 1654171736000,
          "haslayout" : "1",
          "topparent" : "4848721",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4848721,
          "content_description" : "This guide introduces the memory model in Armv8-A.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654171736000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102376/0100/?lang=en",
          "modified" : 1654171705000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654171736800456603,
          "uri" : "https://developer.arm.com/documentation/102376/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 memory model",
        "Uri" : "https://developer.arm.com/documentation/102376/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102376/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 April 2019 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Access Flag ",
        "document_number" : "102376",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4848721",
        "sysurihash" : "A11Sv6L6wmijJu8I",
        "urihash" : "A11Sv6L6wmijJu8I",
        "sysuri" : "https://developer.arm.com/documentation/102376/0100/en/Access-Flag",
        "systransactionid" : 897102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554076800000,
        "topparentid" : 4848721,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654171705000,
        "sysconcepts" : "Access Flag ; AF ; RAM ; translation ; entry ; dirty state ; exception handler ; hardware ; recording ; bare-metal environment ; operating systems ; introduced the ability ; read-write ; Read-Only ; paged-out",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4848721,
        "parentitem" : "6298a839b334256d9ea8af5d",
        "concepts" : "Access Flag ; AF ; RAM ; translation ; entry ; dirty state ; exception handler ; hardware ; recording ; bare-metal environment ; operating systems ; introduced the ability ; read-write ; Read-Only ; paged-out",
        "documenttype" : "html",
        "isattachment" : "4848721",
        "sysindexeddate" : 1654171736000,
        "permanentid" : "8533fd957d9248e8b948450c6c644abfafb35412ab80551dbb3788ce15ae",
        "syslanguage" : [ "English" ],
        "itemid" : "6298a839b334256d9ea8af69",
        "transactionid" : 897102,
        "title" : "Access Flag ",
        "products" : [ "Learn the architecture" ],
        "date" : 1654171736000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102376:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654171736758786055,
        "sysisattachment" : "4848721",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4848721,
        "size" : 2948,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102376/0100/Access-Flag?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654171714239,
        "syssize" : 2948,
        "sysdate" : 1654171736000,
        "haslayout" : "1",
        "topparent" : "4848721",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4848721,
        "content_description" : "This guide introduces the memory model in Armv8-A.",
        "wordcount" : 186,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654171736000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102376/0100/Access-Flag?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102376/0100/Access-Flag?lang=en",
        "modified" : 1654171705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654171736758786055,
        "uri" : "https://developer.arm.com/documentation/102376/0100/en/Access-Flag",
        "syscollection" : "default"
      },
      "Title" : "Access Flag",
      "Uri" : "https://developer.arm.com/documentation/102376/0100/en/Access-Flag",
      "PrintableUri" : "https://developer.arm.com/documentation/102376/0100/en/Access-Flag",
      "ClickUri" : "https://developer.arm.com/documentation/102376/0100/Access-Flag?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en/Access-Flag",
      "Excerpt" : "Dirty state records whether the block or page has been written to. ... This approach might still be used if software wants to do copy-on-write. Access Flag 7a105c4Learn the architecture",
      "FirstSentences" : "Access Flag You can use the Access Flag (AF) bit to track whether a region covered by the translation table entry has been accessed. You can set the AF bit to: AF=0. Region not accessed. AF=1."
    }, {
      "title" : "Learn the architecture - AArch64 memory model",
      "uri" : "https://developer.arm.com/documentation/102376/0100/en/pdf/learn_the_architecture_-_aarch64_memory_model_102376_0100_02_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102376/0100/en/pdf/learn_the_architecture_-_aarch64_memory_model_102376_0100_02_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/6298a839b334256d9ea8af70",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en/pdf/learn_the_architecture_-_aarch64_memory_model_102376_0100_02_en.pdf",
      "excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
      "firstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Non-Conﬁdential Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102376_0100_02_en Learn the architecture - ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 memory model",
        "uri" : "https://developer.arm.com/documentation/102376/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102376/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 April 2019 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 memory model ",
          "document_number" : "102376",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4848721",
          "sysurihash" : "2FJñKvGeAoC7ðag7",
          "urihash" : "2FJñKvGeAoC7ðag7",
          "sysuri" : "https://developer.arm.com/documentation/102376/0100/en",
          "systransactionid" : 897102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554076800000,
          "topparentid" : 4848721,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654171705000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1654171736000,
          "permanentid" : "54521b11ee9631813d6da3b772e9889801ef1c55c5bdc34c4f5ee1adbc50",
          "syslanguage" : [ "English" ],
          "itemid" : "6298a839b334256d9ea8af5d",
          "transactionid" : 897102,
          "title" : "Learn the architecture - AArch64 memory model ",
          "products" : [ "Learn the architecture" ],
          "date" : 1654171736000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102376:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654171736800456603,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4351,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654171714255,
          "syssize" : 4351,
          "sysdate" : 1654171736000,
          "haslayout" : "1",
          "topparent" : "4848721",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4848721,
          "content_description" : "This guide introduces the memory model in Armv8-A.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654171736000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102376/0100/?lang=en",
          "modified" : 1654171705000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654171736800456603,
          "uri" : "https://developer.arm.com/documentation/102376/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 memory model",
        "Uri" : "https://developer.arm.com/documentation/102376/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102376/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 April 2019 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Learn the architecture - AArch64 memory model ",
        "document_number" : "102376",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4848721",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "38pghlHa1FnvNibs",
        "urihash" : "38pghlHa1FnvNibs",
        "sysuri" : "https://developer.arm.com/documentation/102376/0100/en/pdf/learn_the_architecture_-_aarch64_memory_model_102376_0100_02_en.pdf",
        "keywords" : "7a105c4, Learn the architecture",
        "systransactionid" : 897102,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1554076800000,
        "topparentid" : 4848721,
        "numberofpages" : 38,
        "sysconcepts" : "instructions ; translation ; optimizations ; virtualization ; diagram showing ; permissions ; cacheability ; memory model ; address spaces ; Arm Limited ; diagram ; descriptors ; caches ; execution permissions ; level entries ; third party",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4848721,
        "parentitem" : "6298a839b334256d9ea8af5d",
        "concepts" : "instructions ; translation ; optimizations ; virtualization ; diagram showing ; permissions ; cacheability ; memory model ; address spaces ; Arm Limited ; diagram ; descriptors ; caches ; execution permissions ; level entries ; third party",
        "documenttype" : "pdf",
        "isattachment" : "4848721",
        "sysindexeddate" : 1654171736000,
        "permanentid" : "ba0d4b235831995c8d8cd3bd39435cd4b47ba89cac5a7014760c2906038e",
        "syslanguage" : [ "English" ],
        "itemid" : "6298a839b334256d9ea8af70",
        "transactionid" : 897102,
        "title" : "Learn the architecture - AArch64 memory model ",
        "subject" : "This guide introduces the memory model in Armv8-A.",
        "date" : 1654171736000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102376:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654171736642980376,
        "sysisattachment" : "4848721",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4848721,
        "size" : 924155,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/6298a839b334256d9ea8af70",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654171716101,
        "syssubject" : "This guide introduces the memory model in Armv8-A.",
        "syssize" : 924155,
        "sysdate" : 1654171736000,
        "topparent" : "4848721",
        "author" : "Arm Ltd.",
        "label_version" : "1.0",
        "systopparentid" : 4848721,
        "content_description" : "This guide introduces the memory model in Armv8-A.",
        "wordcount" : 1124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654171736000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/6298a839b334256d9ea8af70",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654171736642980376,
        "uri" : "https://developer.arm.com/documentation/102376/0100/en/pdf/learn_the_architecture_-_aarch64_memory_model_102376_0100_02_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - AArch64 memory model",
      "Uri" : "https://developer.arm.com/documentation/102376/0100/en/pdf/learn_the_architecture_-_aarch64_memory_model_102376_0100_02_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102376/0100/en/pdf/learn_the_architecture_-_aarch64_memory_model_102376_0100_02_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/6298a839b334256d9ea8af70",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en/pdf/learn_the_architecture_-_aarch64_memory_model_102376_0100_02_en.pdf",
      "Excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
      "FirstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Non-Conﬁdential Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102376_0100_02_en Learn the architecture - ..."
    }, {
      "title" : "Memory aliasing and mismatched memory types",
      "uri" : "https://developer.arm.com/documentation/102376/0100/en/Memory-aliasing-and-mismatched-memory-types",
      "printableUri" : "https://developer.arm.com/documentation/102376/0100/en/Memory-aliasing-and-mismatched-memory-types",
      "clickUri" : "https://developer.arm.com/documentation/102376/0100/Memory-aliasing-and-mismatched-memory-types?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en/Memory-aliasing-and-mismatched-memory-types",
      "excerpt" : "Memory aliasing and mismatched memory types When a given location in the physical address space ... Attributes are based on virtual addresses. ... This diagram shows two examples of aliasing.",
      "firstSentences" : "Memory aliasing and mismatched memory types When a given location in the physical address space has multiple virtual addresses, this is called aliasing. Attributes are based on virtual addresses.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - AArch64 memory model",
        "uri" : "https://developer.arm.com/documentation/102376/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102376/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 April 2019 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Learn the architecture - AArch64 memory model ",
          "document_number" : "102376",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4848721",
          "sysurihash" : "2FJñKvGeAoC7ðag7",
          "urihash" : "2FJñKvGeAoC7ðag7",
          "sysuri" : "https://developer.arm.com/documentation/102376/0100/en",
          "systransactionid" : 897102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554076800000,
          "topparentid" : 4848721,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654171705000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1654171736000,
          "permanentid" : "54521b11ee9631813d6da3b772e9889801ef1c55c5bdc34c4f5ee1adbc50",
          "syslanguage" : [ "English" ],
          "itemid" : "6298a839b334256d9ea8af5d",
          "transactionid" : 897102,
          "title" : "Learn the architecture - AArch64 memory model ",
          "products" : [ "Learn the architecture" ],
          "date" : 1654171736000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102376:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654171736800456603,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4351,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654171714255,
          "syssize" : 4351,
          "sysdate" : 1654171736000,
          "haslayout" : "1",
          "topparent" : "4848721",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4848721,
          "content_description" : "This guide introduces the memory model in Armv8-A.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654171736000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102376/0100/?lang=en",
          "modified" : 1654171705000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654171736800456603,
          "uri" : "https://developer.arm.com/documentation/102376/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - AArch64 memory model",
        "Uri" : "https://developer.arm.com/documentation/102376/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102376/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 April 2019 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory aliasing and mismatched memory types ",
        "document_number" : "102376",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4848721",
        "sysurihash" : "yPeSaw2f7f8xMbub",
        "urihash" : "yPeSaw2f7f8xMbub",
        "sysuri" : "https://developer.arm.com/documentation/102376/0100/en/Memory-aliasing-and-mismatched-memory-types",
        "systransactionid" : 897102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554076800000,
        "topparentid" : 4848721,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654171705000,
        "sysconcepts" : "aliasing ; address space ; memory types ; multiple ; diagram ; Arm ; coherency ; shareability ; cacheability ; translation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4848721,
        "parentitem" : "6298a839b334256d9ea8af5d",
        "concepts" : "aliasing ; address space ; memory types ; multiple ; diagram ; Arm ; coherency ; shareability ; cacheability ; translation",
        "documenttype" : "html",
        "isattachment" : "4848721",
        "sysindexeddate" : 1654171736000,
        "permanentid" : "9d78086bee875f247ac8af48023456effdb8195e8a160b817e1dfe023b81",
        "syslanguage" : [ "English" ],
        "itemid" : "6298a839b334256d9ea8af6b",
        "transactionid" : 897102,
        "title" : "Memory aliasing and mismatched memory types ",
        "products" : [ "Learn the architecture" ],
        "date" : 1654171736000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102376:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654171736115773913,
        "sysisattachment" : "4848721",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4848721,
        "size" : 1158,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102376/0100/Memory-aliasing-and-mismatched-memory-types?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654171714239,
        "syssize" : 1158,
        "sysdate" : 1654171736000,
        "haslayout" : "1",
        "topparent" : "4848721",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4848721,
        "content_description" : "This guide introduces the memory model in Armv8-A.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654171736000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102376/0100/Memory-aliasing-and-mismatched-memory-types?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102376/0100/Memory-aliasing-and-mismatched-memory-types?lang=en",
        "modified" : 1654171705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654171736115773913,
        "uri" : "https://developer.arm.com/documentation/102376/0100/en/Memory-aliasing-and-mismatched-memory-types",
        "syscollection" : "default"
      },
      "Title" : "Memory aliasing and mismatched memory types",
      "Uri" : "https://developer.arm.com/documentation/102376/0100/en/Memory-aliasing-and-mismatched-memory-types",
      "PrintableUri" : "https://developer.arm.com/documentation/102376/0100/en/Memory-aliasing-and-mismatched-memory-types",
      "ClickUri" : "https://developer.arm.com/documentation/102376/0100/Memory-aliasing-and-mismatched-memory-types?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en/Memory-aliasing-and-mismatched-memory-types",
      "Excerpt" : "Memory aliasing and mismatched memory types When a given location in the physical address space ... Attributes are based on virtual addresses. ... This diagram shows two examples of aliasing.",
      "FirstSentences" : "Memory aliasing and mismatched memory types When a given location in the physical address space has multiple virtual addresses, this is called aliasing. Attributes are based on virtual addresses."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Learn the architecture - AArch64 memory model ",
      "document_number" : "102376",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4848721",
      "sysurihash" : "2FJñKvGeAoC7ðag7",
      "urihash" : "2FJñKvGeAoC7ðag7",
      "sysuri" : "https://developer.arm.com/documentation/102376/0100/en",
      "systransactionid" : 897102,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1554076800000,
      "topparentid" : 4848721,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654171705000,
      "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1654171736000,
      "permanentid" : "54521b11ee9631813d6da3b772e9889801ef1c55c5bdc34c4f5ee1adbc50",
      "syslanguage" : [ "English" ],
      "itemid" : "6298a839b334256d9ea8af5d",
      "transactionid" : 897102,
      "title" : "Learn the architecture - AArch64 memory model ",
      "products" : [ "Learn the architecture" ],
      "date" : 1654171736000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102376:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654171736800456603,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 4351,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654171714255,
      "syssize" : 4351,
      "sysdate" : 1654171736000,
      "haslayout" : "1",
      "topparent" : "4848721",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4848721,
      "content_description" : "This guide introduces the memory model in Armv8-A.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "document_revision" : "0100-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654171736000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102376/0100/?lang=en",
      "modified" : 1654171705000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654171736800456603,
      "uri" : "https://developer.arm.com/documentation/102376/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - AArch64 memory model",
    "Uri" : "https://developer.arm.com/documentation/102376/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102376/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102376/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102376/0100/en",
    "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Learn the architecture - AArch64 memory model Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 April 2019 Non-Confidential Initial release This document is protected by ..."
  }, {
    "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2017, 2018 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ GFC-100 Generic Flash Controller Revision: r0p0 Technical Reference Manual Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 101059_0000_02_en Arm® CoreLink ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2370,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
      "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "f87GgXuBE41PRzwP",
        "urihash" : "f87GgXuBE41PRzwP",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483954000,
        "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bc1",
        "transactionid" : 893907,
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483954000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483954817400081,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4324,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 4324,
        "sysdate" : 1653483954000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483954000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483954817400081,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
      "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Clocking",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "excerpt" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run ...",
      "firstSentences" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run on the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "XvkWbzt4pKm6SrI5",
        "urihash" : "XvkWbzt4pKm6SrI5",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "interfaces ; clock ; synchronizers ; AHB-Lite slave ; APB",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "interfaces ; clock ; synchronizers ; AHB-Lite slave ; APB",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "99b4d581e4f9a004c7c4965df6205555550cd1269da1eb09c091c92259bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bee",
        "transactionid" : 893907,
        "title" : "Clocking ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955541262603,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 394,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 394,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/clocking?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955541262603,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
        "syscollection" : "default"
      },
      "Title" : "Clocking",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "Excerpt" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run ...",
      "FirstSentences" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run on the ..."
    }, {
      "title" : "Generic Flash Bus arbiter",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "excerpt" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave ... A simple grant-request mechanism selects the appropriate port.",
      "firstSentences" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave interface, and forwards them to the Generic Flash Bus. A simple grant-request ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Generic Flash Bus arbiter ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "JcLQJjxNJIFI9hFY",
        "urihash" : "JcLQJjxNJIFI9hFY",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "slave ports ; arbitration scheme ; Flash Bus ; requests ; transfers ; arbiter ; grant-request mechanism ; busy",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "slave ports ; arbitration scheme ; Flash Bus ; requests ; transfers ; arbiter ; grant-request mechanism ; busy",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "ca20bdc92470ddf66407dc2a15b68c9968568492793db970a14fe528bd9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bf2",
        "transactionid" : 893907,
        "title" : "Generic Flash Bus arbiter ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955495757482,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 854,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 854,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955495757482,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
        "syscollection" : "default"
      },
      "Title" : "Generic Flash Bus arbiter",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "Excerpt" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave ... A simple grant-request mechanism selects the appropriate port.",
      "FirstSentences" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave interface, and forwards them to the Generic Flash Bus. A simple grant-request ..."
    }, {
      "title" : "APB master interface",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "excerpt" : "APB master interface The APB master interface is a control port for any registers that are connected ... Address width The address width is 12 bits, and allows access to a 4KB address space.",
      "firstSentences" : "APB master interface The APB master interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. Address width The address ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2370,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB master interface ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "gCxpgsljðC4uMgH3",
        "urihash" : "gCxpgsljðC4uMgH3",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "master interface ; strobe signal ; accesses ; responses ; registers ; implementation-dependent ; behavior of the process-specific ; drives",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "master interface ; strobe signal ; accesses ; responses ; registers ; implementation-dependent ; behavior of the process-specific ; drives",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "7025740d7e64dfd2ab98ebf079a54d3a5850a53a195eba96e34e9458dd2e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72be4",
        "transactionid" : 893907,
        "title" : "APB master interface ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955378308031,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 965,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 965,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955378308031,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
        "syscollection" : "default"
      },
      "Title" : "APB master interface",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "Excerpt" : "APB master interface The APB master interface is a control port for any registers that are connected ... Address width The address width is 12 bits, and allows access to a 4KB address space.",
      "FirstSentences" : "APB master interface The APB master interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. Address width The address ..."
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
      "document_number" : "101059",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3464641",
      "sysauthor" : "ARM",
      "sysurihash" : "tS4bZdYezFpfTstk",
      "urihash" : "tS4bZdYezFpfTstk",
      "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
      "keywords" : "system ip, controllers",
      "systransactionid" : 893907,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1539104245000,
      "topparentid" : 3464641,
      "numberofpages" : 66,
      "sysconcepts" : "signals ; interfaces ; configuration ; commands ; registers ; extended areas ; slave interfaces ; error response ; IRQ ; usage constraints ; assignments ; embedded Flash ; Flash controller ; eFlash macros ; documentation ; arm",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
      "attachmentparentid" : 3464641,
      "parentitem" : "5e84c5bca57aac7b03f72bc1",
      "concepts" : "signals ; interfaces ; configuration ; commands ; registers ; extended areas ; slave interfaces ; error response ; IRQ ; usage constraints ; assignments ; embedded Flash ; Flash controller ; eFlash macros ; documentation ; arm",
      "documenttype" : "pdf",
      "isattachment" : "3464641",
      "sysindexeddate" : 1653483956000,
      "permanentid" : "069c89f8e83504d6b5915813b04b0cb7ee863a052049ec1f7dbbb1f94342",
      "syslanguage" : [ "English" ],
      "itemid" : "5e84c5bda57aac7b03f72c8d",
      "transactionid" : 893907,
      "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
      "subject" : "This book is for the GFC-100 Generic Flash Controller.",
      "date" : 1653483955000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101059:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653483955945279029,
      "sysisattachment" : "3464641",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3464641,
      "size" : 605739,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653483872030,
      "syssubject" : "This book is for the GFC-100 Generic Flash Controller.",
      "syssize" : 605739,
      "sysdate" : 1653483955000,
      "topparent" : "3464641",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3464641,
      "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
      "wordcount" : 1390,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653483956000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653483955945279029,
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2017, 2018 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ GFC-100 Generic Flash Controller Revision: r0p0 Technical Reference Manual Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 101059_0000_02_en Arm® CoreLink ..."
  }, {
    "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Please follow Arm’s trademark usage guidelines at ... http://www.arm.com/company/policies/trademarks.",
    "firstSentences" : "Arm CoreLink SSE-100 Subsystem Revision: r0p1 Technical Reference Manual Copyright © 2015-2017 Arm Limited (or its affiliates). All rights reserved. ARM DDI 0551C (ID121117) ARM DDI 0551C ID121117",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "whZYcEUbZKJa7NsH",
        "urihash" : "whZYcEUbZKJa7NsH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a06fb1a7c5445f290cea",
        "transactionid" : 872609,
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792232452843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 4095,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 274,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792232452843,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "AHB and APB expansion",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "excerpt" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it ...",
      "firstSentences" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it is expected ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "document_number" : "ddi0551",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4956637",
          "sysurihash" : "whZYcEUbZKJa7NsH",
          "urihash" : "whZYcEUbZKJa7NsH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "systransactionid" : 872609,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1512994292000,
          "topparentid" : 4956637,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604558959000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650451792000,
          "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa3a06fb1a7c5445f290cea",
          "transactionid" : 872609,
          "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "products" : [ "CoreLink SSE-100 Subsystem" ],
          "date" : 1650451792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0551:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650451792232452843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4095,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451790291,
          "syssize" : 4095,
          "sysdate" : 1650451792000,
          "haslayout" : "1",
          "topparent" : "4956637",
          "label_version" : "r0p1 (C)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4956637,
          "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650451792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0551/c/?lang=en",
          "modified" : 1643123303000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650451792232452843,
          "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB and APB expansion ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "mJjZvSMUðzxQMexv",
        "urihash" : "mJjZvSMUðzxQMexv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "APB expansion ; AHB ; unused ports ; bus structure ; connections",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "attachmentparentid" : 4956637,
        "parentitem" : "5fa3a06fb1a7c5445f290cea",
        "concepts" : "APB expansion ; AHB ; unused ports ; bus structure ; connections",
        "documenttype" : "html",
        "isattachment" : "4956637",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "f8f119c2b3671bc5fcca63c1eda35be315456cd0f98d3e37f9856439df7a",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a070b1a7c5445f290d67",
        "transactionid" : 872609,
        "title" : "AHB and APB expansion ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792458439231,
        "sysisattachment" : "4956637",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4956637,
        "size" : 308,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 308,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792458439231,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
        "syscollection" : "default"
      },
      "Title" : "AHB and APB expansion",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "Excerpt" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it ...",
      "FirstSentences" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it is expected ..."
    }, {
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "whZYcEUbZKJa7NsH",
        "urihash" : "whZYcEUbZKJa7NsH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a06fb1a7c5445f290cea",
        "transactionid" : 872609,
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792232452843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 4095,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 274,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792232452843,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    }, {
      "title" : "Features of the SSE-100",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "excerpt" : "Static memory (configurable as one to four 32KB banks) is provided in the example ... Configurable privileged access mode. ... LL firmware up to the Host Controller Interface (HCI).",
      "firstSentences" : "Features of the SSE-100 The SSE-100 contains the following components: A Cortex-M3 processor: Bit-banding enables using standard instructions to read or modify of individual bits. The default ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "document_number" : "ddi0551",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4956637",
          "sysurihash" : "whZYcEUbZKJa7NsH",
          "urihash" : "whZYcEUbZKJa7NsH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "systransactionid" : 872609,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1512994292000,
          "topparentid" : 4956637,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604558959000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650451792000,
          "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa3a06fb1a7c5445f290cea",
          "transactionid" : 872609,
          "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "products" : [ "CoreLink SSE-100 Subsystem" ],
          "date" : 1650451792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0551:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650451792232452843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4095,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451790291,
          "syssize" : 4095,
          "sysdate" : 1650451792000,
          "haslayout" : "1",
          "topparent" : "4956637",
          "label_version" : "r0p1 (C)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4956637,
          "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650451792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0551/c/?lang=en",
          "modified" : 1643123303000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650451792232452843,
          "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Features of the SSE-100 ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "a7MaxmY3sEDt1rgI",
        "urihash" : "a7MaxmY3sEDt1rgI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "SSE ; instructions ; Integrated eFlash ; expansion ports ; cache ; memory ; peripherals ; timers ; customized software ; Bluetooth solution ; external clock ; TIMERnEXTIN signal ; address space ; M3 processor ; high-performance ; Bit-banding",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "attachmentparentid" : 4956637,
        "parentitem" : "5fa3a06fb1a7c5445f290cea",
        "concepts" : "SSE ; instructions ; Integrated eFlash ; expansion ports ; cache ; memory ; peripherals ; timers ; customized software ; Bluetooth solution ; external clock ; TIMERnEXTIN signal ; address space ; M3 processor ; high-performance ; Bit-banding",
        "documenttype" : "html",
        "isattachment" : "4956637",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "13dc77c0497753ecef9f9caebdd55309522cb0c0d15d30136a55f22ef2e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a070b1a7c5445f290d25",
        "transactionid" : 872609,
        "title" : "Features of the SSE-100 ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792225121725,
        "sysisattachment" : "4956637",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4956637,
        "size" : 3151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790261,
        "syssize" : 3151,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792225121725,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
        "syscollection" : "default"
      },
      "Title" : "Features of the SSE-100",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "Excerpt" : "Static memory (configurable as one to four 32KB banks) is provided in the example ... Configurable privileged access mode. ... LL firmware up to the Host Controller Interface (HCI).",
      "FirstSentences" : "Features of the SSE-100 The SSE-100 contains the following components: A Cortex-M3 processor: Bit-banding enables using standard instructions to read or modify of individual bits. The default ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
      "document_number" : "ddi0551",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4956637",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ChtAaqUAedUUrSCR",
      "urihash" : "ChtAaqUAedUUrSCR",
      "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
      "keywords" : "Cortex-M3, CoreLink SSE-100 Subsystem",
      "systransactionid" : 872609,
      "copyright" : "Copyright ©€2015-2017 Arm Limited (or its affiliates). All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1512994292000,
      "topparentid" : 4956637,
      "numberofpages" : 90,
      "sysconcepts" : "eFlash controller ; SSE ; implementations ; signals ; instructions ; clocks ; configuration ; peripherals ; synchronizers ; subsystem ; system designer ; ports ; registers ; interfaces ; Arm Infocenter ; documentation",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
      "attachmentparentid" : 4956637,
      "parentitem" : "5fa3a06fb1a7c5445f290cea",
      "concepts" : "eFlash controller ; SSE ; implementations ; signals ; instructions ; clocks ; configuration ; peripherals ; synchronizers ; subsystem ; system designer ; ports ; registers ; interfaces ; Arm Infocenter ; documentation",
      "documenttype" : "pdf",
      "isattachment" : "4956637",
      "sysindexeddate" : 1650451794000,
      "permanentid" : "ff9b3de6232c1dbcec9a8537f023e3f198e23da446b947429c5e1624911f",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa3a071b1a7c5445f290def",
      "transactionid" : 872609,
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
      "subject" : "ARM CoreLink SSE-100 Subsystem Technical Reference Manual. This guide provides programming information for the SSE-100 component for an IoT SoC. Available in PDF.",
      "date" : 1650451794000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0551:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650451794412210999,
      "sysisattachment" : "4956637",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4956637,
      "size" : 651071,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650451792007,
      "syssubject" : "ARM CoreLink SSE-100 Subsystem Technical Reference Manual. This guide provides programming information for the SSE-100 component for an IoT SoC. Available in PDF.",
      "syssize" : 651071,
      "sysdate" : 1650451794000,
      "topparent" : "4956637",
      "author" : "ARM Limited",
      "label_version" : "r0p1 (C)",
      "systopparentid" : 4956637,
      "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
      "wordcount" : 2356,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650451794000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650451794412210999,
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Please follow Arm’s trademark usage guidelines at ... http://www.arm.com/company/policies/trademarks.",
    "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Revision: r0p1 Technical Reference Manual Copyright © 2015-2017 Arm Limited (or its affiliates). All rights reserved. ARM DDI 0551C (ID121117) ARM DDI 0551C ID121117"
  }, {
    "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016–2018 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ SSE-200 Subsystem for Embedded Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 101104_0200_00_en Arm® CoreLink™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "A1r8qj4nDMð9zwGG",
        "urihash" : "A1r8qj4nDMð9zwGG",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f73059",
        "transactionid" : 872616,
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119515143227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 4365,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119515143227,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "excerpt" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements.",
      "firstSentences" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements. Base element. SRAM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "document_number" : "101104",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465900",
          "sysurihash" : "A1r8qj4nDMð9zwGG",
          "urihash" : "A1r8qj4nDMð9zwGG",
          "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
          "systransactionid" : 872616,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531269103000,
          "topparentid" : 3465900,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814111000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452119000,
          "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859a5fa57aac7b03f73059",
          "transactionid" : 872616,
          "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SSE-200 Subsystem" ],
          "date" : 1650452119000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101104:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452119515143227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452115943,
          "syssize" : 4365,
          "sysdate" : 1650452119000,
          "haslayout" : "1",
          "topparent" : "3465900",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465900,
          "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452119000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101104/0200/?lang=en",
          "modified" : 1636545167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452119515143227,
          "uri" : "https://developer.arm.com/documentation/101104/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "bt7nf74sX8jQJrGr",
        "urihash" : "bt7nf74sX8jQJrGr",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "functionality ; system partitioning ; Clocks",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "attachmentparentid" : 3465900,
        "parentitem" : "5e859a5fa57aac7b03f73059",
        "concepts" : "functionality ; system partitioning ; Clocks",
        "documenttype" : "html",
        "isattachment" : "3465900",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "59666203fa01b2607dcc4b18997dc0d8f95e423b8a05f334f3c471e3cab1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f7306a",
        "transactionid" : 872616,
        "title" : "Functional description ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119579541458,
        "sysisattachment" : "3465900",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465900,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 340,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/functional-description?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119579541458,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "Excerpt" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements.",
      "FirstSentences" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements. Base element. SRAM ..."
    }, {
      "title" : "Base element",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "excerpt" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. ... Expansion ports.",
      "firstSentences" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. APB TrustZone peripheral protection ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "document_number" : "101104",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465900",
          "sysurihash" : "A1r8qj4nDMð9zwGG",
          "urihash" : "A1r8qj4nDMð9zwGG",
          "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
          "systransactionid" : 872616,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531269103000,
          "topparentid" : 3465900,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814111000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452119000,
          "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859a5fa57aac7b03f73059",
          "transactionid" : 872616,
          "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SSE-200 Subsystem" ],
          "date" : 1650452119000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101104:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452119515143227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452115943,
          "syssize" : 4365,
          "sysdate" : 1650452119000,
          "haslayout" : "1",
          "topparent" : "3465900",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465900,
          "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452119000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101104/0200/?lang=en",
          "modified" : 1636545167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452119515143227,
          "uri" : "https://developer.arm.com/documentation/101104/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Base element ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "nFUOWqahN833xQFw",
        "urihash" : "nFUOWqahN833xQFw",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Base element ; Component sources",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "attachmentparentid" : 3465900,
        "parentitem" : "5e859a5fa57aac7b03f73059",
        "concepts" : "Base element ; Component sources",
        "documenttype" : "html",
        "isattachment" : "3465900",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "2915f9a1c2bf3ba1aa6132d7691506ada81b947333ccbe2895b8ac0e8236",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a60a57aac7b03f73086",
        "transactionid" : 872616,
        "title" : "Base element ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119541506193,
        "sysisattachment" : "3465900",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465900,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 340,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/functional-description/base-element?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119541506193,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
        "syscollection" : "default"
      },
      "Title" : "Base element",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "Excerpt" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. ... Expansion ports.",
      "FirstSentences" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. APB TrustZone peripheral protection ..."
    }, {
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "A1r8qj4nDMð9zwGG",
        "urihash" : "A1r8qj4nDMð9zwGG",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f73059",
        "transactionid" : 872616,
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119515143227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 4365,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119515143227,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    } ],
    "totalNumberOfChildResults" : 135,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
      "document_number" : "101104",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465900",
      "sysauthor" : "ARM",
      "sysurihash" : "HR94eTfZL5WHWjIF",
      "urihash" : "HR94eTfZL5WHWjIF",
      "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
      "systransactionid" : 872616,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1531269103000,
      "topparentid" : 3465900,
      "numberofpages" : 187,
      "sysconcepts" : "interfaces ; registers ; power domains ; signals ; subsystems ; reset ; SSE ; configuration ; subsections ; nWARMRESETSYS ; expansion logic ; security ; base element ; controllers ; nPORESETDEBUG ; Non-secure regions",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
      "attachmentparentid" : 3465900,
      "parentitem" : "5e859a5fa57aac7b03f73059",
      "concepts" : "interfaces ; registers ; power domains ; signals ; subsystems ; reset ; SSE ; configuration ; subsections ; nWARMRESETSYS ; expansion logic ; security ; base element ; controllers ; nPORESETDEBUG ; Non-secure regions",
      "documenttype" : "pdf",
      "isattachment" : "3465900",
      "sysindexeddate" : 1650452121000,
      "permanentid" : "67423b7dcf5b45329a9b0961ee0404e15387c62dcd43e72290c0619c7f45",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859a61a57aac7b03f73101",
      "transactionid" : 872616,
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "date" : 1650452120000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101104:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452120771204668,
      "sysisattachment" : "3465900",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465900,
      "size" : 1436216,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452119341,
      "syssubject" : "This book is for the Arm® CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "syssize" : 1436216,
      "sysdate" : 1650452120000,
      "topparent" : "3465900",
      "author" : "ARM",
      "label_version" : "r2p0",
      "systopparentid" : 3465900,
      "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "wordcount" : 3358,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452121000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452120771204668,
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016–2018 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ SSE-200 Subsystem for Embedded Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 101104_0200_00_en Arm® CoreLink™ ..."
  }, {
    "title" : "Arm Corstone SSE-300 Example Subsystem",
    "uri" : "https://developer.arm.com/documentation/101773/0001/en",
    "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
    "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
    "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "SPCSECCTRL",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "excerpt" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register ... Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO 0x00000000 - Reserved.",
      "firstSentences" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register implements the security lock register. Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SPCSECCTRL ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "AZ9GiLoeQUW6txfd",
        "urihash" : "AZ9GiLoeQUW6txfd",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "Configuration Register ; related control ; SYS ; reset ; W1S ; RO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "Configuration Register ; related control ; SYS ; reset ; W1S ; RO",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "790e72e99d6842cd49834a490a66f2a24ff6a13486bf9140260a4ef4db24",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000e9ebe3a7dbd3a66c2",
        "transactionid" : 872615,
        "title" : "SPCSECCTRL ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072496375052,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 750,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452058905,
        "syssize" : 750,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072496375052,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
        "syscollection" : "default"
      },
      "Title" : "SPCSECCTRL",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "Excerpt" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register ... Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO 0x00000000 - Reserved.",
      "FirstSentences" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register implements the security lock register. Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO ..."
    }, {
      "title" : "Entering HIBERNATION0",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "excerpt" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum ... If timers, watchdogs, or both are needed, the PD_AON modules can be used: System ...",
      "firstSentences" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum Power State in the registers PDCM_PD_VMR0_SENSE and PDCM_PD_VMR1_SENSE has to be set to OFF ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Entering HIBERNATION0 ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "gMsXIiafWErQrZgi",
        "urihash" : "gMsXIiafWErQrZgi",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "expansion logic ; SENSE register ; Protection Controllers ; CPU0 ; HIBERNATION0 ; EWIC ; SYS ; Entering lower ; first access ; Sensitivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "expansion logic ; SENSE register ; Protection Controllers ; CPU0 ; HIBERNATION0 ; EWIC ; SYS ; Entering lower ; first access ; Sensitivity",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "656d64491fb872b4132a2519db96aed3d6ad1a68569bfecd96666e1c0909",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000d9ebe3a7dbd3a6692",
        "transactionid" : 872615,
        "title" : "Entering HIBERNATION0 ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072468815809,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 1877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452059092,
        "syssize" : 1877,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072468815809,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
        "syscollection" : "default"
      },
      "Title" : "Entering HIBERNATION0",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "Excerpt" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum ... If timers, watchdogs, or both are needed, the PD_AON modules can be used: System ...",
      "FirstSentences" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum Power State in the registers PDCM_PD_VMR0_SENSE and PDCM_PD_VMR1_SENSE has to be set to OFF ..."
    }, {
      "title" : "System power states",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "excerpt" : "Table 1. ... The relationship of the clocks and the power states is defined in the Power State ... for the system when a warm reset is being performed. ... System power states Corstone SSE-300",
      "firstSentences" : "System power states By the relationships and minimum power states defined in the various Power Dependency Control Matrix Sensitivity registers and the low power control registers within the CPU, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System power states ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "KMRXweð6qvyFf5Mw",
        "urihash" : "KMRXweð6qvyFf5Mw",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "power states ; HIBERNATION0 ; wake ; retention ; SYS ; registers ; control ; voltage ; Device Interface Components ; Cold reset ; Clock gating ; Entering lower ; capable cells ; logic retained",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "power states ; HIBERNATION0 ; wake ; retention ; SYS ; registers ; control ; voltage ; Device Interface Components ; Cold reset ; Clock gating ; Entering lower ; capable cells ; logic retained",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "37617e3e5b650c4cc8a3a4180c4c80a10f0ea465309aacab47dd11c88f87",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000d9ebe3a7dbd3a6690",
        "transactionid" : 872615,
        "title" : "System power states ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072457686062,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 3454,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452059092,
        "syssize" : 3454,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072457686062,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
        "syscollection" : "default"
      },
      "Title" : "System power states",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "Excerpt" : "Table 1. ... The relationship of the clocks and the power states is defined in the Power State ... for the system when a warm reset is being performed. ... System power states Corstone SSE-300",
      "FirstSentences" : "System power states By the relationships and minimum power states defined in the various Power Dependency Control Matrix Sensitivity registers and the low power control registers within the CPU, ..."
    } ],
    "totalNumberOfChildResults" : 117,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
      "document_number" : "101773",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4692045",
      "sysurihash" : "7PzJPk2tpLF3SYV1",
      "urihash" : "7PzJPk2tpLF3SYV1",
      "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1624320000000,
      "topparentid" : 4692045,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1626079244000,
      "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
      "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1650452072000,
      "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
      "syslanguage" : [ "English" ],
      "itemid" : "60ec000c9ebe3a7dbd3a664b",
      "transactionid" : 872615,
      "title" : "Arm  Corstone SSE-300 Example Subsystem ",
      "products" : [ "Corstone SSE-300" ],
      "date" : 1650452072000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101773:0001:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1650452072501998478,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4589,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452059155,
      "syssize" : 4589,
      "sysdate" : 1650452072000,
      "haslayout" : "1",
      "topparent" : "4692045",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4692045,
      "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
      "document_revision" : "0001-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452072000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101773/0001/?lang=en",
      "modified" : 1637071037000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452072501998478,
      "uri" : "https://developer.arm.com/documentation/101773/0001/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Corstone SSE-300 Example Subsystem",
    "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
    "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
    "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "excerpt" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power .",
    "firstSentences" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power . Reset ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "jvU8aGmhBWLtjodW",
        "urihash" : "jvU8aGmhBWLtjodW",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
        "systransactionid" : 872614,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "sysindexeddate" : 1650452044000,
        "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa370",
        "transactionid" : 872614,
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452044000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452044950684590,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4427,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 4427,
        "sysdate" : 1650452044000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452044000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452044950684590,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "excerpt" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see ... This section contains the following subsections: SECENCREFCLK SECENCCLK SECENCDIVCLK ...",
      "firstSentences" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see S32KCLK in the Arm Corstone SSE-700 Subsystem Technical Reference Manual. This section ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "q0fqJiAaBJ8dBhWU",
        "urihash" : "q0fqJiAaBJ8dBhWU",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "e5b9478af438c6d3b66057ee13ee54eb009abef2ee51f2fc96c05fab04ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa384",
        "transactionid" : 872615,
        "title" : "Clocks ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070858142874,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 284,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Clocks?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070858142874,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "Excerpt" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see ... This section contains the following subsections: SECENCREFCLK SECENCCLK SECENCDIVCLK ...",
      "FirstSentences" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see S32KCLK in the Arm Corstone SSE-700 Subsystem Technical Reference Manual. This section ..."
    }, {
      "title" : "Crypto Accelerator interfaces",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "excerpt" : "Crypto Accelerator AON (CAAON) interface The Crypto Accelerator AON interface is used for communication ... Asynchronous AONTOP CRYPTOAONRESETn Crypto Accelerator interfaces Corstone SSE-700",
      "firstSentences" : "Crypto Accelerator interfaces The interfaces listed are used to integrate a Crypto Accelerator into the SSE-700 subsystem. The SSE-700 subsystem Crypto Accelerator is split between the SECENCTOP ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Crypto Accelerator interfaces ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "2eyLHaaY6RhYA9dV",
        "urihash" : "2eyLHaaY6RhYA9dV",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "Accelerator Master ; Secure Enclave ; power domains ; subsystem ; SSE ; interfaces ; signals ; data CRYPTOCLKOUT ; synchronous de-assertion ; asynchronous assertion ; encoding of the PSTATE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "concepts" : "Accelerator Master ; Secure Enclave ; power domains ; subsystem ; SSE ; interfaces ; signals ; data CRYPTOCLKOUT ; synchronous de-assertion ; asynchronous assertion ; encoding of the PSTATE",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "74868bc15c5a7220ede32506790ffd3897ead88ff27d7eb5608af22ff020",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa380",
        "transactionid" : 872615,
        "title" : "Crypto Accelerator interfaces ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070447004029,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 4108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 4108,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070447004029,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Crypto Accelerator interfaces",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "Excerpt" : "Crypto Accelerator AON (CAAON) interface The Crypto Accelerator AON interface is used for communication ... Asynchronous AONTOP CRYPTOAONRESETn Crypto Accelerator interfaces Corstone SSE-700",
      "FirstSentences" : "Crypto Accelerator interfaces The interfaces listed are used to integrate a Crypto Accelerator into the SSE-700 subsystem. The SSE-700 subsystem Crypto Accelerator is split between the SECENCTOP ..."
    }, {
      "title" : "SECENCCLK",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "excerpt" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK ... They cannot be used for any other logic.",
      "firstSentences" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK Yes No SYSPLL No Yes High-level clock gating support ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SECENCCLK ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "WñNezRXZf2fS7Yqg",
        "urihash" : "WñNezRXZf2fS7Yqg",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "using CRYPTOCLKOUT ; Crypto Accelerator ; SSE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "concepts" : "using CRYPTOCLKOUT ; Crypto Accelerator ; SSE",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "0ccca2671f8698afb95104694822c393d1d038b8aa01e062a917922e9107",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa386",
        "transactionid" : 872615,
        "title" : "SECENCCLK ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070409482796,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 551,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070409482796,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
        "syscollection" : "default"
      },
      "Title" : "SECENCCLK",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "Excerpt" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK ... They cannot be used for any other logic.",
      "FirstSentences" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK Yes No SYSPLL No Yes High-level clock gating support ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "101870",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3723680",
      "sysurihash" : "LOAltcAKC4ES1Uñ4",
      "urihash" : "LOAltcAKC4ES1Uñ4",
      "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1594208032000,
      "topparentid" : 3723680,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596194531000,
      "sysconcepts" : "Secure Enclave",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
      "attachmentparentid" : 3723680,
      "parentitem" : "5f23fee3da9f9552000fa370",
      "concepts" : "Secure Enclave",
      "documenttype" : "html",
      "isattachment" : "3723680",
      "sysindexeddate" : 1650452071000,
      "permanentid" : "e8692a12b965b9a973b2c5581a1101aebb26c9c35c78d0b7d4a77a0f72ce",
      "syslanguage" : [ "English" ],
      "itemid" : "5f23fee3da9f9552000fa377",
      "transactionid" : 872615,
      "title" : "Functional description ",
      "products" : [ "Corstone SSE-700" ],
      "date" : 1650452071000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101870:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452071083993907,
      "sysisattachment" : "3723680",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3723680,
      "size" : 226,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452002497,
      "syssize" : 226,
      "sysdate" : 1650452071000,
      "haslayout" : "1",
      "topparent" : "3723680",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3723680,
      "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452071000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101870/0000/Functional-description?lang=en",
      "modified" : 1645008167000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452071083993907,
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "Excerpt" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power .",
    "FirstSentences" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power . Reset ..."
  }, {
    "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101418/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
    "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
    "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Output clocks",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "excerpt" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP ... the Secure Enclave HOSTAONEXPCLK: Driven by REFCLK Used only for logic connected to ...",
      "firstSentences" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP GICCLKOUT: Driven by GICCLK Used only in CLUSTOP DBGCLKOUT: Driven by DBGCLK Used only in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Output clocks ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "AuHrGoNkEx4FrRSw",
        "urihash" : "AuHrGoNkEx4FrRSw",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "9d8d32893e2171352705d41e6bae57627f969033639b2aa570d818c01aa7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a189500e883ab8e762c4",
        "transactionid" : 872615,
        "title" : "Output clocks ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069731339761,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 1031,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995087,
        "syssize" : 1031,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Clocks/Output-clocks?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069731339761,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
        "syscollection" : "default"
      },
      "Title" : "Output clocks",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "Excerpt" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP ... the Secure Enclave HOSTAONEXPCLK: Driven by REFCLK Used only for logic connected to ...",
      "FirstSentences" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP GICCLKOUT: Driven by GICCLK Used only in CLUSTOP DBGCLKOUT: Driven by DBGCLK Used only in ..."
    }, {
      "title" : "SYSPLL",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "excerpt" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. ... SYSPLL Corstone SSE-700",
      "firstSentences" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. The software is responsible for switching to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SYSPLL ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "2T5q1ll2iMX6IAñð",
        "urihash" : "2T5q1ll2iMX6IAñð",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "sysconcepts" : "clock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "concepts" : "clock",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "0ab6c6bb7616e2454b239f227f5e83b8979acacaf2c289be39f10a2c01cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a189500e883ab8e762b5",
        "transactionid" : 872615,
        "title" : "SYSPLL ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069693283584,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995087,
        "syssize" : 457,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069693283584,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
        "syscollection" : "default"
      },
      "Title" : "SYSPLL",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "Excerpt" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. ... SYSPLL Corstone SSE-700",
      "FirstSentences" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. The software is responsible for switching to ..."
    }, {
      "title" : "Bus protocol",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "excerpt" : "Only applies to read transactions, all write transactions are considered data ... Note These requirements apply independently of: The level of TE implemented The value of the property's ...",
      "firstSentences" : "Bus protocol This manual allows any bus protocol to be used on the interfaces to the Firewall Components. However, the bus protocol must meet the following requirements: Bus protocol must be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Bus protocol ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "7pKlMnZ2Ks7Hg8Vg",
        "urihash" : "7pKlMnZ2Ks7Hg8Vg",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "sysconcepts" : "Firewall Components ; bus protocols ; transactions ; beat ; interfaces ; single master ; memory ; accesses ; configuration registers ; slave error ; programming ; non-transient ; write-no-allocate ; read-no-allocate ; translation ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "concepts" : "Firewall Components ; bus protocols ; transactions ; beat ; interfaces ; single master ; memory ; accesses ; configuration registers ; slave error ; programming ; non-transient ; write-no-allocate ; read-no-allocate ; translation ; instruction",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "10070362fb27441cc5ffa31ba0172cd70418262ace3bbf7791d81f6864c1",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a18b500e883ab8e7634c",
        "transactionid" : 872615,
        "title" : "Bus protocol ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069516955053,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 5041,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995038,
        "syssize" : 5041,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 230,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069516955053,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
        "syscollection" : "default"
      },
      "Title" : "Bus protocol",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "Excerpt" : "Only applies to read transactions, all write transactions are considered data ... Note These requirements apply independently of: The level of TE implemented The value of the property's ...",
      "FirstSentences" : "Bus protocol This manual allows any bus protocol to be used on the interfaces to the Firewall Components. However, the bus protocol must meet the following requirements: Bus protocol must be ..."
    } ],
    "totalNumberOfChildResults" : 349,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
      "document_number" : "101418",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3822803",
      "sysurihash" : "vW9NhMtzlpon6PnY",
      "urihash" : "vW9NhMtzlpon6PnY",
      "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1594916276000,
      "topparentid" : 3822803,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596039560000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1650452069000,
      "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
      "syslanguage" : [ "English" ],
      "itemid" : "5f21a188500e883ab8e76239",
      "transactionid" : 872615,
      "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
      "products" : [ "Corstone SSE-700" ],
      "date" : 1650452069000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101418:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452069862294408,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4415,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650451995099,
      "syssize" : 4415,
      "sysdate" : 1650452069000,
      "haslayout" : "1",
      "topparent" : "3822803",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3822803,
      "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "document_revision" : "07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452069000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101418/0100/?lang=en",
      "modified" : 1636628430000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452069862294408,
      "uri" : "https://developer.arm.com/documentation/101418/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
    "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
    "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
  }, {
    "title" : "GIC Stream Protocol interface Release B",
    "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en",
    "excerpt" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
    "firstSentences" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "GIC Stream Protocol interface Release B",
      "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f2aceb660a93e65927bbf01",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Page 2 of 32 ... Limited or its affiliates in the EU and/or elsewhere. All rights reserved.",
      "firstSentences" : "Version B Document Number: ARM-ECM-0495013 Version: B Application Note GIC Stream Protocol interface Non-Confidential Non-Confidential Page 1 of 32 GIC Stream Protocol interface Copyright © 2016, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "GIC Stream Protocol interface Release B",
        "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en",
        "excerpt" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
        "firstSentences" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "GIC Stream Protocol interface Release B ",
          "document_number" : "ecm0495013",
          "document_version" : "b",
          "content_type" : "guide",
          "systopparent" : "3839916",
          "sysurihash" : "fUmRK2f7D9HbH5YR",
          "urihash" : "fUmRK2f7D9HbH5YR",
          "sysuri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
          "systransactionid" : 867736,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1596640537000,
          "topparentid" : 3839916,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596640950000,
          "sysconcepts" : "interface Release",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
          "concepts" : "interface Release",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649679176000,
          "permanentid" : "42fe7beb64e4095168ca5c9e9081e72d362e212f72252dd9060430457846",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2aceb660a93e65927bbeff",
          "transactionid" : 867736,
          "title" : "GIC Stream Protocol interface Release B ",
          "products" : [ "Generic Interrupt Controller" ],
          "date" : 1649679176000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ecm0495013:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649679176614619333,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 182,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649679142582,
          "syssize" : 182,
          "sysdate" : 1649679176000,
          "haslayout" : "1",
          "topparent" : "3839916",
          "label_version" : "B",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3839916,
          "content_description" : "This application note gives an overview of the GIC Stream Protocol. GIC Stream protocol is used to connect Arm processor and interrupt controller IP. The application note shows typical command sequences and how they map on actions by software.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649679176000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ecm0495013/b/?lang=en",
          "modified" : 1642498462000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649679176614619333,
          "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
          "syscollection" : "default"
        },
        "Title" : "GIC Stream Protocol interface Release B",
        "Uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en",
        "Excerpt" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
        "FirstSentences" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GIC Stream Protocol interface Release B ",
        "document_number" : "ecm0495013",
        "document_version" : "b",
        "content_type" : "guide",
        "systopparent" : "3839916",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "twUVbEd9pIFYSLðD",
        "urihash" : "twUVbEd9pIFYSLðD",
        "sysuri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
        "keywords" : "GICv3, GICv4, GIC, Stream",
        "systransactionid" : 867736,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1596640537000,
        "topparentid" : 3839916,
        "numberofpages" : 32,
        "sysconcepts" : "CPU interfaces ; Stream Protocol ; commands ; Redistributors ; deactivating ; outstanding traffic ; implementer ; release ; arm ; logical component ; typographical conventions ; written agreement ; third party ; architecture ; multiplexing ; LPIs",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
        "attachmentparentid" : 3839916,
        "parentitem" : "5f2aceb660a93e65927bbeff",
        "concepts" : "CPU interfaces ; Stream Protocol ; commands ; Redistributors ; deactivating ; outstanding traffic ; implementer ; release ; arm ; logical component ; typographical conventions ; written agreement ; third party ; architecture ; multiplexing ; LPIs",
        "documenttype" : "pdf",
        "isattachment" : "3839916",
        "sysindexeddate" : 1649679167000,
        "permanentid" : "6aceedd42e60b7242ae1e89f2b488efb1dc300171671402af1cde2712662",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2aceb660a93e65927bbf01",
        "transactionid" : 867736,
        "title" : "GIC Stream Protocol interface Release B ",
        "date" : 1649679166000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0495013:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649679166993443810,
        "sysisattachment" : "3839916",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3839916,
        "size" : 454732,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f2aceb660a93e65927bbf01",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649679143556,
        "syssize" : 454732,
        "sysdate" : 1649679166000,
        "topparent" : "3839916",
        "author" : "Arm Ltd.",
        "label_version" : "B",
        "systopparentid" : 3839916,
        "content_description" : "This application note gives an overview of the GIC Stream Protocol. GIC Stream protocol is used to connect Arm processor and interrupt controller IP. The application note shows typical command sequences and how they map on actions by software.",
        "wordcount" : 836,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649679167000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f2aceb660a93e65927bbf01",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649679166993443810,
        "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
        "syscollection" : "default"
      },
      "Title" : "GIC Stream Protocol interface Release B",
      "Uri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f2aceb660a93e65927bbf01",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en/pdf/ECM0495013B_GIC_Stream_Protocol.pdf",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Page 2 of 32 ... Limited or its affiliates in the EU and/or elsewhere. All rights reserved.",
      "FirstSentences" : "Version B Document Number: ARM-ECM-0495013 Version: B Application Note GIC Stream Protocol interface Non-Confidential Non-Confidential Page 1 of 32 GIC Stream Protocol interface Copyright © 2016, ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "GIC Stream Protocol interface Release B ",
      "document_number" : "ecm0495013",
      "document_version" : "b",
      "content_type" : "guide",
      "systopparent" : "3839916",
      "sysurihash" : "fUmRK2f7D9HbH5YR",
      "urihash" : "fUmRK2f7D9HbH5YR",
      "sysuri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
      "systransactionid" : 867736,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1596640537000,
      "topparentid" : 3839916,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596640950000,
      "sysconcepts" : "interface Release",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c8e24a5e02d07b278e" ],
      "concepts" : "interface Release",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649679176000,
      "permanentid" : "42fe7beb64e4095168ca5c9e9081e72d362e212f72252dd9060430457846",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2aceb660a93e65927bbeff",
      "transactionid" : 867736,
      "title" : "GIC Stream Protocol interface Release B ",
      "products" : [ "Generic Interrupt Controller" ],
      "date" : 1649679176000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ecm0495013:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649679176614619333,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 182,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649679142582,
      "syssize" : 182,
      "sysdate" : 1649679176000,
      "haslayout" : "1",
      "topparent" : "3839916",
      "label_version" : "B",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3839916,
      "content_description" : "This application note gives an overview of the GIC Stream Protocol. GIC Stream protocol is used to connect Arm processor and interrupt controller IP. The application note shows typical command sequences and how they map on actions by software.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|Generic Interrupt Controller" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649679176000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ecm0495013/b/?lang=en",
      "modified" : 1642498462000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649679176614619333,
      "uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
      "syscollection" : "default"
    },
    "Title" : "GIC Stream Protocol interface Release B",
    "Uri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ecm0495013/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ecm0495013/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0495013/b/en",
    "Excerpt" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller",
    "FirstSentences" : "GIC Stream Protocol interface Release B This document is only available in a PDF version. Click Download to view. GIC Stream Protocol interface Release B Generic Interrupt Controller"
  }, {
    "title" : "Watchpoints",
    "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "excerpt" : "If this happens, it is not possible to determine the instruction that caused the watchpoint. ... Figure 9.3. ... Watchpoint entry with branch Watchpoints ARM940T",
    "firstSentences" : "Watchpoints Entry into debug state following a watchpointed memory access is imprecise. This is necessary because of the nature of the pipeline and the timing of the watchpoint signal. After a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM920T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM920T Technical Reference Manual ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "AKsiw86rdPzz0M4W",
        "urihash" : "AKsiw86rdPzz0M4W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d38079",
        "transactionid" : 864308,
        "title" : "ARM920T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069764581502,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941262,
        "syssize" : 2029,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069764581502,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM920T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Watchpoints and exceptions",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "excerpt" : "Watchpoints and exceptions If there is an abort in the data access together with a watchpoint, the ... If there is an interrupt pending, again the ARM920T processor allows the exception entry ...",
      "firstSentences" : "Watchpoints and exceptions If there is an abort in the data access together with a watchpoint, the watchpoint condition is latched, the exception entry sequence performed, and then the processor ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Watchpoints and exceptions ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "0Kx6sM3X1CoYFxYU",
        "urihash" : "0Kx6sM3X1CoYFxYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
        "systransactionid" : 861315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "entry sequence ; watchpoint ; data access ; pending",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "entry sequence ; watchpoint ; data access ; pending",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720372000,
        "permanentid" : "7ed8fcb02cc6ac18ccd827dc0f362977f13e88930a6342965d5e299871ae",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5a88295d1e18d38104",
        "transactionid" : 861315,
        "title" : "Watchpoints and exceptions ",
        "products" : [ "ARM940T" ],
        "date" : 1648720372000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720372259768983,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 385,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720358969,
        "syssize" : 385,
        "sysdate" : 1648720372000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720372000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720372259768983,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Watchpoints and exceptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "Excerpt" : "Watchpoints and exceptions If there is an abort in the data access together with a watchpoint, the ... If there is an interrupt pending, again the ARM920T processor allows the exception entry ...",
      "FirstSentences" : "Watchpoints and exceptions If there is an abort in the data access together with a watchpoint, the watchpoint condition is latched, the exception entry sequence performed, and then the processor ..."
    }, {
      "title" : "Drain write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "excerpt" : "Drain write buffer You can drain the write buffer under software control, so that further instructions are not executed until the write buffer is drained, using ... Drain write buffer ARM940T",
      "firstSentences" : "Drain write buffer You can drain the write buffer under software control, so that further instructions are not executed until the write buffer is drained, using the following methods: store to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Drain write buffer ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "ñDDAi3rFxADfLF1x",
        "urihash" : "ñDDAi3rFxADfLF1x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
        "systransactionid" : 861315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "noncachable memory ; buffer ; linefill ; c10 ; c7 ; p15 ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "noncachable memory ; buffer ; linefill ; c10 ; c7 ; p15 ; instructions",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720372000,
        "permanentid" : "84c122be054736eb3829137adbce3065dc063edf9a4a95d308ef34fec905",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d380d3",
        "transactionid" : 861315,
        "title" : "Drain write buffer ",
        "products" : [ "ARM940T" ],
        "date" : 1648720372000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720372231726764,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 536,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720359016,
        "syssize" : 536,
        "sysdate" : 1648720372000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720372000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720372231726764,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Drain write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "Excerpt" : "Drain write buffer You can drain the write buffer under software control, so that further instructions are not executed until the write buffer is drained, using ... Drain write buffer ARM940T",
      "FirstSentences" : "Drain write buffer You can drain the write buffer under software control, so that further instructions are not executed until the write buffer is drained, using the following methods: store to ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "excerpt" : "When examination is complete, you can restore the core and system state and resume ... This data can be serially shifted out without affecting the rest of the system. About debug ARM940T",
      "firstSentences" : "About debug Debug support is implemented using the ARM9TDMI CPU core embedded within the ARM920T. Throughout this chapter therefore, ARM9TDMI refers to this core. The ARM920T debug interface is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "sJYokGQ6ipHrYnwD",
        "urihash" : "sJYokGQ6ipHrYnwD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
        "systransactionid" : 861315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "core ; ARM920T ; interface ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; JTAG-style serial ; EmbeddedICE macrocell ; functional unit ; program execution ; debugging features ; Boundary-Scan Architecture ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "core ; ARM920T ; interface ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; JTAG-style serial ; EmbeddedICE macrocell ; functional unit ; program execution ; debugging features ; Boundary-Scan Architecture ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720372000,
        "permanentid" : "9619953980ee36dd2a1b72ec7dfb3b938cc36c74bf394aa65d3539aa72cf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5a88295d1e18d380fb",
        "transactionid" : 861315,
        "title" : "About debug ",
        "products" : [ "ARM940T" ],
        "date" : 1648720372000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720372197487781,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 1819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720358969,
        "syssize" : 1819,
        "sysdate" : 1648720372000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720372000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/debug-support/about-debug?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720372197487781,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "Excerpt" : "When examination is complete, you can restore the core and system state and resume ... This data can be serially shifted out without affecting the rest of the system. About debug ARM940T",
      "FirstSentences" : "About debug Debug support is implemented using the ARM9TDMI CPU core embedded within the ARM920T. Throughout this chapter therefore, ARM9TDMI refers to this core. The ARM920T debug interface is ..."
    } ],
    "totalNumberOfChildResults" : 235,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Watchpoints ",
      "document_number" : "ddi0151",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3492466",
      "sysurihash" : "BvW7xTmK1qñeI8Eq",
      "urihash" : "BvW7xTmK1qñeI8Eq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
      "systransactionid" : 861315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176473339000,
      "topparentid" : 3492466,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375257000,
      "sysconcepts" : "instructions ; entry ; timing ; execution ; pipeline ; code sequence ; data processing ; ARM920T core ; diagram showing ; Program Counter ; debugging session ; single-cycle data-processing ; continuation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3492466,
      "parentitem" : "5e8e2a5988295d1e18d38079",
      "concepts" : "instructions ; entry ; timing ; execution ; pipeline ; code sequence ; data processing ; ARM920T core ; diagram showing ; Program Counter ; debugging session ; single-cycle data-processing ; continuation",
      "documenttype" : "html",
      "isattachment" : "3492466",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720372000,
      "permanentid" : "50d04b748a94c8335f5d3ac14189f7b9d6bb2e19c76dff05ccefb0242bc3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2a5a88295d1e18d38103",
      "transactionid" : 861315,
      "title" : "Watchpoints ",
      "products" : [ "ARM940T" ],
      "date" : 1648720372000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0151:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720372293263872,
      "sysisattachment" : "3492466",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3492466,
      "size" : 1776,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720358969,
      "syssize" : 1776,
      "sysdate" : 1648720372000,
      "haslayout" : "1",
      "topparent" : "3492466",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3492466,
      "content_description" : "This document is the technical reference manual for the ARM920T processor.",
      "wordcount" : 116,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720372000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
      "modified" : 1638974209000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720372293263872,
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
      "syscollection" : "default"
    },
    "Title" : "Watchpoints",
    "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "Excerpt" : "If this happens, it is not possible to determine the instruction that caused the watchpoint. ... Figure 9.3. ... Watchpoint entry with branch Watchpoints ARM940T",
    "FirstSentences" : "Watchpoints Entry into debug state following a watchpointed memory access is imprecise. This is necessary because of the nature of the pipeline and the timing of the watchpoint signal. After a ..."
  }, {
    "title" : "ARM1176JZ-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "excerpt" : "F ... Section 10.4.3 updated. Table 23-1 updated. ... Patch update for r0p4. Update for r0p6 release. ... Minor corrections and enhancements. Update for r0p7 maintenance release.",
    "firstSentences" : "ARM1176JZ-S Revision: r0p7 Technical Reference Manual Copyright © 2004-2009 ARM Limited. All rights reserved. ARM DDI 0333H (ID012410) ARM DDI 0333H ID012410 ARM1176JZ-S Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1176JZ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZ-S Technical Reference Manual ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "8eQjgH1TqPv9NKQE",
        "urihash" : "8eQjgH1TqPv9NKQE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3583fd977155116a88e9",
        "transactionid" : 861314,
        "title" : "ARM1176JZ-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337192326492,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2726,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322284,
        "syssize" : 2726,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 205,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337192326492,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM1176JZ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZ-S Technical Reference Manual ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "8eQjgH1TqPv9NKQE",
        "urihash" : "8eQjgH1TqPv9NKQE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3583fd977155116a88e9",
        "transactionid" : 861314,
        "title" : "ARM1176JZ-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337192326492,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2726,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322284,
        "syssize" : 2726,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 205,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337192326492,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Changes in instruction flow overview",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "excerpt" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction ... The dynamic branch predictor is a 128-entry direct-mapped branch predictor using VA ...",
      "firstSentences" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction flow, the processor includes a: dynamic branch predictor static branch predictor return stack.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZ-S Technical Reference Manual ",
          "document_number" : "ddi0333",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3504539",
          "sysurihash" : "8eQjgH1TqPv9NKQE",
          "urihash" : "8eQjgH1TqPv9NKQE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "systransactionid" : 861314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264294772000,
          "topparentid" : 3504539,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378115000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720337000,
          "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3583fd977155116a88e9",
          "transactionid" : 861314,
          "title" : "ARM1176JZ-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648720337000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0333:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720337192326492,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2726,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720322284,
          "syssize" : 2726,
          "sysdate" : 1648720337000,
          "haslayout" : "1",
          "topparent" : "3504539",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3504539,
          "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
          "wordcount" : 205,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720337000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0333/h/?lang=en",
          "modified" : 1639043535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720337192326492,
          "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Changes in instruction flow overview ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "R1G3ZxdICDUUFHRO",
        "urihash" : "R1G3ZxdICDUUFHRO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "branch predictor ; stack ; instruction ; constant offset ; cycles ; entries ; predictions ; Iss stage ; unconditional returns ; two-bit saturating",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3504539,
        "parentitem" : "5e8e3583fd977155116a88e9",
        "concepts" : "branch predictor ; stack ; instruction ; constant offset ; cycles ; entries ; predictions ; Iss stage ; unconditional returns ; two-bit saturating",
        "documenttype" : "html",
        "isattachment" : "3504539",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "974cb170a0ddd8018bd97c6787cf032fa3839b99f429bcb47a5be525bbfc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3589fd977155116a8b00",
        "transactionid" : 861314,
        "title" : "Changes in instruction flow overview ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337178178199,
        "sysisattachment" : "3504539",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3504539,
        "size" : 1893,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322237,
        "syssize" : 1893,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 122,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337178178199,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
        "syscollection" : "default"
      },
      "Title" : "Changes in instruction flow overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "Excerpt" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction ... The dynamic branch predictor is a 128-entry direct-mapped branch predictor using VA ...",
      "FirstSentences" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction flow, the processor includes a: dynamic branch predictor static branch predictor return stack."
    }, {
      "title" : "Writing coprocessor registers",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "excerpt" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details.",
      "firstSentences" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details. Scan chain 5 and EXTEST are selected.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZ-S Technical Reference Manual ",
          "document_number" : "ddi0333",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3504539",
          "sysurihash" : "8eQjgH1TqPv9NKQE",
          "urihash" : "8eQjgH1TqPv9NKQE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "systransactionid" : 861314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264294772000,
          "topparentid" : 3504539,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378115000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720337000,
          "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3583fd977155116a88e9",
          "transactionid" : 861314,
          "title" : "ARM1176JZ-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648720337000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0333:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720337192326492,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2726,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720322284,
          "syssize" : 2726,
          "sysdate" : 1648720337000,
          "haslayout" : "1",
          "topparent" : "3504539",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3504539,
          "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
          "wordcount" : 205,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720337000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0333/h/?lang=en",
          "modified" : 1639043535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720337192326492,
          "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Writing coprocessor registers ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "HL3grd4Bad0EsxDu",
        "urihash" : "HL3grd4Bad0EsxDu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "coprocessor registers ; R0 ; mode ARM ; standard sequence ; Scan ; R14 ; nITRSEL",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3504539,
        "parentitem" : "5e8e3583fd977155116a88e9",
        "concepts" : "coprocessor registers ; R0 ; mode ARM ; standard sequence ; Scan ; R14 ; nITRSEL",
        "documenttype" : "html",
        "isattachment" : "3504539",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "f459be9fb96a83a543d89b3510a83985badc001b0bb876c950ce8aed74dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3588fd977155116a8aec",
        "transactionid" : 861314,
        "title" : "Writing coprocessor registers ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337166898495,
        "sysisattachment" : "3504539",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3504539,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322190,
        "syssize" : 522,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337166898495,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
        "syscollection" : "default"
      },
      "Title" : "Writing coprocessor registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "Excerpt" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details.",
      "FirstSentences" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details. Scan chain 5 and EXTEST are selected."
    } ],
    "totalNumberOfChildResults" : 592,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM1176JZ-S Technical Reference Manual ",
      "document_number" : "ddi0333",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3504539",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "8x8aHg0FHIðufbm9",
      "urihash" : "8x8aHg0FHIðufbm9",
      "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
      "keywords" : "ARM 11, ARM1176, TrustZone, ARM1176JZ-S, TRM, macrocell, \"ARM instruction\", Thumb, SIMD, \"virtual memory\", MMU, \"Thumb instruction\", security, \"Intelligent Energy Management\", IEM, AMBA, AXI",
      "systransactionid" : 861315,
      "copyright" : "Copyright ©€2004-2009 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1264294772000,
      "topparentid" : 3504539,
      "numberofpages" : 658,
      "sysconcepts" : "instructions ; registers ; accesses ; exceptions ; Non-secure ; memory ; translation ; cores ; arrangements ; ARM1176JZF ; attempted access ; lists ; Undefined exception ; controls ; interfaces ; architectures",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3504539,
      "parentitem" : "5e8e3583fd977155116a88e9",
      "concepts" : "instructions ; registers ; accesses ; exceptions ; Non-secure ; memory ; translation ; cores ; arrangements ; ARM1176JZF ; attempted access ; lists ; Undefined exception ; controls ; interfaces ; architectures",
      "documenttype" : "pdf",
      "isattachment" : "3504539",
      "sysindexeddate" : 1648720352000,
      "permanentid" : "feafd1b788d109c839be46e270037ae3385e8f2561ed9d52168be6c4a090",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e358afd977155116a8b47",
      "transactionid" : 861315,
      "title" : "ARM1176JZ-S Technical Reference Manual ",
      "subject" : "Technical Reference Manual for ARM1176JZ-S processor. The processor provides TrustZone security extensions. It supports the ARM and Thumb instruction sets with SIMD DSP instructions, and implements Jazelle technology to provide direct execution of Java bytecodes. ",
      "date" : 1648720351000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0333:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720351581651746,
      "sysisattachment" : "3504539",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3504539,
      "size" : 4465006,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720329392,
      "syssubject" : "Technical Reference Manual for ARM1176JZ-S processor. The processor provides TrustZone security extensions. It supports the ARM and Thumb instruction sets with SIMD DSP instructions, and implements Jazelle technology to provide direct execution of Java bytecodes. ",
      "syssize" : 4465006,
      "sysdate" : 1648720351000,
      "topparent" : "3504539",
      "author" : "ARM Limited",
      "label_version" : "r0p7",
      "systopparentid" : 3504539,
      "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
      "wordcount" : 5221,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720352000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720351581651746,
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1176JZ-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "Excerpt" : "F ... Section 10.4.3 updated. Table 23-1 updated. ... Patch update for r0p4. Update for r0p6 release. ... Minor corrections and enhancements. Update for r0p7 maintenance release.",
    "FirstSentences" : "ARM1176JZ-S Revision: r0p7 Technical Reference Manual Copyright © 2004-2009 ARM Limited. All rights reserved. ARM DDI 0333H (ID012410) ARM DDI 0333H ID012410 ARM1176JZ-S Technical Reference Manual"
  }, {
    "title" : "Programmers Model",
    "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A57",
    "firstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
        "urihash" : "UGjW4v9ñ51Qsn6Ih",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526869000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a958259fe2368e2b122",
        "transactionid" : 861313,
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242632043213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4459,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720240851,
        "syssize" : 4459,
        "sysdate" : 1648720242000,
        "haslayout" : "1",
        "topparent" : "4990154",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0514/g/?lang=en",
        "modified" : 1639138634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242632043213,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "firstSentences" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "ddi0514",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990154",
          "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
          "urihash" : "UGjW4v9ñ51Qsn6Ih",
          "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "systransactionid" : 861313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1450386177000,
          "topparentid" : 4990154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526869000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720247000,
          "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a958259fe2368e2b122",
          "transactionid" : 861313,
          "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1648720242000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0514:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720242632043213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4459,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720240851,
          "syssize" : 4459,
          "sysdate" : 1648720242000,
          "haslayout" : "1",
          "topparent" : "4990154",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990154,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720247000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0514/g/?lang=en",
          "modified" : 1639138634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720242632043213,
          "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysurihash" : "buKmebaSmHMbBHðl",
        "urihash" : "buKmebaSmHMbBHðl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526869000,
        "sysconcepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; A57 processor ; subsections ; Cortex ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990154,
        "parentitem" : "5e907a958259fe2368e2b122",
        "concepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; A57 processor ; subsections ; Cortex ; programmers",
        "documenttype" : "html",
        "isattachment" : "4990154",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "02e6784b2ccf42fec39b05d23dc73936f6e19bfb0f2e01262f9570ff818e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b129",
        "transactionid" : 861313,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A57" ],
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242931780857,
        "sysisattachment" : "4990154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990154,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720240851,
        "syssize" : 326,
        "sysdate" : 1648720242000,
        "haslayout" : "1",
        "topparent" : "4990154",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1639138634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242931780857,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "FirstSentences" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ..."
    }, {
      "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "excerpt" : "Change ... Second release for r1p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has ...",
      "firstSentences" : "ARM® Cortex®-A57 MPCore Processor Cryptography Extension Revision: r1p3 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM DDI0514G ARM DDI0514G ARM® Cortex®-A57 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "ddi0514",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990154",
          "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
          "urihash" : "UGjW4v9ñ51Qsn6Ih",
          "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "systransactionid" : 861313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1450386177000,
          "topparentid" : 4990154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526869000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720247000,
          "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a958259fe2368e2b122",
          "transactionid" : 861313,
          "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1648720242000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0514:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720242632043213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4459,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720240851,
          "syssize" : 4459,
          "sysdate" : 1648720242000,
          "haslayout" : "1",
          "topparent" : "4990154",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990154,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720247000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0514/g/?lang=en",
          "modified" : 1639138634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720242632043213,
          "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysauthor" : "ARM",
        "sysurihash" : "8fIwM5wqAuPs8qEN",
        "urihash" : "8fIwM5wqAuPs8qEN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
        "keywords" : "Cortex-A, Cortex-A57",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "numberofpages" : 12,
        "sysconcepts" : "cryptography extension ; arm ; SHA1 ; instructions ; technical changes ; written agreement ; export laws ; party patents ; accelerator ; provisions ; conflicting ; Advanced SIMD ; trademark usage ; subsections ; functionality ; algorithms",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990154,
        "parentitem" : "5e907a958259fe2368e2b122",
        "concepts" : "cryptography extension ; arm ; SHA1 ; instructions ; technical changes ; written agreement ; export laws ; party patents ; accelerator ; provisions ; conflicting ; Advanced SIMD ; trademark usage ; subsections ; functionality ; algorithms",
        "documenttype" : "pdf",
        "isattachment" : "4990154",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "dd322c398b9c0c58320dd392b9db8660a522d8ed0ddcc5d956b379ec14de",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12f",
        "transactionid" : 861313,
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "subject" : "This document describes the instructions for the Cortex-A57 processor Cryptography extensions.",
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242810356471,
        "sysisattachment" : "4990154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990154,
        "size" : 325346,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720242188,
        "syssubject" : "This document describes the instructions for the Cortex-A57 processor Cryptography extensions.",
        "syssize" : 325346,
        "sysdate" : 1648720242000,
        "topparent" : "4990154",
        "author" : "ARM",
        "label_version" : "r1p3",
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 450,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242810356471,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "Excerpt" : "Change ... Second release for r1p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has ...",
      "FirstSentences" : "ARM® Cortex®-A57 MPCore Processor Cryptography Extension Revision: r1p3 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM DDI0514G ARM DDI0514G ARM® Cortex®-A57 MPCore ..."
    }, {
      "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
        "urihash" : "UGjW4v9ñ51Qsn6Ih",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526869000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a958259fe2368e2b122",
        "transactionid" : 861313,
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242632043213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4459,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720240851,
        "syssize" : 4459,
        "sysdate" : 1648720242000,
        "haslayout" : "1",
        "topparent" : "4990154",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0514/g/?lang=en",
        "modified" : 1639138634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242632043213,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Programmers Model ",
      "document_number" : "ddi0514",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990154",
      "sysurihash" : "s6kWvqI8hKDhII4R",
      "urihash" : "s6kWvqI8hKDhII4R",
      "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
      "systransactionid" : 861313,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1450386177000,
      "topparentid" : 4990154,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586526869000,
      "sysconcepts" : "engine ; programmers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
      "attachmentparentid" : 4990154,
      "parentitem" : "5e907a958259fe2368e2b122",
      "concepts" : "engine ; programmers",
      "documenttype" : "html",
      "isattachment" : "4990154",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720247000,
      "permanentid" : "1a25875dcb483a3368b87b1df0c5bc0f1aa3c9fd10067b1ffcd89643909d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a968259fe2368e2b128",
      "transactionid" : 861313,
      "title" : "Programmers Model ",
      "products" : [ "Cortex-A57" ],
      "date" : 1648720242000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0514:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720242964522165,
      "sysisattachment" : "4990154",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990154,
      "size" : 228,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720240851,
      "syssize" : 228,
      "sysdate" : 1648720242000,
      "haslayout" : "1",
      "topparent" : "4990154",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4990154,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720247000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0514/g/programmers-model?lang=en",
      "modified" : 1639138634000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720242964522165,
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
      "syscollection" : "default"
    },
    "Title" : "Programmers Model",
    "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "Excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A57",
    "FirstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model."
  } ]
}