{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx_64.v@137:167@HdlStmProcess", "assign output_eth_type = output_eth_type_reg;\n\nassign busy = busy_reg;\nassign error_header_early_termination = error_header_early_termination_reg;\n\nalways @* begin\n    shift_axis_tdata[15:0] = save_axis_tdata_reg[63:48];\n    shift_axis_tkeep[1:0] = save_axis_tkeep_reg[7:6];\n    shift_axis_extra_cycle = save_axis_tlast_reg & (save_axis_tkeep_reg[7:6] != 0);\n\n    if (shift_axis_extra_cycle) begin\n        shift_axis_tdata[63:16] = 0;\n        shift_axis_tkeep[7:2] = 0;\n        shift_axis_tvalid = 1;\n        shift_axis_tlast = save_axis_tlast_reg;\n        shift_axis_tuser = save_axis_tuser_reg;\n        shift_axis_input_tready = flush_save;\n    end else begin\n        shift_axis_tdata[63:16] = input_axis_tdata[47:0];\n        shift_axis_tkeep[7:2] = input_axis_tkeep[5:0];\n        shift_axis_tvalid = input_axis_tvalid;\n        shift_axis_tlast = (input_axis_tlast & (input_axis_tkeep[7:6] == 0));\n        shift_axis_tuser = (input_axis_tuser & (input_axis_tkeep[7:6] == 0));\n        shift_axis_input_tready = ~(input_axis_tlast & input_axis_tvalid & transfer_in_save);\n    end\nend\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    input_axis_tready_next = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[148, "        shift_axis_tdata[63:16] = 0;\n"], [149, "        shift_axis_tkeep[7:2] = 0;\n"], [150, "        shift_axis_tvalid = 1;\n"]], "Add": [[150, "        shift_axis_tdata[63:16] = 48'd0;\n"], [150, "        shift_axis_tkeep[7:2] = 6'd0;\n"], [150, "        shift_axis_tvalid = 1'b1;\n"]]}}