{:input (genetic.crossover/dumb-crossover 389419018 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-names-remove-clause 953128598 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_11_13_:missing , \\wire:missing_edge , wire2_18, \\wire:missing_16_27 , wire28_42, wire30_46, wire31_22);\n  wire \\:missing_edge ;\n  input \\wire0_11_13_:missing ;\n  wire \\wire0_11_13_:missing ;\n  wire wire10_22;\n  wire \\wire10_:missing ;\n  wire wire11_12;\n  wire \\wire11_12_14_:missing ;\n  wire wire11_13_14;\n  wire \\wire11_37_:missing ;\n  wire \\wire11_37_:missing_39 ;\n  wire wire11_40;\n  wire wire11_45;\n  wire \\wire11_:missing ;\n  wire wire12_17;\n  wire \\wire16_:missing ;\n  wire wire19_25;\n  wire wire21;\n  wire wire22_26;\n  wire \\wire27_38_39_:missing ;\n  input wire28_42;\n  wire wire28_42;\n  output wire2_18;\n  wire wire2_18;\n  output wire30_46;\n  wire wire30_46;\n  output wire31_22;\n  wire wire31_22;\n  wire \\wire33_:missing_50 ;\n  wire wire34_39;\n  wire wire34_40;\n  wire \\wire35_22_:missing ;\n  wire \\wire36_22_:missing ;\n  wire \\wire36_:missing ;\n  wire wire37_38;\n  wire \\wire38_:missing ;\n  wire \\wire3_:missing_20_23 ;\n  wire \\wire40_:missing ;\n  wire wire48;\n  wire \\wire4_:missing_21_24 ;\n  wire wire6_15;\n  wire wire7_14;\n  wire wire7_15;\n  wire wire8_22;\n  wire \\wire8_:missing ;\n  wire wire9_22_26;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_16_17 ;\n  input \\wire:missing_16_27 ;\n  wire \\wire:missing_16_27 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_22_25 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_41_27 ;\n  wire \\wire:missing_41_42 ;\n  wire \\wire:missing_45 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_15 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { wire7_15, wire6_15 };\n  assign \\wire16_:missing  = 4'h8 >> { \\wire:missing_16_27 , \\wire:missing_16_17  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire4_:missing_21_24 ;\n  assign wire7_15 = 2'h1 >> wire7_14;\n  assign wire34_40 = 2'h1 >> wire34_39;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire35_22_:missing ;\n  assign \\wire36_:missing  = 2'h1 >> \\wire36_22_:missing ;\n  assign wire37_38 = 4'h6 >> { \\wire11_37_:missing , \\wire11_37_:missing_39  };\n  assign \\wire38_:missing  = 4'h6 >> { \\wire27_38_39_:missing , wire37_38 };\n  assign wire34_39 = 4'h8 >> { \\wire27_38_39_:missing , \\wire11_37_:missing_39  };\n  assign \\wire40_:missing  = 4'h8 >> { wire34_40, wire11_40 };\n  assign \\wire:missing_41  = 4'h8 >> { \\wire:missing_41_42 , \\wire:missing_41_27  };\n  assign \\wire8_:missing  = 2'h1 >> wire8_22;\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign \\wire9_:missing  = 2'h1 >> wire9_22_26;\n  assign \\wire10_:missing  = 2'h1 >> wire10_22;\n  assign \\wire11_:missing  = 4'h6 >> { \\wire0_11_13_:missing , wire11_13_14 };\n  assign wire12_17 = 4'h6 >> { \\wire11_12_14_:missing , wire11_12 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire0_11_13_:missing , wire11_13_14 };\n  assign wire7_14 = 4'h8 >> { \\wire11_12_14_:missing , wire11_13_14 };\n  assign \\wire3_:missing_20_23  = 1'h0;\n  assign \\wire4_:missing_21_24  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire33_:missing_50  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire33_:missing_50 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire48 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire30_46 = \\wire:missing_edge ;\n  assign \\wire:missing_45  = wire11_45;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_41_42  = wire28_42;\n  assign wire22_26 = wire9_22_26;\n  assign wire19_25 = \\wire:missing_22_25 ;\n  assign \\wire:missing_edge  = \\wire3_:missing_20_23 ;\n  assign \\wire:missing_22  = wire22_26;\n  assign wire21 = \\wire4_:missing_21_24 ;\n  assign \\wire:missing_edge  = \\wire3_:missing_20_23 ;\n  assign \\wire:missing_19  = wire19_25;\n  assign wire2_18 = \\wire:missing_edge ;\n  assign \\wire:missing_16_17  = wire12_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:3.1-106.10\" *)\nmodule postsynth(\\wire0_11_13_:missing , \\wire:missing_edge , wire2_18, \\wire:missing_16_27 , wire28_42, wire30_46, wire31_22);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:5.9-5.30\" *)\n  input \\wire0_11_13_:missing ;\n  wire \\wire0_11_13_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:20.8-20.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:23.9-23.18\" *)\n  input wire28_42;\n  wire wire28_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:25.10-25.18\" *)\n  output wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:27.10-27.19\" *)\n  output wire30_46;\n  wire wire30_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:29.10-29.19\" *)\n  output wire31_22;\n  wire wire31_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:31.8-31.27\" *)\n  wire \\wire33_:missing_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:39.8-39.29\" *)\n  wire \\wire3_:missing_20_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:41.8-41.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:42.8-42.29\" *)\n  wire \\wire4_:missing_21_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:43.8-43.16\" *)\n  wire wire6_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:51.9-51.28\" *)\n  input \\wire:missing_16_27 ;\n  wire \\wire:missing_16_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:58.8-58.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_41_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/928D0411.v:60.9-60.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire21 = 1'h1;\n  assign wire2_18 = 1'h0;\n  assign wire30_46 = 1'h0;\n  assign wire31_22 = 1'hx;\n  assign \\wire33_:missing_50  = 1'h1;\n  assign \\wire3_:missing_20_23  = 1'h0;\n  assign wire48 = 1'h0;\n  assign \\wire4_:missing_21_24  = 1'h1;\n  assign wire6_15 = 1'h1;\n  assign \\wire:missing_41_42  = wire28_42;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:55:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1/src/top.v'.\nSBY  1:55:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] Copy '/tmp/fuzzmount2DDF5D8C/928D0411.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1/src/928D0411.v'.\nSBY  1:55:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] Copy '/tmp/fuzzmount2DDF5D8C/928D0411.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1/src/928D0411.post.v'.\nSBY  1:55:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] engine_0: abc pdr\nSBY  1:55:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:55:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/928D0411.v:68$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/928D0411.v:68$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:55:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/928D0411.v:81$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/928D0411.v:81$49.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:55:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/928D0411.v:63$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/928D0411.v:63$31.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:55:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] base: Warning: Wire presynth.\\wire31_22 is used but has no driver.\nSBY  1:55:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] base: finished (returncode=0)\nSBY  1:55:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:55:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] aig: Warning: Wire presynth.\\wire31_22 is used but has no driver.\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] aig: finished (returncode=0)\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] engine_0: Warning: The network has no constraints.\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] engine_0: Output 3 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] engine_0: finished (returncode=0)\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] engine_0: Status returned by engine: FAIL\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1'.\nSBY  1:55:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplrktr9u1] DONE (FAIL, rc=2)\n", :err ""}}}