{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620762117687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620762117688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 15:41:57 2021 " "Processing started: Tue May 11 15:41:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620762117688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762117688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_two_digits -c lab4_two_digits " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_two_digits -c lab4_two_digits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762117688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620762118198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620762118198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_two_digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4_two_digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4_two_digits-two_dig " "Found design unit 1: lab4_two_digits-two_dig" {  } { { "lab4_two_digits.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/lab4_two_digits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126487 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4_two_digits " "Found entity 1: lab4_two_digits" {  } { { "lab4_two_digits.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/lab4_two_digits.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762126487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg_sop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7seg_sop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7seg_sop-CANONICAL_SOP " "Found design unit 1: hex_to_7seg_sop-CANONICAL_SOP" {  } { { "hex_to_7seg_sop.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/hex_to_7seg_sop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126490 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg_sop " "Found entity 1: hex_to_7seg_sop" {  } { { "hex_to_7seg_sop.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/hex_to_7seg_sop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762126490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg_pos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7seg_pos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7seg_pos-CANONICAL_POS " "Found design unit 1: hex_to_7seg_pos-CANONICAL_POS" {  } { { "hex_to_7seg_pos.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/hex_to_7seg_pos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126493 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg_pos " "Found entity 1: hex_to_7seg_pos" {  } { { "hex_to_7seg_pos.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/hex_to_7seg_pos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762126493 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "hex_to_7seg lab4_two_digits.vhd(33) " "VHDL error at lab4_two_digits.vhd(33): object \"hex_to_7seg\" is used but not declared" {  } { { "lab4_two_digits.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/lab4_two_digits.vhd" 33 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620762126494 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620762126599 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 11 15:42:06 2021 " "Processing ended: Tue May 11 15:42:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620762126599 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620762126599 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620762126599 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762126599 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762127230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620762117687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620762117688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 15:41:57 2021 " "Processing started: Tue May 11 15:41:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620762117688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762117688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_two_digits -c lab4_two_digits " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_two_digits -c lab4_two_digits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762117688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620762118198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620762118198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_two_digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4_two_digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4_two_digits-two_dig " "Found design unit 1: lab4_two_digits-two_dig" {  } { { "lab4_two_digits.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/lab4_two_digits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126487 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4_two_digits " "Found entity 1: lab4_two_digits" {  } { { "lab4_two_digits.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/lab4_two_digits.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762126487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg_sop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7seg_sop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7seg_sop-CANONICAL_SOP " "Found design unit 1: hex_to_7seg_sop-CANONICAL_SOP" {  } { { "hex_to_7seg_sop.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/hex_to_7seg_sop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126490 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg_sop " "Found entity 1: hex_to_7seg_sop" {  } { { "hex_to_7seg_sop.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/hex_to_7seg_sop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762126490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg_pos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7seg_pos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7seg_pos-CANONICAL_POS " "Found design unit 1: hex_to_7seg_pos-CANONICAL_POS" {  } { { "hex_to_7seg_pos.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/hex_to_7seg_pos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126493 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg_pos " "Found entity 1: hex_to_7seg_pos" {  } { { "hex_to_7seg_pos.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/hex_to_7seg_pos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620762126493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762126493 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "hex_to_7seg lab4_two_digits.vhd(33) " "VHDL error at lab4_two_digits.vhd(33): object \"hex_to_7seg\" is used but not declared" {  } { { "lab4_two_digits.vhd" "" { Text "C:/Users/macco/Documents/CE210L/ce210L-lab4/lab4_two_digits.vhd" 33 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620762126494 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620762126599 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 11 15:42:06 2021 " "Processing ended: Tue May 11 15:42:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620762126599 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620762126599 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620762126599 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620762126599 ""}
