#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jul 13 20:02:54 2022
# Process ID: 18304
# Current directory: C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.runs/BPM_xbar_0_synth_1
# Command line: vivado.exe -log BPM_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BPM_xbar_0.tcl
# Log file: C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.runs/BPM_xbar_0_synth_1/BPM_xbar_0.vds
# Journal file: C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.runs/BPM_xbar_0_synth_1\vivado.jou
# Running On: DESKTOP-AJV8A0J, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16855 MB
#-----------------------------------------------------------
source BPM_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.746 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/luisr/Desktop/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.746 ; gain = 0.000
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.cache/ip 
Command: synth_design -top BPM_xbar_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1566.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BPM_xbar_0' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ip/BPM_xbar_0/synth/BPM_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:106149]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (4#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:106149]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' (5#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' (6#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_arbiter_resp' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_arbiter_resp' (7#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (8#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor' (9#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (9#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' (9#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (10#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_router' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' (10#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' (11#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_router' (12#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' (12#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' (12#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' (13#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (14#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (15#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (16#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (16#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (16#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (16#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (17#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized1' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized1' (17#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' (17#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized2' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized2' (17#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized1' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized1' (17#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (18#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' (19#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar' (20#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (21#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'BPM_xbar_0' (22#1) [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ip/BPM_xbar_0/synth/BPM_xbar_0.v:59]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_26_wdata_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_26_wdata_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_26_wdata_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_26_wdata_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_26_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_26_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_26_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_26_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_26_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_26_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_26_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_26_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.551 ; gain = 84.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1651.551 ; gain = 84.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1651.551 ; gain = 84.805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1660.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ip/BPM_xbar_0/BPM_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.gen/sources_1/bd/BPM/ip/BPM_xbar_0/BPM_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.runs/BPM_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.runs/BPM_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1768.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1768.605 ; gain = 0.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.runs/BPM_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 36    
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               75 Bit    Registers := 2     
	               47 Bit    Registers := 6     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 18    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   47 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 50    
	   2 Input    1 Bit        Muxes := 56    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_axi_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:28 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:32 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:38 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:38 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    40|
|3     |LUT2    |    10|
|4     |LUT3    |   146|
|5     |LUT4    |    89|
|6     |LUT5    |    91|
|7     |LUT6    |   303|
|8     |SRLC32E |     2|
|9     |FDRE    |   783|
|10    |FDSE    |    12|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 1768.605 ; gain = 201.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:31 . Memory (MB): peak = 1768.605 ; gain = 84.805
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 1768.605 ; gain = 201.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1768.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1768.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5cc0957
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 1768.605 ; gain = 201.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.runs/BPM_xbar_0_synth_1/BPM_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BPM_xbar_0, cache-ID = ee1ac0515827c152
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Heart_Rate/Heart_Rate.runs/BPM_xbar_0_synth_1/BPM_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BPM_xbar_0_utilization_synth.rpt -pb BPM_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 20:05:17 2022...
