[{"DBLP title": "Analysis and approximation for bank selection instruction minimization on partitioned memory architecture.", "DBLP authors": ["Minming Li", "Chun Jason Xue", "Tiantian Liu", "Yingchao Zhao"], "year": 2010, "MAG papers": [{"PaperId": 2045695359, "PaperTitle": "analysis and approximation for bank selection instruction minimization on partitioned memory architecture", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["city university of hong kong", "city university of hong kong", "city university of hong kong", "city university of hong kong"]}], "source": "ES"}, {"DBLP title": "Versatile system-level memory-aware platform description approach for embedded MPSoCs.", "DBLP authors": ["Robert Pyka", "Felipe Klein", "Peter Marwedel", "Stylianos Mamagkakis"], "year": 2010, "MAG papers": [{"PaperId": 2137976240, "PaperTitle": "versatile system level memory aware platform description approach for embedded mpsocs", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": [null, "katholieke universiteit leuven", "state university of campinas", "technical university of dortmund"]}], "source": "ES"}, {"DBLP title": "Operation and data mapping for CGRAs with multi-bank memory.", "DBLP authors": ["Yongjoo Kim", "Jongeun Lee", "Aviral Shrivastava", "Yunheung Paek"], "year": 2010, "MAG papers": [{"PaperId": 2172296269, "PaperTitle": "operation and data mapping for cgras with multi bank memory", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["seoul national university", "seoul national university", "arizona state university", "ulsan national institute of science and technology"]}], "source": "ES"}, {"DBLP title": "Look into details: the benefits of fine-grain streaming buffer analysis.", "DBLP authors": ["Mohammad H. Foroozannejad", "Matin Hashemi", "Trevor L. Hodges", "Soheil Ghiasi"], "year": 2010, "MAG papers": [{"PaperId": 2037121693, "PaperTitle": "look into details the benefits of fine grain streaming buffer analysis", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california davis", "university of california davis", "university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "Modeling structured event streams in system level performance analysis.", "DBLP authors": ["Simon Perathoner", "Tobias Rein", "Lothar Thiele", "Kai Lampka", "Jonas Rox"], "year": 2010, "MAG papers": [{"PaperId": 1966293963, "PaperTitle": "modeling structured event streams in system level performance analysis", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["eth zurich", "eth zurich", "eth zurich", "braunschweig university of technology", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Translating concurrent action oriented specifications to synchronous guarded actions.", "DBLP authors": ["Jens Brandt", "Klaus Schneider", "Sandeep K. Shukla"], "year": 2010, "MAG papers": [{"PaperId": 2081036036, "PaperTitle": "translating concurrent action oriented specifications to synchronous guarded actions", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["virginia tech", "kaiserslautern university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "Contracts for modular discrete controller synthesis.", "DBLP authors": ["Gwena\u00ebl Delaval", "Herv\u00e9 Marchand", "\u00c9ric Rutten"], "year": 2010, "MAG papers": [{"PaperId": 2130876362, "PaperTitle": "contracts for modular discrete controller synthesis", "Year": 2010, "CitationCount": 68, "EstimatedCitation": 91, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Semi-automatic derivation of timing models for WCET analysis.", "DBLP authors": ["Marc Schlickling", "Markus Pister"], "year": 2010, "MAG papers": [{"PaperId": 2020291837, "PaperTitle": "semi automatic derivation of timing models for wcet analysis", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["saarland university", "saarland university"]}], "source": "ES"}, {"DBLP title": "Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications.", "DBLP authors": ["Ines Viskic", "Lochi Yu", "Daniel Gajski"], "year": 2010, "MAG papers": [{"PaperId": 2015541974, "PaperTitle": "design exploration and automatic generation of mpsoc platform tlms from kahn process network applications", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Compiler directed network-on-chip reliability enhancement for chip multiprocessors.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir", "Mary Jane Irwin", "Sri Hari Krishna Narayanan"], "year": 2010, "MAG papers": [{"PaperId": 2159636078, "PaperTitle": "compiler directed network on chip reliability enhancement for chip multiprocessors", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "bilkent university"]}], "source": "ES"}, {"DBLP title": "Improving both the performance benefits and speed of optimization phase sequence searches.", "DBLP authors": ["Prasad A. Kulkarni", "Michael R. Jantz", "David B. Whalley"], "year": 2010, "MAG papers": [{"PaperId": 2147347061, "PaperTitle": "improving both the performance benefits and speed of optimization phase sequence searches", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of kansas", "florida state university", "university of kansas"]}], "source": "ES"}, {"DBLP title": "An efficient code update scheme for DSP applications in mobile embedded systems.", "DBLP authors": ["Weijia Li", "Youtao Zhang"], "year": 2010, "MAG papers": [{"PaperId": 2127760585, "PaperTitle": "an efficient code update scheme for dsp applications in mobile embedded systems", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Elastic computing: a framework for transparent, portable, and adaptive multi-core heterogeneous computing.", "DBLP authors": ["John Robert Wernsing", "Greg Stitt"], "year": 2010, "MAG papers": [{"PaperId": 2127844926, "PaperTitle": "elastic computing a framework for transparent portable and adaptive multi core heterogeneous computing", "Year": 2010, "CitationCount": 72, "EstimatedCitation": 88, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Integrating safety analysis into the model-based development toolchain of automotive embedded systems.", "DBLP authors": ["Matthias Biehl", "De-Jiu Chen", "Martin T\u00f6rngren"], "year": 2010, "MAG papers": [{"PaperId": 1995916972, "PaperTitle": "integrating safety analysis into the model based development toolchain of automotive embedded systems", "Year": 2010, "CitationCount": 35, "EstimatedCitation": 58, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Sampling-based program execution monitoring.", "DBLP authors": ["Sebastian Fischmeister", "Yanmeng Ba"], "year": 2010, "MAG papers": [{"PaperId": 1988323408, "PaperTitle": "sampling based program execution monitoring", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Cache vulnerability equations for protecting data in embedded processor caches from soft errors.", "DBLP authors": ["Aviral Shrivastava", "Jongeun Lee", "Reiley Jeyapaul"], "year": 2010, "MAG papers": [{"PaperId": 2171617263, "PaperTitle": "cache vulnerability equations for protecting data in embedded processor caches from soft errors", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["arizona state university", "arizona state university", "ulsan national institute of science and technology"]}], "source": "ES"}, {"DBLP title": "Resilience analysis: tightening the CRPD bound for set-associative caches.", "DBLP authors": ["Sebastian Altmeyer", "Claire Maiza", "Jan Reineke"], "year": 2010, "MAG papers": [{"PaperId": 2087735050, "PaperTitle": "resilience analysis tightening the crpd bound for set associative caches", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 68, "Affiliations": ["saarland university", "saarland university", "saarland university"]}], "source": "ES"}, {"DBLP title": "RNFTL: a reuse-aware NAND flash translation layer for flash memory.", "DBLP authors": ["Yi Wang", "Duo Liu", "Meng Wang", "Zhiwei Qin", "Zili Shao", "Yong Guan"], "year": 2010, "MAG papers": [{"PaperId": 1995339705, "PaperTitle": "rnftl a reuse aware nand flash translation layer for flash memory", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": ["hong kong polytechnic university", "hong kong polytechnic university", "capital normal university", "hong kong polytechnic university", "hong kong polytechnic university", "hong kong polytechnic university"]}], "source": "ES"}]