REG_00
^^^^^^

.. _table_mipi_tx_phy_reg_00:
.. table:: REG_00, Offset Address: 0x000
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_clk_lane_en      | R/W   | MIPI Tx clock Lane     | 0x0  |
	|      |                      |       | Enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_dat_0_lane_en    | R/W   | MIPI Tx data Lane 0    | 0x0  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_dat_1_lane_en    | R/W   | MIPI Tx data Lane 1    | 0x0  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_dat_2_lane_en    | R/W   | MIPI Tx data Lane 2    | 0x0  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_dat_3_lane_en    | R/W   | MIPI Tx data Lane 3    | 0x0  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_01
^^^^^^

.. _table_mipi_tx_phy_reg_01:
.. table:: REG_01, Offset Address: 0x004
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_t_clk_prepare    | R/W   | CLK-PREPARE timing     | 0x5  |
	|      |                      |       | parameter, unit : 8UI  |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_t_clk_zero       | R/W   | CLK-ZERO timing        | 0x24 |
	|      |                      |       | parameter, unit : 8UI  |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_t_clk_pre        | R/W   | CLK-PRE timing         | 0x8  |
	|      |                      |       | parameter, unit : 8UI  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_t_clk_post       | R/W   | CLK-POST timing        | 0x20 |
	|      |                      |       | parameter, unit : 8UI  |      |
	+------+----------------------+-------+------------------------+------+

REG_02
^^^^^^

.. _table_mipi_tx_phy_reg_02:
.. table:: REG_02, Offset Address: 0x008
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_t_clk_trail      | R/W   | CLK-TRAIL timing       | 0x1  |
	|      |                      |       | parameter, unit : 8UI  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_03
^^^^^^

.. _table_mipi_tx_phy_reg_03:
.. table:: REG_03, Offset Address: 0x00c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 19:0 | reg_t_esc_init       | R/W   | ESC-INIT timing        |0x1000|
	|      |                      |       | parameter, unit :      |      |
	|      |                      |       | T_LPX                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:20| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_04
^^^^^^

.. _table_mipi_tx_phy_reg_04:
.. table:: REG_04, Offset Address: 0x010
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 19:0 | reg_t_esc_wakeup     | R/W   | ESC-WAKEUP timing      |0x4e20|
	|      |                      |       | parameter, unit :      |      |
	|      |                      |       | T_LPX                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:20| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_05
^^^^^^

.. _table_mipi_tx_phy_reg_05:
.. table:: REG_05, Offset Address: 0x014
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_t_hs_pre_on      | R/W   | HS-PRE-ON timing       | 0x1  |
	|      |                      |       | parameter, unit : 8UI  |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_t_hs_prepare     | R/W   | HS-PREPARE timing      | 0x6  |
	|      |                      |       | parameter, unit : 8UI  |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_t_hs_zero        | R/W   | HS-ZERO timing         | 0x20 |
	|      |                      |       | parameter, unit : 8UI  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_t_hs_trail       | R/W   | HS-TRAIL timing        | 0x1  |
	|      |                      |       | parameter, unit : 8UI  |      |
	+------+----------------------+-------+------------------------+------+

REG_23
^^^^^^

.. _table_mipi_tx_phy_reg_23:
.. table:: REG_23, Offset Address: 0x08c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_en_ssc           | R/W   | MIPI Tx Spred Spectrum | 0x0  |
	|      |                      |       | Enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | reg_ssc_mode         | R/W   | Spread Spectrum Mode   | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_24
^^^^^^

.. _table_mipi_tx_phy_reg_24:
.. table:: REG_24, Offset Address: 0x090
	:widths: 1 2 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_set              | R/W   | Frequency Synthesizer  | 0x\  |
	|      |                      |       | divider, format 6.26   | 11F5\|
	|      |                      |       |                        | 14F9 |
	+------+----------------------+-------+------------------------+------+

REG_25
^^^^^^

.. _table_mipi_tx_phy_reg_25:
.. table:: REG_25, Offset Address: 0x094
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_span             | R/W   | SSC Span parameter     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_26
^^^^^^

.. _table_mipi_tx_phy_reg_26:
.. table:: REG_26, Offset Address: 0x098
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | reg_step             | R/W   | SSC Step parameter     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_27
^^^^^^

.. _table_mipi_tx_phy_reg_27:
.. table:: DMAC_IREG_27DREG, Offset Address: 0x09c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_dsi_lane_0_sel   | R/W   | MIPI Tx PAD0 Config    | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : clock lane         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : Data Lane 0        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : Data Lane 1        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : Data Lane 2        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4 : Data Lane 3        |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6:4  | reg_dsi_lane_1_sel   | R/W   | MIPI Tx PAD1 Config    | 0x2  |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : clock lane         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : Data Lane 0        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : Data Lane 1        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : Data Lane 2        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4 : Data Lane 3        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | reg_dsi_lane_2_sel   | R/W   | MIPI Tx PAD2 Config    | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : clock lane         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : Data Lane 0        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : Data Lane 1        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : Data Lane 2        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4 : Data Lane 3        |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:12| reg_dsi_lane_3_sel   | R/W   | MIPI Tx PAD3 Config    | 0x3  |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : clock lane         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : Data Lane 0        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : Data Lane 1        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : Data Lane 2        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4 : Data Lane 3        |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 18:16| reg_dsi_lane_4_sel   | R/W   | MIPI Tx PAD4 Config    | 0x4  |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : clock lane         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : Data Lane 0        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : Data Lane 1        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : Data Lane 2        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4 : Data Lane 3        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:19| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28:24| reg_sel_clk_lane     | R/W   | MIPI Tx Clock lane     | 0x4  |
	|      |                      |       | Config                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 5'h01 : PAD0 as MIPI   |      |
	|      |                      |       | Tx Clock Lane          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 5'h02 : PAD1 as MIPI   |      |
	|      |                      |       | Tx Clock Lane          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 5'h04 : PAD2 as MIPI   |      |
	|      |                      |       | Tx Clock Lane          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 5'h08 : PAD3 as MIPI   |      |
	|      |                      |       | Tx Clock Lane          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 5'h10 : PAD4 as MIPI   |      |
	|      |                      |       | Tx Clock Lane          |      |
	+------+----------------------+-------+------------------------+------+
	| 31:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_28
^^^^^^

.. _table_mipi_tx_phy_reg_28:
.. table:: REG_28, Offset Address: 0x0a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | re\                  | R/W   | MIPI Tx PAD0 PN swap   | 0x0  |
	|      | g_dsi_lane_0_pn_swap |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | re\                  | R/W   | MIPI Tx PAD1 PN swap   | 0x0  |
	|      | g_dsi_lane_1_pn_swap |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | re\                  | R/W   | MIPI Tx PAD2 PN swap   | 0x0  |
	|      | g_dsi_lane_2_pn_swap |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | re\                  | R/W   | MIPI Tx PAD3 PN swap   | 0x0  |
	|      | g_dsi_lane_3_pn_swap |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_2D
^^^^^^

.. _table_mipi_tx_phy_reg_2d:
.. table:: REG_2D, Offset Address: 0x0b4
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_lvds_en          | R/W   | MIPI Tx modue in LVDS  | 0x0  |
	|      |                      |       | Tx mode                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
