
M-PFW-043-00.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013c9c  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003c58  08013e94  08013e94  00023e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017aec  08017aec  00027aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017af4  08017af4  00027af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08017af8  08017af8  00027af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000005e4  20020000  08017afc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dtcmram      00000000  20000000  20000000  000305e4  2**0
                  CONTENTS
  8 .sram2        00000000  2007c000  2007c000  000305e4  2**0
                  CONTENTS
  9 .bss          0000bc0c  200205e8  200205e8  000305e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000400  2002c1f4  2002c1f4  000305e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000305e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000ca6bd  00000000  00000000  00030614  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000c48d  00000000  00000000  000facd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002990  00000000  00000000  00107160  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000024a8  00000000  00000000  00109af0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000207f4  00000000  00000000  0010bf98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000ee85  00000000  00000000  0012c78c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0013b611  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a890  00000000  00000000  0013b690  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  00145f20  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200205e8 	.word	0x200205e8
 8000214:	00000000 	.word	0x00000000
 8000218:	08013e7c 	.word	0x08013e7c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200205ec 	.word	0x200205ec
 8000234:	08013e7c 	.word	0x08013e7c

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b97a 	b.w	8000544 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	468c      	mov	ip, r1
 800026e:	460d      	mov	r5, r1
 8000270:	4604      	mov	r4, r0
 8000272:	9e08      	ldr	r6, [sp, #32]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d151      	bne.n	800031c <__udivmoddi4+0xb4>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d96d      	bls.n	800035a <__udivmoddi4+0xf2>
 800027e:	fab2 fe82 	clz	lr, r2
 8000282:	f1be 0f00 	cmp.w	lr, #0
 8000286:	d00b      	beq.n	80002a0 <__udivmoddi4+0x38>
 8000288:	f1ce 0c20 	rsb	ip, lr, #32
 800028c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000290:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000294:	fa02 f70e 	lsl.w	r7, r2, lr
 8000298:	ea4c 0c05 	orr.w	ip, ip, r5
 800029c:	fa00 f40e 	lsl.w	r4, r0, lr
 80002a0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	fbbc f8fa 	udiv	r8, ip, sl
 80002aa:	fa1f f987 	uxth.w	r9, r7
 80002ae:	fb0a cc18 	mls	ip, sl, r8, ip
 80002b2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002b6:	fb08 f309 	mul.w	r3, r8, r9
 80002ba:	42ab      	cmp	r3, r5
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x6c>
 80002be:	19ed      	adds	r5, r5, r7
 80002c0:	f108 32ff 	add.w	r2, r8, #4294967295
 80002c4:	f080 8123 	bcs.w	800050e <__udivmoddi4+0x2a6>
 80002c8:	42ab      	cmp	r3, r5
 80002ca:	f240 8120 	bls.w	800050e <__udivmoddi4+0x2a6>
 80002ce:	f1a8 0802 	sub.w	r8, r8, #2
 80002d2:	443d      	add	r5, r7
 80002d4:	1aed      	subs	r5, r5, r3
 80002d6:	b2a4      	uxth	r4, r4
 80002d8:	fbb5 f0fa 	udiv	r0, r5, sl
 80002dc:	fb0a 5510 	mls	r5, sl, r0, r5
 80002e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002e4:	fb00 f909 	mul.w	r9, r0, r9
 80002e8:	45a1      	cmp	r9, r4
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x98>
 80002ec:	19e4      	adds	r4, r4, r7
 80002ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f2:	f080 810a 	bcs.w	800050a <__udivmoddi4+0x2a2>
 80002f6:	45a1      	cmp	r9, r4
 80002f8:	f240 8107 	bls.w	800050a <__udivmoddi4+0x2a2>
 80002fc:	3802      	subs	r0, #2
 80002fe:	443c      	add	r4, r7
 8000300:	eba4 0409 	sub.w	r4, r4, r9
 8000304:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000308:	2100      	movs	r1, #0
 800030a:	2e00      	cmp	r6, #0
 800030c:	d061      	beq.n	80003d2 <__udivmoddi4+0x16a>
 800030e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000312:	2300      	movs	r3, #0
 8000314:	6034      	str	r4, [r6, #0]
 8000316:	6073      	str	r3, [r6, #4]
 8000318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031c:	428b      	cmp	r3, r1
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0xc8>
 8000320:	2e00      	cmp	r6, #0
 8000322:	d054      	beq.n	80003ce <__udivmoddi4+0x166>
 8000324:	2100      	movs	r1, #0
 8000326:	e886 0021 	stmia.w	r6, {r0, r5}
 800032a:	4608      	mov	r0, r1
 800032c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000330:	fab3 f183 	clz	r1, r3
 8000334:	2900      	cmp	r1, #0
 8000336:	f040 808e 	bne.w	8000456 <__udivmoddi4+0x1ee>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0xdc>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80fa 	bhi.w	8000538 <__udivmoddi4+0x2d0>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb65 0503 	sbc.w	r5, r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	46ac      	mov	ip, r5
 800034e:	2e00      	cmp	r6, #0
 8000350:	d03f      	beq.n	80003d2 <__udivmoddi4+0x16a>
 8000352:	e886 1010 	stmia.w	r6, {r4, ip}
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	b912      	cbnz	r2, 8000362 <__udivmoddi4+0xfa>
 800035c:	2701      	movs	r7, #1
 800035e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000362:	fab7 fe87 	clz	lr, r7
 8000366:	f1be 0f00 	cmp.w	lr, #0
 800036a:	d134      	bne.n	80003d6 <__udivmoddi4+0x16e>
 800036c:	1beb      	subs	r3, r5, r7
 800036e:	0c3a      	lsrs	r2, r7, #16
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	2101      	movs	r1, #1
 8000376:	fbb3 f8f2 	udiv	r8, r3, r2
 800037a:	0c25      	lsrs	r5, r4, #16
 800037c:	fb02 3318 	mls	r3, r2, r8, r3
 8000380:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000384:	fb0c f308 	mul.w	r3, ip, r8
 8000388:	42ab      	cmp	r3, r5
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x134>
 800038c:	19ed      	adds	r5, r5, r7
 800038e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x132>
 8000394:	42ab      	cmp	r3, r5
 8000396:	f200 80d1 	bhi.w	800053c <__udivmoddi4+0x2d4>
 800039a:	4680      	mov	r8, r0
 800039c:	1aed      	subs	r5, r5, r3
 800039e:	b2a3      	uxth	r3, r4
 80003a0:	fbb5 f0f2 	udiv	r0, r5, r2
 80003a4:	fb02 5510 	mls	r5, r2, r0, r5
 80003a8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003ac:	fb0c fc00 	mul.w	ip, ip, r0
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x15c>
 80003b4:	19e4      	adds	r4, r4, r7
 80003b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x15a>
 80003bc:	45a4      	cmp	ip, r4
 80003be:	f200 80b8 	bhi.w	8000532 <__udivmoddi4+0x2ca>
 80003c2:	4618      	mov	r0, r3
 80003c4:	eba4 040c 	sub.w	r4, r4, ip
 80003c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003cc:	e79d      	b.n	800030a <__udivmoddi4+0xa2>
 80003ce:	4631      	mov	r1, r6
 80003d0:	4630      	mov	r0, r6
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	f1ce 0420 	rsb	r4, lr, #32
 80003da:	fa05 f30e 	lsl.w	r3, r5, lr
 80003de:	fa07 f70e 	lsl.w	r7, r7, lr
 80003e2:	fa20 f804 	lsr.w	r8, r0, r4
 80003e6:	0c3a      	lsrs	r2, r7, #16
 80003e8:	fa25 f404 	lsr.w	r4, r5, r4
 80003ec:	ea48 0803 	orr.w	r8, r8, r3
 80003f0:	fbb4 f1f2 	udiv	r1, r4, r2
 80003f4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003f8:	fb02 4411 	mls	r4, r2, r1, r4
 80003fc:	fa1f fc87 	uxth.w	ip, r7
 8000400:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000404:	fb01 f30c 	mul.w	r3, r1, ip
 8000408:	42ab      	cmp	r3, r5
 800040a:	fa00 f40e 	lsl.w	r4, r0, lr
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1bc>
 8000410:	19ed      	adds	r5, r5, r7
 8000412:	f101 30ff 	add.w	r0, r1, #4294967295
 8000416:	f080 808a 	bcs.w	800052e <__udivmoddi4+0x2c6>
 800041a:	42ab      	cmp	r3, r5
 800041c:	f240 8087 	bls.w	800052e <__udivmoddi4+0x2c6>
 8000420:	3902      	subs	r1, #2
 8000422:	443d      	add	r5, r7
 8000424:	1aeb      	subs	r3, r5, r3
 8000426:	fa1f f588 	uxth.w	r5, r8
 800042a:	fbb3 f0f2 	udiv	r0, r3, r2
 800042e:	fb02 3310 	mls	r3, r2, r0, r3
 8000432:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000436:	fb00 f30c 	mul.w	r3, r0, ip
 800043a:	42ab      	cmp	r3, r5
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x1e6>
 800043e:	19ed      	adds	r5, r5, r7
 8000440:	f100 38ff 	add.w	r8, r0, #4294967295
 8000444:	d26f      	bcs.n	8000526 <__udivmoddi4+0x2be>
 8000446:	42ab      	cmp	r3, r5
 8000448:	d96d      	bls.n	8000526 <__udivmoddi4+0x2be>
 800044a:	3802      	subs	r0, #2
 800044c:	443d      	add	r5, r7
 800044e:	1aeb      	subs	r3, r5, r3
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	e78f      	b.n	8000376 <__udivmoddi4+0x10e>
 8000456:	f1c1 0720 	rsb	r7, r1, #32
 800045a:	fa22 f807 	lsr.w	r8, r2, r7
 800045e:	408b      	lsls	r3, r1
 8000460:	fa05 f401 	lsl.w	r4, r5, r1
 8000464:	ea48 0303 	orr.w	r3, r8, r3
 8000468:	fa20 fe07 	lsr.w	lr, r0, r7
 800046c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000470:	40fd      	lsrs	r5, r7
 8000472:	ea4e 0e04 	orr.w	lr, lr, r4
 8000476:	fbb5 f9fc 	udiv	r9, r5, ip
 800047a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800047e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000482:	fa1f f883 	uxth.w	r8, r3
 8000486:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800048a:	fb09 f408 	mul.w	r4, r9, r8
 800048e:	42ac      	cmp	r4, r5
 8000490:	fa02 f201 	lsl.w	r2, r2, r1
 8000494:	fa00 fa01 	lsl.w	sl, r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x244>
 800049a:	18ed      	adds	r5, r5, r3
 800049c:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a0:	d243      	bcs.n	800052a <__udivmoddi4+0x2c2>
 80004a2:	42ac      	cmp	r4, r5
 80004a4:	d941      	bls.n	800052a <__udivmoddi4+0x2c2>
 80004a6:	f1a9 0902 	sub.w	r9, r9, #2
 80004aa:	441d      	add	r5, r3
 80004ac:	1b2d      	subs	r5, r5, r4
 80004ae:	fa1f fe8e 	uxth.w	lr, lr
 80004b2:	fbb5 f0fc 	udiv	r0, r5, ip
 80004b6:	fb0c 5510 	mls	r5, ip, r0, r5
 80004ba:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004be:	fb00 f808 	mul.w	r8, r0, r8
 80004c2:	45a0      	cmp	r8, r4
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x26e>
 80004c6:	18e4      	adds	r4, r4, r3
 80004c8:	f100 35ff 	add.w	r5, r0, #4294967295
 80004cc:	d229      	bcs.n	8000522 <__udivmoddi4+0x2ba>
 80004ce:	45a0      	cmp	r8, r4
 80004d0:	d927      	bls.n	8000522 <__udivmoddi4+0x2ba>
 80004d2:	3802      	subs	r0, #2
 80004d4:	441c      	add	r4, r3
 80004d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004da:	eba4 0408 	sub.w	r4, r4, r8
 80004de:	fba0 8902 	umull	r8, r9, r0, r2
 80004e2:	454c      	cmp	r4, r9
 80004e4:	46c6      	mov	lr, r8
 80004e6:	464d      	mov	r5, r9
 80004e8:	d315      	bcc.n	8000516 <__udivmoddi4+0x2ae>
 80004ea:	d012      	beq.n	8000512 <__udivmoddi4+0x2aa>
 80004ec:	b156      	cbz	r6, 8000504 <__udivmoddi4+0x29c>
 80004ee:	ebba 030e 	subs.w	r3, sl, lr
 80004f2:	eb64 0405 	sbc.w	r4, r4, r5
 80004f6:	fa04 f707 	lsl.w	r7, r4, r7
 80004fa:	40cb      	lsrs	r3, r1
 80004fc:	431f      	orrs	r7, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	6037      	str	r7, [r6, #0]
 8000502:	6074      	str	r4, [r6, #4]
 8000504:	2100      	movs	r1, #0
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	4618      	mov	r0, r3
 800050c:	e6f8      	b.n	8000300 <__udivmoddi4+0x98>
 800050e:	4690      	mov	r8, r2
 8000510:	e6e0      	b.n	80002d4 <__udivmoddi4+0x6c>
 8000512:	45c2      	cmp	sl, r8
 8000514:	d2ea      	bcs.n	80004ec <__udivmoddi4+0x284>
 8000516:	ebb8 0e02 	subs.w	lr, r8, r2
 800051a:	eb69 0503 	sbc.w	r5, r9, r3
 800051e:	3801      	subs	r0, #1
 8000520:	e7e4      	b.n	80004ec <__udivmoddi4+0x284>
 8000522:	4628      	mov	r0, r5
 8000524:	e7d7      	b.n	80004d6 <__udivmoddi4+0x26e>
 8000526:	4640      	mov	r0, r8
 8000528:	e791      	b.n	800044e <__udivmoddi4+0x1e6>
 800052a:	4681      	mov	r9, r0
 800052c:	e7be      	b.n	80004ac <__udivmoddi4+0x244>
 800052e:	4601      	mov	r1, r0
 8000530:	e778      	b.n	8000424 <__udivmoddi4+0x1bc>
 8000532:	3802      	subs	r0, #2
 8000534:	443c      	add	r4, r7
 8000536:	e745      	b.n	80003c4 <__udivmoddi4+0x15c>
 8000538:	4608      	mov	r0, r1
 800053a:	e708      	b.n	800034e <__udivmoddi4+0xe6>
 800053c:	f1a8 0802 	sub.w	r8, r8, #2
 8000540:	443d      	add	r5, r7
 8000542:	e72b      	b.n	800039c <__udivmoddi4+0x134>

08000544 <__aeabi_idiv0>:
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop

08000548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800054c:	2003      	movs	r0, #3
 800054e:	f000 fe73 	bl	8001238 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000552:	2000      	movs	r0, #0
 8000554:	f000 f806 	bl	8000564 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000558:	f012 feca 	bl	80132f0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800055c:	2300      	movs	r3, #0
}
 800055e:	4618      	mov	r0, r3
 8000560:	bd80      	pop	{r7, pc}
	...

08000564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <HAL_InitTick+0x54>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_InitTick+0x58>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4619      	mov	r1, r3
 8000576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800057a:	fbb3 f3f1 	udiv	r3, r3, r1
 800057e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f000 fe9b 	bl	80012be <HAL_SYSTICK_Config>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	e00e      	b.n	80005b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2b0f      	cmp	r3, #15
 8000596:	d80a      	bhi.n	80005ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000598:	2200      	movs	r2, #0
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	f04f 30ff 	mov.w	r0, #4294967295
 80005a0:	f000 fe55 	bl	800124e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005a4:	4a06      	ldr	r2, [pc, #24]	; (80005c0 <HAL_InitTick+0x5c>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005aa:	2300      	movs	r3, #0
 80005ac:	e000      	b.n	80005b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	200200dc 	.word	0x200200dc
 80005bc:	20020004 	.word	0x20020004
 80005c0:	20020000 	.word	0x20020000

080005c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <HAL_IncTick+0x20>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	461a      	mov	r2, r3
 80005ce:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <HAL_IncTick+0x24>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	4a04      	ldr	r2, [pc, #16]	; (80005e8 <HAL_IncTick+0x24>)
 80005d6:	6013      	str	r3, [r2, #0]
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20020004 	.word	0x20020004
 80005e8:	20020774 	.word	0x20020774

080005ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  return uwTick;
 80005f0:	4b03      	ldr	r3, [pc, #12]	; (8000600 <HAL_GetTick+0x14>)
 80005f2:	681b      	ldr	r3, [r3, #0]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	20020774 	.word	0x20020774

08000604 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800060c:	f7ff ffee 	bl	80005ec <HAL_GetTick>
 8000610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800061c:	d005      	beq.n	800062a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800061e:	4b09      	ldr	r3, [pc, #36]	; (8000644 <HAL_Delay+0x40>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	461a      	mov	r2, r3
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	4413      	add	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800062a:	bf00      	nop
 800062c:	f7ff ffde 	bl	80005ec <HAL_GetTick>
 8000630:	4602      	mov	r2, r0
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	1ad2      	subs	r2, r2, r3
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	429a      	cmp	r2, r3
 800063a:	d3f7      	bcc.n	800062c <HAL_Delay+0x28>
  {
  }
}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	20020004 	.word	0x20020004

08000648 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000650:	2300      	movs	r3, #0
 8000652:	60fb      	str	r3, [r7, #12]

  /* Check CAN handle */
  if (hcan == NULL)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d101      	bne.n	800065e <HAL_CAN_Init+0x16>
  {
    return HAL_ERROR;
 800065a:	2301      	movs	r3, #1
 800065c:	e0ec      	b.n	8000838 <HAL_CAN_Init+0x1f0>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000664:	b2db      	uxtb	r3, r3
 8000666:	2b00      	cmp	r3, #0
 8000668:	d102      	bne.n	8000670 <HAL_CAN_Init+0x28>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f00c feaa 	bl	800d3c4 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	687a      	ldr	r2, [r7, #4]
 8000676:	6812      	ldr	r2, [r2, #0]
 8000678:	6812      	ldr	r2, [r2, #0]
 800067a:	f022 0202 	bic.w	r2, r2, #2
 800067e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000680:	f7ff ffb4 	bl	80005ec <HAL_GetTick>
 8000684:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8000686:	e012      	b.n	80006ae <HAL_CAN_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000688:	f7ff ffb0 	bl	80005ec <HAL_GetTick>
 800068c:	4602      	mov	r2, r0
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	2b0a      	cmp	r3, #10
 8000694:	d90b      	bls.n	80006ae <HAL_CAN_Init+0x66>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2205      	movs	r2, #5
 80006a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80006aa:	2301      	movs	r3, #1
 80006ac:	e0c4      	b.n	8000838 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	f003 0302 	and.w	r3, r3, #2
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d1e5      	bne.n	8000688 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	6812      	ldr	r2, [r2, #0]
 80006c4:	6812      	ldr	r2, [r2, #0]
 80006c6:	f042 0201 	orr.w	r2, r2, #1
 80006ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80006cc:	f7ff ff8e 	bl	80005ec <HAL_GetTick>
 80006d0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80006d2:	e012      	b.n	80006fa <HAL_CAN_Init+0xb2>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80006d4:	f7ff ff8a 	bl	80005ec <HAL_GetTick>
 80006d8:	4602      	mov	r2, r0
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	1ad3      	subs	r3, r2, r3
 80006de:	2b0a      	cmp	r3, #10
 80006e0:	d90b      	bls.n	80006fa <HAL_CAN_Init+0xb2>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006e6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2205      	movs	r2, #5
 80006f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80006f6:	2301      	movs	r3, #1
 80006f8:	e09e      	b.n	8000838 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	685b      	ldr	r3, [r3, #4]
 8000700:	f003 0301 	and.w	r3, r3, #1
 8000704:	2b00      	cmp	r3, #0
 8000706:	d0e5      	beq.n	80006d4 <HAL_CAN_Init+0x8c>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	7e1b      	ldrb	r3, [r3, #24]
 800070c:	2b01      	cmp	r3, #1
 800070e:	d108      	bne.n	8000722 <HAL_CAN_Init+0xda>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	6812      	ldr	r2, [r2, #0]
 8000718:	6812      	ldr	r2, [r2, #0]
 800071a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	e007      	b.n	8000732 <HAL_CAN_Init+0xea>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	6812      	ldr	r2, [r2, #0]
 800072a:	6812      	ldr	r2, [r2, #0]
 800072c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000730:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	7e5b      	ldrb	r3, [r3, #25]
 8000736:	2b01      	cmp	r3, #1
 8000738:	d108      	bne.n	800074c <HAL_CAN_Init+0x104>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	6812      	ldr	r2, [r2, #0]
 8000742:	6812      	ldr	r2, [r2, #0]
 8000744:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	e007      	b.n	800075c <HAL_CAN_Init+0x114>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	687a      	ldr	r2, [r7, #4]
 8000752:	6812      	ldr	r2, [r2, #0]
 8000754:	6812      	ldr	r2, [r2, #0]
 8000756:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800075a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	7e9b      	ldrb	r3, [r3, #26]
 8000760:	2b01      	cmp	r3, #1
 8000762:	d108      	bne.n	8000776 <HAL_CAN_Init+0x12e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	6812      	ldr	r2, [r2, #0]
 800076c:	6812      	ldr	r2, [r2, #0]
 800076e:	f042 0220 	orr.w	r2, r2, #32
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	e007      	b.n	8000786 <HAL_CAN_Init+0x13e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	6812      	ldr	r2, [r2, #0]
 800077e:	6812      	ldr	r2, [r2, #0]
 8000780:	f022 0220 	bic.w	r2, r2, #32
 8000784:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	7edb      	ldrb	r3, [r3, #27]
 800078a:	2b01      	cmp	r3, #1
 800078c:	d108      	bne.n	80007a0 <HAL_CAN_Init+0x158>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	6812      	ldr	r2, [r2, #0]
 8000796:	6812      	ldr	r2, [r2, #0]
 8000798:	f022 0210 	bic.w	r2, r2, #16
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	e007      	b.n	80007b0 <HAL_CAN_Init+0x168>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	687a      	ldr	r2, [r7, #4]
 80007a6:	6812      	ldr	r2, [r2, #0]
 80007a8:	6812      	ldr	r2, [r2, #0]
 80007aa:	f042 0210 	orr.w	r2, r2, #16
 80007ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	7f1b      	ldrb	r3, [r3, #28]
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d108      	bne.n	80007ca <HAL_CAN_Init+0x182>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	6812      	ldr	r2, [r2, #0]
 80007c0:	6812      	ldr	r2, [r2, #0]
 80007c2:	f042 0208 	orr.w	r2, r2, #8
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	e007      	b.n	80007da <HAL_CAN_Init+0x192>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	6812      	ldr	r2, [r2, #0]
 80007d2:	6812      	ldr	r2, [r2, #0]
 80007d4:	f022 0208 	bic.w	r2, r2, #8
 80007d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	7f5b      	ldrb	r3, [r3, #29]
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d108      	bne.n	80007f4 <HAL_CAN_Init+0x1ac>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	6812      	ldr	r2, [r2, #0]
 80007ea:	6812      	ldr	r2, [r2, #0]
 80007ec:	f042 0204 	orr.w	r2, r2, #4
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	e007      	b.n	8000804 <HAL_CAN_Init+0x1bc>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	6812      	ldr	r2, [r2, #0]
 80007fc:	6812      	ldr	r2, [r2, #0]
 80007fe:	f022 0204 	bic.w	r2, r2, #4
 8000802:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	687a      	ldr	r2, [r7, #4]
 800080a:	6891      	ldr	r1, [r2, #8]
 800080c:	687a      	ldr	r2, [r7, #4]
 800080e:	68d2      	ldr	r2, [r2, #12]
 8000810:	4311      	orrs	r1, r2
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	6912      	ldr	r2, [r2, #16]
 8000816:	4311      	orrs	r1, r2
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	6952      	ldr	r2, [r2, #20]
 800081c:	4311      	orrs	r1, r2
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	6852      	ldr	r2, [r2, #4]
 8000822:	3a01      	subs	r2, #1
 8000824:	430a      	orrs	r2, r1
 8000826:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2200      	movs	r2, #0
 800082c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	2201      	movs	r2, #1
 8000832:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000836:	2300      	movs	r3, #0
}
 8000838:	4618      	mov	r0, r3
 800083a:	3710      	adds	r7, #16
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}

08000840 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d101      	bne.n	8000852 <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e015      	b.n	800087e <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  HAL_CAN_Stop(hcan);
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f000 f94c 	bl	8000af0 <HAL_CAN_Stop>

  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f00c fe41 	bl	800d4e0 <HAL_CAN_MspDeInit>

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	6812      	ldr	r2, [r2, #0]
 8000866:	6812      	ldr	r2, [r2, #0]
 8000868:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800086c:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2200      	movs	r2, #0
 8000872:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2200      	movs	r2, #0
 8000878:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800087c:	2300      	movs	r3, #0
}
 800087e:	4618      	mov	r0, r3
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
	...

08000888 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0U;
 8000892:	2300      	movs	r3, #0
 8000894:	60bb      	str	r3, [r7, #8]
  CAN_TypeDef *can_ip = hcan->Instance;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	60fb      	str	r3, [r7, #12]

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d006      	beq.n	80008b6 <HAL_CAN_ConfigFilter+0x2e>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008ae:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	f040 80c5 	bne.w	8000a40 <HAL_CAN_ConfigFilter+0x1b8>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a68      	ldr	r2, [pc, #416]	; (8000a5c <HAL_CAN_ConfigFilter+0x1d4>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d001      	beq.n	80008c4 <HAL_CAN_ConfigFilter+0x3c>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80008c0:	4b67      	ldr	r3, [pc, #412]	; (8000a60 <HAL_CAN_ConfigFilter+0x1d8>)
 80008c2:	60fb      	str	r3, [r7, #12]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80008ca:	f043 0201 	orr.w	r2, r3, #1
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	4a62      	ldr	r2, [pc, #392]	; (8000a60 <HAL_CAN_ConfigFilter+0x1d8>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d111      	bne.n	8000900 <HAL_CAN_ConfigFilter+0x78>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80008e2:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008f6:	021b      	lsls	r3, r3, #8
 80008f8:	431a      	orrs	r2, r3
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	695b      	ldr	r3, [r3, #20]
 8000904:	2201      	movs	r2, #1
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	60bb      	str	r3, [r7, #8]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	43db      	mvns	r3, r3
 8000916:	401a      	ands	r2, r3
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	69db      	ldr	r3, [r3, #28]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d123      	bne.n	800096e <HAL_CAN_ConfigFilter+0xe6>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	43db      	mvns	r3, r3
 8000930:	401a      	ands	r2, r3
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000948:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	3248      	adds	r2, #72	; 0x48
 800094e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000956:	683a      	ldr	r2, [r7, #0]
 8000958:	6892      	ldr	r2, [r2, #8]
 800095a:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800095c:	683a      	ldr	r2, [r7, #0]
 800095e:	6812      	ldr	r2, [r2, #0]
 8000960:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000962:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000964:	68f9      	ldr	r1, [r7, #12]
 8000966:	3348      	adds	r3, #72	; 0x48
 8000968:	00db      	lsls	r3, r3, #3
 800096a:	440b      	add	r3, r1
 800096c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	69db      	ldr	r3, [r3, #28]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d122      	bne.n	80009bc <HAL_CAN_ConfigFilter+0x134>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	431a      	orrs	r2, r3
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000996:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	3248      	adds	r2, #72	; 0x48
 800099c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009a4:	683a      	ldr	r2, [r7, #0]
 80009a6:	6892      	ldr	r2, [r2, #8]
 80009a8:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80009aa:	683a      	ldr	r2, [r7, #0]
 80009ac:	68d2      	ldr	r2, [r2, #12]
 80009ae:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009b0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80009b2:	68f9      	ldr	r1, [r7, #12]
 80009b4:	3348      	adds	r3, #72	; 0x48
 80009b6:	00db      	lsls	r3, r3, #3
 80009b8:	440b      	add	r3, r1
 80009ba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d109      	bne.n	80009d8 <HAL_CAN_ConfigFilter+0x150>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	43db      	mvns	r3, r3
 80009ce:	401a      	ands	r2, r3
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80009d6:	e007      	b.n	80009e8 <HAL_CAN_ConfigFilter+0x160>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	431a      	orrs	r2, r3
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	691b      	ldr	r3, [r3, #16]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d109      	bne.n	8000a04 <HAL_CAN_ConfigFilter+0x17c>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	43db      	mvns	r3, r3
 80009fa:	401a      	ands	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000a02:	e007      	b.n	8000a14 <HAL_CAN_ConfigFilter+0x18c>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	431a      	orrs	r2, r3
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	6a1b      	ldr	r3, [r3, #32]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d107      	bne.n	8000a2c <HAL_CAN_ConfigFilter+0x1a4>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	431a      	orrs	r2, r3
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000a32:	f023 0201 	bic.w	r2, r3, #1
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	e006      	b.n	8000a4e <HAL_CAN_ConfigFilter+0x1c6>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a44:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000a4c:	2301      	movs	r3, #1
  }
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3714      	adds	r7, #20
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	40003400 	.word	0x40003400
 8000a60:	40006400 	.word	0x40006400

08000a64 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_READY)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d12e      	bne.n	8000ada <HAL_CAN_Start+0x76>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2202      	movs	r2, #2
 8000a80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	687a      	ldr	r2, [r7, #4]
 8000a8a:	6812      	ldr	r2, [r2, #0]
 8000a8c:	6812      	ldr	r2, [r2, #0]
 8000a8e:	f022 0201 	bic.w	r2, r2, #1
 8000a92:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000a94:	f7ff fdaa 	bl	80005ec <HAL_GetTick>
 8000a98:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 8000a9a:	e012      	b.n	8000ac2 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a9c:	f7ff fda6 	bl	80005ec <HAL_GetTick>
 8000aa0:	4602      	mov	r2, r0
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	2b0a      	cmp	r3, #10
 8000aa8:	d90b      	bls.n	8000ac2 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2205      	movs	r2, #5
 8000aba:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e012      	b.n	8000ae8 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d1e5      	bne.n	8000a9c <HAL_CAN_Start+0x38>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	e006      	b.n	8000ae8 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ade:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
  }
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3710      	adds	r7, #16
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000af8:	2300      	movs	r3, #0
 8000afa:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	2b02      	cmp	r3, #2
 8000b06:	d133      	bne.n	8000b70 <HAL_CAN_Stop+0x80>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	6812      	ldr	r2, [r2, #0]
 8000b10:	6812      	ldr	r2, [r2, #0]
 8000b12:	f042 0201 	orr.w	r2, r2, #1
 8000b16:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000b18:	f7ff fd68 	bl	80005ec <HAL_GetTick>
 8000b1c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8000b1e:	e012      	b.n	8000b46 <HAL_CAN_Stop+0x56>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b20:	f7ff fd64 	bl	80005ec <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	2b0a      	cmp	r3, #10
 8000b2c:	d90b      	bls.n	8000b46 <HAL_CAN_Stop+0x56>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2205      	movs	r2, #5
 8000b3e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
 8000b44:	e01b      	b.n	8000b7e <HAL_CAN_Stop+0x8e>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	f003 0301 	and.w	r3, r3, #1
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d0e5      	beq.n	8000b20 <HAL_CAN_Stop+0x30>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	687a      	ldr	r2, [r7, #4]
 8000b5a:	6812      	ldr	r2, [r2, #0]
 8000b5c:	6812      	ldr	r2, [r2, #0]
 8000b5e:	f022 0202 	bic.w	r2, r2, #2
 8000b62:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2201      	movs	r2, #1
 8000b68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	e006      	b.n	8000b7e <HAL_CAN_Stop+0x8e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b74:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b7c:	2301      	movs	r3, #1
  }
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8000b86:	b480      	push	{r7}
 8000b88:	b083      	sub	sp, #12
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
 8000b8e:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d005      	beq.n	8000ba8 <HAL_CAN_ActivateNotification+0x22>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ba2:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d109      	bne.n	8000bbc <HAL_CAN_ActivateNotification+0x36>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	687a      	ldr	r2, [r7, #4]
 8000bae:	6812      	ldr	r2, [r2, #0]
 8000bb0:	6951      	ldr	r1, [r2, #20]
 8000bb2:	683a      	ldr	r2, [r7, #0]
 8000bb4:	430a      	orrs	r2, r1
 8000bb6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	e006      	b.n	8000bca <HAL_CAN_ActivateNotification+0x44>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bc0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000bc8:	2301      	movs	r3, #1
  }
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b08a      	sub	sp, #40	; 0x28
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000bde:	2300      	movs	r3, #0
 8000be0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	695b      	ldr	r3, [r3, #20]
 8000be8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	689b      	ldr	r3, [r3, #8]
 8000bf8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	691b      	ldr	r3, [r3, #16]
 8000c08:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 8000c12:	6a3b      	ldr	r3, [r7, #32]
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d07c      	beq.n	8000d16 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 8000c1c:	69bb      	ldr	r3, [r7, #24]
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d023      	beq.n	8000c6e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d003      	beq.n	8000c40 <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f000 f97d 	bl	8000f38 <HAL_CAN_TxMailbox0CompleteCallback>
 8000c3e:	e016      	b.n	8000c6e <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 8000c40:	69bb      	ldr	r3, [r7, #24]
 8000c42:	f003 0304 	and.w	r3, r3, #4
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d004      	beq.n	8000c54 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c4c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24
 8000c52:	e00c      	b.n	8000c6e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	f003 0308 	and.w	r3, r3, #8
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d004      	beq.n	8000c68 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
 8000c66:	e002      	b.n	8000c6e <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f000 f983 	bl	8000f74 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 8000c6e:	69bb      	ldr	r3, [r7, #24]
 8000c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d024      	beq.n	8000cc2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c80:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d003      	beq.n	8000c94 <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f000 f95d 	bl	8000f4c <HAL_CAN_TxMailbox1CompleteCallback>
 8000c92:	e016      	b.n	8000cc2 <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d004      	beq.n	8000ca8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ca4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ca6:	e00c      	b.n	8000cc2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d004      	beq.n	8000cbc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8000cba:	e002      	b.n	8000cc2 <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000cbc:	6878      	ldr	r0, [r7, #4]
 8000cbe:	f000 f963 	bl	8000f88 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d024      	beq.n	8000d16 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000cd4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d003      	beq.n	8000ce8 <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f000 f93d 	bl	8000f60 <HAL_CAN_TxMailbox2CompleteCallback>
 8000ce6:	e016      	b.n	8000d16 <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d004      	beq.n	8000cfc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8000cfa:	e00c      	b.n	8000d16 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d004      	beq.n	8000d10 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d0c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d0e:	e002      	b.n	8000d16 <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f000 f943 	bl	8000f9c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 8000d16:	6a3b      	ldr	r3, [r7, #32]
 8000d18:	f003 0308 	and.w	r3, r3, #8
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d00c      	beq.n	8000d3a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	f003 0310 	and.w	r3, r3, #16
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d007      	beq.n	8000d3a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d30:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2210      	movs	r2, #16
 8000d38:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 8000d3a:	6a3b      	ldr	r3, [r7, #32]
 8000d3c:	f003 0304 	and.w	r3, r3, #4
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d00b      	beq.n	8000d5c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	f003 0308 	and.w	r3, r3, #8
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d006      	beq.n	8000d5c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2208      	movs	r2, #8
 8000d54:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f000 f934 	bl	8000fc4 <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8000d5c:	6a3b      	ldr	r3, [r7, #32]
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d009      	beq.n	8000d7a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	f003 0303 	and.w	r3, r3, #3
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d002      	beq.n	8000d7a <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f000 f91b 	bl	8000fb0 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 8000d7a:	6a3b      	ldr	r3, [r7, #32]
 8000d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d00c      	beq.n	8000d9e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	f003 0310 	and.w	r3, r3, #16
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d007      	beq.n	8000d9e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d90:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2210      	movs	r2, #16
 8000d9c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 8000d9e:	6a3b      	ldr	r3, [r7, #32]
 8000da0:	f003 0320 	and.w	r3, r3, #32
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00b      	beq.n	8000dc0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	f003 0308 	and.w	r3, r3, #8
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d006      	beq.n	8000dc0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	2208      	movs	r2, #8
 8000db8:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f000 f916 	bl	8000fec <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 8000dc0:	6a3b      	ldr	r3, [r7, #32]
 8000dc2:	f003 0310 	and.w	r3, r3, #16
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d009      	beq.n	8000dde <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	f003 0303 	and.w	r3, r3, #3
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d002      	beq.n	8000dde <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f000 f8fd 	bl	8000fd8 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 8000dde:	6a3b      	ldr	r3, [r7, #32]
 8000de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d00b      	beq.n	8000e00 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	f003 0310 	and.w	r3, r3, #16
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d006      	beq.n	8000e00 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2210      	movs	r2, #16
 8000df8:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f000 f900 	bl	8001000 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 8000e00:	6a3b      	ldr	r3, [r7, #32]
 8000e02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d00b      	beq.n	8000e22 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	f003 0308 	and.w	r3, r3, #8
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d006      	beq.n	8000e22 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2208      	movs	r2, #8
 8000e1a:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f000 f8f9 	bl	8001014 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != RESET)
 8000e22:	6a3b      	ldr	r3, [r7, #32]
 8000e24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d075      	beq.n	8000f18 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f003 0304 	and.w	r3, r3, #4
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d06c      	beq.n	8000f10 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 8000e36:	6a3b      	ldr	r3, [r7, #32]
 8000e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d008      	beq.n	8000e52 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != RESET))
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d003      	beq.n	8000e52 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 8000e52:	6a3b      	ldr	r3, [r7, #32]
 8000e54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d008      	beq.n	8000e6e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != RESET))
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d003      	beq.n	8000e6e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	f043 0302 	orr.w	r3, r3, #2
 8000e6c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8000e6e:	6a3b      	ldr	r3, [r7, #32]
 8000e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d008      	beq.n	8000e8a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != RESET))
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8000e8a:	6a3b      	ldr	r3, [r7, #32]
 8000e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d03d      	beq.n	8000f10 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != RESET))
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d038      	beq.n	8000f10 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000ea4:	2b30      	cmp	r3, #48	; 0x30
 8000ea6:	d017      	beq.n	8000ed8 <HAL_CAN_IRQHandler+0x302>
 8000ea8:	2b30      	cmp	r3, #48	; 0x30
 8000eaa:	d804      	bhi.n	8000eb6 <HAL_CAN_IRQHandler+0x2e0>
 8000eac:	2b10      	cmp	r3, #16
 8000eae:	d009      	beq.n	8000ec4 <HAL_CAN_IRQHandler+0x2ee>
 8000eb0:	2b20      	cmp	r3, #32
 8000eb2:	d00c      	beq.n	8000ece <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8000eb4:	e024      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8000eb6:	2b50      	cmp	r3, #80	; 0x50
 8000eb8:	d018      	beq.n	8000eec <HAL_CAN_IRQHandler+0x316>
 8000eba:	2b60      	cmp	r3, #96	; 0x60
 8000ebc:	d01b      	beq.n	8000ef6 <HAL_CAN_IRQHandler+0x320>
 8000ebe:	2b40      	cmp	r3, #64	; 0x40
 8000ec0:	d00f      	beq.n	8000ee2 <HAL_CAN_IRQHandler+0x30c>
            break;
 8000ec2:	e01d      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8000ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec6:	f043 0308 	orr.w	r3, r3, #8
 8000eca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000ecc:	e018      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed0:	f043 0310 	orr.w	r3, r3, #16
 8000ed4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000ed6:	e013      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eda:	f043 0320 	orr.w	r3, r3, #32
 8000ede:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000ee0:	e00e      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8000ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ee8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000eea:	e009      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8000eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000ef4:	e004      	b.n	8000f00 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000efc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000efe:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	6812      	ldr	r2, [r2, #0]
 8000f08:	6992      	ldr	r2, [r2, #24]
 8000f0a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000f0e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2204      	movs	r2, #4
 8000f16:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d008      	beq.n	8000f30 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f24:	431a      	orrs	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f000 f87c 	bl	8001028 <HAL_CAN_ErrorCallback>
  }
}
 8000f30:	bf00      	nop
 8000f32:	3728      	adds	r7, #40	; 0x28
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8000f68:	bf00      	nop
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f003 0307 	and.w	r3, r3, #7
 800104a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800104c:	4b0b      	ldr	r3, [pc, #44]	; (800107c <NVIC_SetPriorityGrouping+0x40>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001058:	4013      	ands	r3, r2
 800105a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <NVIC_SetPriorityGrouping+0x44>)
 8001066:	4313      	orrs	r3, r2
 8001068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800106a:	4a04      	ldr	r2, [pc, #16]	; (800107c <NVIC_SetPriorityGrouping+0x40>)
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	60d3      	str	r3, [r2, #12]
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	e000ed00 	.word	0xe000ed00
 8001080:	05fa0000 	.word	0x05fa0000

08001084 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001088:	4b04      	ldr	r3, [pc, #16]	; (800109c <NVIC_GetPriorityGrouping+0x18>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	0a1b      	lsrs	r3, r3, #8
 800108e:	f003 0307 	and.w	r3, r3, #7
}
 8001092:	4618      	mov	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	e000ed00 	.word	0xe000ed00

080010a0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010aa:	4909      	ldr	r1, [pc, #36]	; (80010d0 <NVIC_EnableIRQ+0x30>)
 80010ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b0:	095b      	lsrs	r3, r3, #5
 80010b2:	79fa      	ldrb	r2, [r7, #7]
 80010b4:	f002 021f 	and.w	r2, r2, #31
 80010b8:	2001      	movs	r0, #1
 80010ba:	fa00 f202 	lsl.w	r2, r0, r2
 80010be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	e000e100 	.word	0xe000e100

080010d4 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010de:	4909      	ldr	r1, [pc, #36]	; (8001104 <NVIC_DisableIRQ+0x30>)
 80010e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e4:	095b      	lsrs	r3, r3, #5
 80010e6:	79fa      	ldrb	r2, [r7, #7]
 80010e8:	f002 021f 	and.w	r2, r2, #31
 80010ec:	2001      	movs	r0, #1
 80010ee:	fa00 f202 	lsl.w	r2, r0, r2
 80010f2:	3320      	adds	r3, #32
 80010f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000e100 	.word	0xe000e100

08001108 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001112:	4909      	ldr	r1, [pc, #36]	; (8001138 <NVIC_ClearPendingIRQ+0x30>)
 8001114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001118:	095b      	lsrs	r3, r3, #5
 800111a:	79fa      	ldrb	r2, [r7, #7]
 800111c:	f002 021f 	and.w	r2, r2, #31
 8001120:	2001      	movs	r0, #1
 8001122:	fa00 f202 	lsl.w	r2, r0, r2
 8001126:	3360      	adds	r3, #96	; 0x60
 8001128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000e100 	.word	0xe000e100

0800113c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	6039      	str	r1, [r7, #0]
 8001146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114c:	2b00      	cmp	r3, #0
 800114e:	da0b      	bge.n	8001168 <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001150:	490d      	ldr	r1, [pc, #52]	; (8001188 <NVIC_SetPriority+0x4c>)
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	f003 030f 	and.w	r3, r3, #15
 8001158:	3b04      	subs	r3, #4
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	b2d2      	uxtb	r2, r2
 800115e:	0112      	lsls	r2, r2, #4
 8001160:	b2d2      	uxtb	r2, r2
 8001162:	440b      	add	r3, r1
 8001164:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001166:	e009      	b.n	800117c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001168:	4908      	ldr	r1, [pc, #32]	; (800118c <NVIC_SetPriority+0x50>)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	683a      	ldr	r2, [r7, #0]
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	0112      	lsls	r2, r2, #4
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	440b      	add	r3, r1
 8001178:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00
 800118c:	e000e100 	.word	0xe000e100

08001190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001190:	b480      	push	{r7}
 8001192:	b089      	sub	sp, #36	; 0x24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f003 0307 	and.w	r3, r3, #7
 80011a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	f1c3 0307 	rsb	r3, r3, #7
 80011aa:	2b04      	cmp	r3, #4
 80011ac:	bf28      	it	cs
 80011ae:	2304      	movcs	r3, #4
 80011b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	3304      	adds	r3, #4
 80011b6:	2b06      	cmp	r3, #6
 80011b8:	d902      	bls.n	80011c0 <NVIC_EncodePriority+0x30>
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	3b03      	subs	r3, #3
 80011be:	e000      	b.n	80011c2 <NVIC_EncodePriority+0x32>
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c4:	2201      	movs	r2, #1
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	1e5a      	subs	r2, r3, #1
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	401a      	ands	r2, r3
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011d6:	2101      	movs	r1, #1
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	fa01 f303 	lsl.w	r3, r1, r3
 80011de:	1e59      	subs	r1, r3, #1
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	4313      	orrs	r3, r2
         );
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3724      	adds	r7, #36	; 0x24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
	...

080011f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3b01      	subs	r3, #1
 8001200:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001204:	d301      	bcc.n	800120a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001206:	2301      	movs	r3, #1
 8001208:	e00f      	b.n	800122a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800120a:	4a0a      	ldr	r2, [pc, #40]	; (8001234 <SysTick_Config+0x40>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3b01      	subs	r3, #1
 8001210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001212:	210f      	movs	r1, #15
 8001214:	f04f 30ff 	mov.w	r0, #4294967295
 8001218:	f7ff ff90 	bl	800113c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800121c:	4b05      	ldr	r3, [pc, #20]	; (8001234 <SysTick_Config+0x40>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001222:	4b04      	ldr	r3, [pc, #16]	; (8001234 <SysTick_Config+0x40>)
 8001224:	2207      	movs	r2, #7
 8001226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	e000e010 	.word	0xe000e010

08001238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff fefb 	bl	800103c <NVIC_SetPriorityGrouping>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800124e:	b580      	push	{r7, lr}
 8001250:	b086      	sub	sp, #24
 8001252:	af00      	add	r7, sp, #0
 8001254:	4603      	mov	r3, r0
 8001256:	60b9      	str	r1, [r7, #8]
 8001258:	607a      	str	r2, [r7, #4]
 800125a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001260:	f7ff ff10 	bl	8001084 <NVIC_GetPriorityGrouping>
 8001264:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	68b9      	ldr	r1, [r7, #8]
 800126a:	6978      	ldr	r0, [r7, #20]
 800126c:	f7ff ff90 	bl	8001190 <NVIC_EncodePriority>
 8001270:	4602      	mov	r2, r0
 8001272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001276:	4611      	mov	r1, r2
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff5f 	bl	800113c <NVIC_SetPriority>
}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ff03 	bl	80010a0 <NVIC_EnableIRQ>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80012ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff ff0f 	bl	80010d4 <NVIC_DisableIRQ>
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff ff94 	bl	80011f4 <SysTick_Config>
 80012cc:	4603      	mov	r3, r0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	4603      	mov	r3, r0
 80012de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80012e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff0f 	bl	8001108 <NVIC_ClearPendingIRQ>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2b04      	cmp	r3, #4
 8001300:	d106      	bne.n	8001310 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001302:	4a09      	ldr	r2, [pc, #36]	; (8001328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001304:	4b08      	ldr	r3, [pc, #32]	; (8001328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800130e:	e005      	b.n	800131c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001310:	4a05      	ldr	r2, [pc, #20]	; (8001328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001312:	4b05      	ldr	r3, [pc, #20]	; (8001328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f023 0304 	bic.w	r3, r3, #4
 800131a:	6013      	str	r3, [r2, #0]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001330:	f000 f802 	bl	8001338 <HAL_SYSTICK_Callback>
}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}

08001338 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001354:	f7ff f94a 	bl	80005ec <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e099      	b.n	8001498 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2202      	movs	r2, #2
 8001370:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	6812      	ldr	r2, [r2, #0]
 800137c:	6812      	ldr	r2, [r2, #0]
 800137e:	f022 0201 	bic.w	r2, r2, #1
 8001382:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001384:	e00f      	b.n	80013a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001386:	f7ff f931 	bl	80005ec <HAL_GetTick>
 800138a:	4602      	mov	r2, r0
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b05      	cmp	r3, #5
 8001392:	d908      	bls.n	80013a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2220      	movs	r2, #32
 8001398:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2203      	movs	r2, #3
 800139e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e078      	b.n	8001498 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1e8      	bne.n	8001386 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80013bc:	697a      	ldr	r2, [r7, #20]
 80013be:	4b38      	ldr	r3, [pc, #224]	; (80014a0 <HAL_DMA_Init+0x158>)
 80013c0:	4013      	ands	r3, r2
 80013c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	691b      	ldr	r3, [r3, #16]
 80013d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a1b      	ldr	r3, [r3, #32]
 80013f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fc:	2b04      	cmp	r3, #4
 80013fe:	d107      	bne.n	8001410 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001408:	4313      	orrs	r3, r2
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	4313      	orrs	r3, r2
 800140e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	f023 0307 	bic.w	r3, r3, #7
 8001426:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	4313      	orrs	r3, r2
 8001430:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001436:	2b04      	cmp	r3, #4
 8001438:	d117      	bne.n	800146a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800143e:	697a      	ldr	r2, [r7, #20]
 8001440:	4313      	orrs	r3, r2
 8001442:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001448:	2b00      	cmp	r3, #0
 800144a:	d00e      	beq.n	800146a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 fb67 	bl	8001b20 <DMA_CheckFifoParam>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d008      	beq.n	800146a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2240      	movs	r2, #64	; 0x40
 800145c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2201      	movs	r2, #1
 8001462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001466:	2301      	movs	r3, #1
 8001468:	e016      	b.n	8001498 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 fb1e 	bl	8001ab4 <DMA_CalcBaseAndBitshift>
 8001478:	4603      	mov	r3, r0
 800147a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001480:	223f      	movs	r2, #63	; 0x3f
 8001482:	409a      	lsls	r2, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2201      	movs	r2, #1
 8001492:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	e010803f 	.word	0xe010803f

080014a4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d101      	bne.n	80014b6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e050      	b.n	8001558 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d101      	bne.n	80014c6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80014c2:	2302      	movs	r3, #2
 80014c4:	e048      	b.n	8001558 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	6812      	ldr	r2, [r2, #0]
 80014d0:	f022 0201 	bic.w	r2, r2, #1
 80014d4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2200      	movs	r2, #0
 80014e4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2200      	movs	r2, #0
 80014f4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2221      	movs	r2, #33	; 0x21
 8001504:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f000 fad4 	bl	8001ab4 <DMA_CalcBaseAndBitshift>
 800150c:	4603      	mov	r3, r0
 800150e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001514:	223f      	movs	r2, #63	; 0x3f
 8001516:	409a      	lsls	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2200      	movs	r2, #0
 8001538:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2200      	movs	r2, #0
 8001544:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2200      	movs	r2, #0
 800154a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2200      	movs	r2, #0
 8001552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
 800156c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800156e:	2300      	movs	r3, #0
 8001570:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001576:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800157e:	2b01      	cmp	r3, #1
 8001580:	d101      	bne.n	8001586 <HAL_DMA_Start_IT+0x26>
 8001582:	2302      	movs	r3, #2
 8001584:	e048      	b.n	8001618 <HAL_DMA_Start_IT+0xb8>
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2201      	movs	r2, #1
 800158a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b01      	cmp	r3, #1
 8001598:	d137      	bne.n	800160a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2202      	movs	r2, #2
 800159e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2200      	movs	r2, #0
 80015a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	68f8      	ldr	r0, [r7, #12]
 80015b0:	f000 fa52 	bl	8001a58 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015b8:	223f      	movs	r2, #63	; 0x3f
 80015ba:	409a      	lsls	r2, r3
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	68fa      	ldr	r2, [r7, #12]
 80015c6:	6812      	ldr	r2, [r2, #0]
 80015c8:	6812      	ldr	r2, [r2, #0]
 80015ca:	f042 0216 	orr.w	r2, r2, #22
 80015ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	6812      	ldr	r2, [r2, #0]
 80015d8:	6952      	ldr	r2, [r2, #20]
 80015da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015de:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d007      	beq.n	80015f8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	f042 0208 	orr.w	r2, r2, #8
 80015f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	68fa      	ldr	r2, [r7, #12]
 80015fe:	6812      	ldr	r2, [r2, #0]
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	f042 0201 	orr.w	r2, r2, #1
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	e005      	b.n	8001616 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2200      	movs	r2, #0
 800160e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001612:	2302      	movs	r3, #2
 8001614:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001616:	7dfb      	ldrb	r3, [r7, #23]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800162c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800162e:	f7fe ffdd 	bl	80005ec <HAL_GetTick>
 8001632:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d008      	beq.n	8001652 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2280      	movs	r2, #128	; 0x80
 8001644:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e052      	b.n	80016f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	6812      	ldr	r2, [r2, #0]
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	f022 0216 	bic.w	r2, r2, #22
 8001660:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	6812      	ldr	r2, [r2, #0]
 800166a:	6952      	ldr	r2, [r2, #20]
 800166c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001670:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	2b00      	cmp	r3, #0
 8001678:	d103      	bne.n	8001682 <HAL_DMA_Abort+0x62>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800167e:	2b00      	cmp	r3, #0
 8001680:	d007      	beq.n	8001692 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	6812      	ldr	r2, [r2, #0]
 800168a:	6812      	ldr	r2, [r2, #0]
 800168c:	f022 0208 	bic.w	r2, r2, #8
 8001690:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	6812      	ldr	r2, [r2, #0]
 800169c:	f022 0201 	bic.w	r2, r2, #1
 80016a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016a2:	e013      	b.n	80016cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016a4:	f7fe ffa2 	bl	80005ec <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b05      	cmp	r3, #5
 80016b0:	d90c      	bls.n	80016cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2220      	movs	r2, #32
 80016b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2203      	movs	r2, #3
 80016c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e015      	b.n	80016f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d1e4      	bne.n	80016a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016de:	223f      	movs	r2, #63	; 0x3f
 80016e0:	409a      	lsls	r2, r3
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3710      	adds	r7, #16
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d004      	beq.n	800171e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2280      	movs	r2, #128	; 0x80
 8001718:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e00c      	b.n	8001738 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2205      	movs	r2, #5
 8001722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6812      	ldr	r2, [r2, #0]
 800172e:	6812      	ldr	r2, [r2, #0]
 8001730:	f022 0201 	bic.w	r2, r2, #1
 8001734:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001750:	4b92      	ldr	r3, [pc, #584]	; (800199c <HAL_DMA_IRQHandler+0x258>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a92      	ldr	r2, [pc, #584]	; (80019a0 <HAL_DMA_IRQHandler+0x25c>)
 8001756:	fba2 2303 	umull	r2, r3, r2, r3
 800175a:	0a9b      	lsrs	r3, r3, #10
 800175c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001762:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800176e:	2208      	movs	r2, #8
 8001770:	409a      	lsls	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4013      	ands	r3, r2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d01a      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0304 	and.w	r3, r3, #4
 8001784:	2b00      	cmp	r3, #0
 8001786:	d013      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	6812      	ldr	r2, [r2, #0]
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	f022 0204 	bic.w	r2, r2, #4
 8001796:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800179c:	2208      	movs	r2, #8
 800179e:	409a      	lsls	r2, r3
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017a8:	f043 0201 	orr.w	r2, r3, #1
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017b4:	2201      	movs	r2, #1
 80017b6:	409a      	lsls	r2, r3
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	4013      	ands	r3, r2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d012      	beq.n	80017e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	695b      	ldr	r3, [r3, #20]
 80017c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d00b      	beq.n	80017e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017d2:	2201      	movs	r2, #1
 80017d4:	409a      	lsls	r2, r3
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017de:	f043 0202 	orr.w	r2, r3, #2
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ea:	2204      	movs	r2, #4
 80017ec:	409a      	lsls	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	4013      	ands	r3, r2
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d012      	beq.n	800181c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d00b      	beq.n	800181c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001808:	2204      	movs	r2, #4
 800180a:	409a      	lsls	r2, r3
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001814:	f043 0204 	orr.w	r2, r3, #4
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001820:	2210      	movs	r2, #16
 8001822:	409a      	lsls	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4013      	ands	r3, r2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d043      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0308 	and.w	r3, r3, #8
 8001836:	2b00      	cmp	r3, #0
 8001838:	d03c      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800183e:	2210      	movs	r2, #16
 8001840:	409a      	lsls	r2, r3
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d018      	beq.n	8001886 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d108      	bne.n	8001874 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	2b00      	cmp	r3, #0
 8001868:	d024      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	4798      	blx	r3
 8001872:	e01f      	b.n	80018b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001878:	2b00      	cmp	r3, #0
 800187a:	d01b      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	4798      	blx	r3
 8001884:	e016      	b.n	80018b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001890:	2b00      	cmp	r3, #0
 8001892:	d107      	bne.n	80018a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	6812      	ldr	r2, [r2, #0]
 800189c:	6812      	ldr	r2, [r2, #0]
 800189e:	f022 0208 	bic.w	r2, r2, #8
 80018a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d003      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018b8:	2220      	movs	r2, #32
 80018ba:	409a      	lsls	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4013      	ands	r3, r2
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	f000 808e 	beq.w	80019e2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0310 	and.w	r3, r3, #16
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 8086 	beq.w	80019e2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018da:	2220      	movs	r2, #32
 80018dc:	409a      	lsls	r2, r3
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b05      	cmp	r3, #5
 80018ec:	d136      	bne.n	800195c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6812      	ldr	r2, [r2, #0]
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	f022 0216 	bic.w	r2, r2, #22
 80018fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	6812      	ldr	r2, [r2, #0]
 8001906:	6952      	ldr	r2, [r2, #20]
 8001908:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800190c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001912:	2b00      	cmp	r3, #0
 8001914:	d103      	bne.n	800191e <HAL_DMA_IRQHandler+0x1da>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800191a:	2b00      	cmp	r3, #0
 800191c:	d007      	beq.n	800192e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	6812      	ldr	r2, [r2, #0]
 8001926:	6812      	ldr	r2, [r2, #0]
 8001928:	f022 0208 	bic.w	r2, r2, #8
 800192c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001932:	223f      	movs	r2, #63	; 0x3f
 8001934:	409a      	lsls	r2, r3
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800194e:	2b00      	cmp	r3, #0
 8001950:	d07d      	beq.n	8001a4e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	4798      	blx	r3
        }
        return;
 800195a:	e078      	b.n	8001a4e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d01c      	beq.n	80019a4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d108      	bne.n	800198a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197c:	2b00      	cmp	r3, #0
 800197e:	d030      	beq.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	4798      	blx	r3
 8001988:	e02b      	b.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800198e:	2b00      	cmp	r3, #0
 8001990:	d027      	beq.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	4798      	blx	r3
 800199a:	e022      	b.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
 800199c:	200200dc 	.word	0x200200dc
 80019a0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10f      	bne.n	80019d2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	6812      	ldr	r2, [r2, #0]
 80019ba:	6812      	ldr	r2, [r2, #0]
 80019bc:	f022 0210 	bic.w	r2, r2, #16
 80019c0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2201      	movs	r2, #1
 80019ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d032      	beq.n	8001a50 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d022      	beq.n	8001a3c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2205      	movs	r2, #5
 80019fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6812      	ldr	r2, [r2, #0]
 8001a06:	6812      	ldr	r2, [r2, #0]
 8001a08:	f022 0201 	bic.w	r2, r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	3301      	adds	r3, #1
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d807      	bhi.n	8001a2a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1f2      	bne.n	8001a0e <HAL_DMA_IRQHandler+0x2ca>
 8001a28:	e000      	b.n	8001a2c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001a2a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d005      	beq.n	8001a50 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	4798      	blx	r3
 8001a4c:	e000      	b.n	8001a50 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001a4e:	bf00      	nop
    }
  }
}
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop

08001a58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
 8001a64:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	68fa      	ldr	r2, [r7, #12]
 8001a6c:	6812      	ldr	r2, [r2, #0]
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a74:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	2b40      	cmp	r3, #64	; 0x40
 8001a84:	d108      	bne.n	8001a98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001a96:	e007      	b.n	8001aa8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68ba      	ldr	r2, [r7, #8]
 8001a9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	60da      	str	r2, [r3, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	3b10      	subs	r3, #16
 8001ac4:	4a13      	ldr	r2, [pc, #76]	; (8001b14 <DMA_CalcBaseAndBitshift+0x60>)
 8001ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aca:	091b      	lsrs	r3, r3, #4
 8001acc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ace:	4a12      	ldr	r2, [pc, #72]	; (8001b18 <DMA_CalcBaseAndBitshift+0x64>)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2b03      	cmp	r3, #3
 8001ae0:	d908      	bls.n	8001af4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	; (8001b1c <DMA_CalcBaseAndBitshift+0x68>)
 8001aea:	4013      	ands	r3, r2
 8001aec:	1d1a      	adds	r2, r3, #4
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	659a      	str	r2, [r3, #88]	; 0x58
 8001af2:	e006      	b.n	8001b02 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <DMA_CalcBaseAndBitshift+0x68>)
 8001afc:	4013      	ands	r3, r2
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	aaaaaaab 	.word	0xaaaaaaab
 8001b18:	08014014 	.word	0x08014014
 8001b1c:	fffffc00 	.word	0xfffffc00

08001b20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d11f      	bne.n	8001b7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	2b03      	cmp	r3, #3
 8001b3e:	d855      	bhi.n	8001bec <DMA_CheckFifoParam+0xcc>
 8001b40:	a201      	add	r2, pc, #4	; (adr r2, 8001b48 <DMA_CheckFifoParam+0x28>)
 8001b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b46:	bf00      	nop
 8001b48:	08001b59 	.word	0x08001b59
 8001b4c:	08001b6b 	.word	0x08001b6b
 8001b50:	08001b59 	.word	0x08001b59
 8001b54:	08001bed 	.word	0x08001bed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d045      	beq.n	8001bf0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b68:	e042      	b.n	8001bf0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b6e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b72:	d13f      	bne.n	8001bf4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b78:	e03c      	b.n	8001bf4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b82:	d121      	bne.n	8001bc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	2b03      	cmp	r3, #3
 8001b88:	d836      	bhi.n	8001bf8 <DMA_CheckFifoParam+0xd8>
 8001b8a:	a201      	add	r2, pc, #4	; (adr r2, 8001b90 <DMA_CheckFifoParam+0x70>)
 8001b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b90:	08001ba1 	.word	0x08001ba1
 8001b94:	08001ba7 	.word	0x08001ba7
 8001b98:	08001ba1 	.word	0x08001ba1
 8001b9c:	08001bb9 	.word	0x08001bb9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ba4:	e02f      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001baa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d024      	beq.n	8001bfc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001bb6:	e021      	b.n	8001bfc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bbc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001bc0:	d11e      	bne.n	8001c00 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001bc6:	e01b      	b.n	8001c00 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d902      	bls.n	8001bd4 <DMA_CheckFifoParam+0xb4>
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d003      	beq.n	8001bda <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001bd2:	e018      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	73fb      	strb	r3, [r7, #15]
      break;
 8001bd8:	e015      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00e      	beq.n	8001c04 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	73fb      	strb	r3, [r7, #15]
      break;
 8001bea:	e00b      	b.n	8001c04 <DMA_CheckFifoParam+0xe4>
      break;
 8001bec:	bf00      	nop
 8001bee:	e00a      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001bf0:	bf00      	nop
 8001bf2:	e008      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001bf4:	bf00      	nop
 8001bf6:	e006      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001bf8:	bf00      	nop
 8001bfa:	e004      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001bfc:	bf00      	nop
 8001bfe:	e002      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;   
 8001c00:	bf00      	nop
 8001c02:	e000      	b.n	8001c06 <DMA_CheckFifoParam+0xe6>
      break;
 8001c04:	bf00      	nop
    }
  } 
  
  return status; 
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{ 
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e051      	b.n	8001cca <HAL_DMA2D_Init+0xb6>
  assert_param(IS_DMA2D_ALL_INSTANCE(hdma2d->Instance));
  assert_param(IS_DMA2D_MODE(hdma2d->Init.Mode));
  assert_param(IS_DMA2D_CMODE(hdma2d->Init.ColorMode));
  assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset));

  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d106      	bne.n	8001c40 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f00b fc9c 	bl	800d578 <HAL_DMA2D_MspInit>
  }
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2202      	movs	r2, #2
 8001c44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	6812      	ldr	r2, [r2, #0]
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	6852      	ldr	r2, [r2, #4]
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	6812      	ldr	r2, [r2, #0]
 8001c66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c68:	f022 0107 	bic.w	r1, r2, #7
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6892      	ldr	r2, [r2, #8]
 8001c70:	430a      	orrs	r2, r1
 8001c72:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/  
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001c7e:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <HAL_DMA2D_Init+0xc0>)
 8001c80:	400b      	ands	r3, r1
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	68c9      	ldr	r1, [r1, #12]
 8001c86:	430b      	orrs	r3, r1
 8001c88:	6413      	str	r3, [r2, #64]	; 0x40

#if defined (DMA2D_OPFCCR_AI)
  /* DMA2D OPFCCR AI fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_AI, (hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c94:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6912      	ldr	r2, [r2, #16]
 8001c9c:	0512      	lsls	r2, r2, #20
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_AI */ 
  
#if defined (DMA2D_OPFCCR_RBS) 
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_RBS,(hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6812      	ldr	r2, [r2, #0]
 8001caa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001cac:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	6952      	ldr	r2, [r2, #20]
 8001cb4:	0552      	lsls	r2, r2, #21
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_RBS */
  

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	ffffc000 	.word	0xffffc000

08001cd8 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af02      	add	r7, sp, #8
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
 8001ce4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));
  
  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d101      	bne.n	8001cf4 <HAL_DMA2D_Start+0x1c>
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	e018      	b.n	8001d26 <HAL_DMA2D_Start+0x4e>
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2202      	movs	r2, #2
 8001d00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	9300      	str	r3, [sp, #0]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	68b9      	ldr	r1, [r7, #8]
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f000 f9a2 	bl	8002058 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	6812      	ldr	r2, [r2, #0]
 8001d1e:	f042 0201 	orr.w	r2, r2, #1
 8001d22:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3710      	adds	r7, #16
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D. 
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b084      	sub	sp, #16
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
 8001d36:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t isrflags = 0x0;  
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60bb      	str	r3, [r7, #8]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d056      	beq.n	8001dfc <HAL_DMA2D_PollForTransfer+0xce>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8001d4e:	f7fe fc4d 	bl	80005ec <HAL_GetTick>
 8001d52:	60f8      	str	r0, [r7, #12]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 8001d54:	e04b      	b.n	8001dee <HAL_DMA2D_PollForTransfer+0xc0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR); 
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d023      	beq.n	8001db0 <HAL_DMA2D_PollForTransfer+0x82>
      {
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	f003 0320 	and.w	r3, r3, #32
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d005      	beq.n	8001d7e <HAL_DMA2D_PollForTransfer+0x50>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d76:	f043 0202 	orr.w	r2, r3, #2
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d005      	beq.n	8001d94 <HAL_DMA2D_PollForTransfer+0x66>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8c:	f043 0201 	orr.w	r2, r3, #1
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2221      	movs	r2, #33	; 0x21
 8001d9a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2204      	movs	r2, #4
 8001da0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        
        return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0a2      	b.n	8001ef6 <HAL_DMA2D_PollForTransfer+0x1c8>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db6:	d01a      	beq.n	8001dee <HAL_DMA2D_PollForTransfer+0xc0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d007      	beq.n	8001dce <HAL_DMA2D_PollForTransfer+0xa0>
 8001dbe:	f7fe fc15 	bl	80005ec <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	1ad2      	subs	r2, r2, r3
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d90f      	bls.n	8001dee <HAL_DMA2D_PollForTransfer+0xc0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd2:	f043 0220 	orr.w	r2, r3, #32
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2203      	movs	r2, #3
 8001dde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
         
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
           
          return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e083      	b.n	8001ef6 <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d0ac      	beq.n	8001d56 <HAL_DMA2D_PollForTransfer+0x28>
        }
      }        
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	f003 0320 	and.w	r3, r3, #32
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d106      	bne.n	8001e18 <HAL_DMA2D_PollForTransfer+0xea>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e10:	f003 0320 	and.w	r3, r3, #32
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d061      	beq.n	8001edc <HAL_DMA2D_PollForTransfer+0x1ae>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e18:	f7fe fbe8 	bl	80005ec <HAL_GetTick>
 8001e1c:	60f8      	str	r0, [r7, #12]
   
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 8001e1e:	e056      	b.n	8001ece <HAL_DMA2D_PollForTransfer+0x1a0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);   
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)        
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d02e      	beq.n	8001e90 <HAL_DMA2D_PollForTransfer+0x162>
      {      
        if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	f003 0308 	and.w	r3, r3, #8
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_DMA2D_PollForTransfer+0x11a>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;        
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e40:	f043 0204 	orr.w	r2, r3, #4
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	655a      	str	r2, [r3, #84]	; 0x54
        }   
        if ((isrflags & DMA2D_FLAG_CE) != RESET)             
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	f003 0320 	and.w	r3, r3, #32
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d005      	beq.n	8001e5e <HAL_DMA2D_PollForTransfer+0x130>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e56:	f043 0202 	orr.w	r2, r3, #2
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d005      	beq.n	8001e74 <HAL_DMA2D_PollForTransfer+0x146>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e6c:	f043 0201 	orr.w	r2, r3, #1
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2229      	movs	r2, #41	; 0x29
 8001e7a:	609a      	str	r2, [r3, #8]
        
        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2204      	movs	r2, #4
 8001e80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          
        return HAL_ERROR;      
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e032      	b.n	8001ef6 <HAL_DMA2D_PollForTransfer+0x1c8>
      }      
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e96:	d01a      	beq.n	8001ece <HAL_DMA2D_PollForTransfer+0x1a0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d007      	beq.n	8001eae <HAL_DMA2D_PollForTransfer+0x180>
 8001e9e:	f7fe fba5 	bl	80005ec <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	1ad2      	subs	r2, r2, r3
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d90f      	bls.n	8001ece <HAL_DMA2D_PollForTransfer+0x1a0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb2:	f043 0220 	orr.w	r2, r3, #32
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	655a      	str	r2, [r3, #84]	; 0x54
    
          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
                    
          return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e013      	b.n	8001ef6 <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 0310 	and.w	r3, r3, #16
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0a1      	beq.n	8001e20 <HAL_DMA2D_PollForTransfer+0xf2>
      }      
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2212      	movs	r2, #18
 8001ee2:	609a      	str	r2, [r3, #8]
  
  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{ 
 8001f00:	b480      	push	{r7}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  DMA2D_LayerCfgTypeDef *pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4413      	add	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	3320      	adds	r3, #32
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	4413      	add	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
  
  uint32_t regMask = 0, regValue = 0;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));  
  assert_param(IS_DMA2D_OFFSET(pLayerCfg->InputOffset));  
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_DMA2D_ConfigLayer+0x3a>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e085      	b.n	8002046 <HAL_DMA2D_ConfigLayer+0x146>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2202      	movs	r2, #2
 8001f46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */
  
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	685a      	ldr	r2, [r3, #4]
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	041b      	lsls	r3, r3, #16
 8001f54:	4313      	orrs	r3, r2
 8001f56:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8001f58:	4b3e      	ldr	r3, [pc, #248]	; (8002054 <HAL_DMA2D_ConfigLayer+0x154>)
 8001f5a:	60fb      	str	r3, [r7, #12]
  
#if defined (DMA2D_FGPFCCR_AI) && defined (DMA2D_BGPFCCR_AI)
  regValue |= (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	051b      	lsls	r3, r3, #20
 8001f62:	697a      	ldr	r2, [r7, #20]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_AI;  
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f6e:	60fb      	str	r3, [r7, #12]
#endif /* (DMA2D_FGPFCCR_AI) && (DMA2D_BGPFCCR_AI)  */ 
  
#if defined (DMA2D_FGPFCCR_RBS) && defined (DMA2D_BGPFCCR_RBS)
  regValue |= (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	695b      	ldr	r3, [r3, #20]
 8001f74:	055b      	lsls	r3, r3, #21
 8001f76:	697a      	ldr	r2, [r7, #20]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_RBS;  
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f82:	60fb      	str	r3, [r7, #12]
#endif  
  
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b0a      	cmp	r3, #10
 8001f8a:	d003      	beq.n	8001f94 <HAL_DMA2D_ConfigLayer+0x94>
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	2b09      	cmp	r3, #9
 8001f92:	d107      	bne.n	8001fa4 <HAL_DMA2D_ConfigLayer+0xa4>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	e005      	b.n	8001fb0 <HAL_DMA2D_ConfigLayer+0xb0>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	061b      	lsls	r3, r3, #24
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	617b      	str	r3, [r7, #20]
  }
  
  /* Configure the background DMA2D layer */
  if(LayerIdx == 0)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d11f      	bne.n	8001ff6 <HAL_DMA2D_ConfigLayer+0xf6>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	6812      	ldr	r2, [r2, #0]
 8001fbe:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	43d2      	mvns	r2, r2
 8001fc4:	4011      	ands	r1, r2
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	625a      	str	r2, [r3, #36]	; 0x24
              
    /* DMA2D BGOR register configuration -------------------------------------*/  
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	6812      	ldr	r2, [r2, #0]
 8001fd4:	619a      	str	r2, [r3, #24]
    
    /* DMA2D BGCOLR register configuration -------------------------------------*/ 
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	2b0a      	cmp	r3, #10
 8001fdc:	d003      	beq.n	8001fe6 <HAL_DMA2D_ConfigLayer+0xe6>
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2b09      	cmp	r3, #9
 8001fe4:	d126      	bne.n	8002034 <HAL_DMA2D_ConfigLayer+0x134>
    {    
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	68d2      	ldr	r2, [r2, #12]
 8001fee:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8001ff2:	629a      	str	r2, [r3, #40]	; 0x28
 8001ff4:	e01e      	b.n	8002034 <HAL_DMA2D_ConfigLayer+0x134>
  }
  /* Configure the foreground DMA2D layer */
  else
  {
     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	6812      	ldr	r2, [r2, #0]
 8001ffe:	69d1      	ldr	r1, [r2, #28]
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	43d2      	mvns	r2, r2
 8002004:	4011      	ands	r1, r2
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	430a      	orrs	r2, r1
 800200a:	61da      	str	r2, [r3, #28]
    
    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	6812      	ldr	r2, [r2, #0]
 8002014:	611a      	str	r2, [r3, #16]
   
    /* DMA2D FGCOLR register configuration -------------------------------------*/   
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b0a      	cmp	r3, #10
 800201c:	d003      	beq.n	8002026 <HAL_DMA2D_ConfigLayer+0x126>
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2b09      	cmp	r3, #9
 8002024:	d106      	bne.n	8002034 <HAL_DMA2D_ConfigLayer+0x134>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));      
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	68d2      	ldr	r2, [r2, #12]
 800202e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002032:	621a      	str	r2, [r3, #32]
    }   
  }   
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);  
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	371c      	adds	r7, #28
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	ff03000f 	.word	0xff03000f

08002058 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{  
 8002058:	b480      	push	{r7}
 800205a:	b08b      	sub	sp, #44	; 0x2c
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
 8002064:	603b      	str	r3, [r7, #0]
  uint32_t tmp = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp1 = 0;
 800206a:	2300      	movs	r3, #0
 800206c:	623b      	str	r3, [r7, #32]
  uint32_t tmp2 = 0;
 800206e:	2300      	movs	r3, #0
 8002070:	61fb      	str	r3, [r7, #28]
  uint32_t tmp3 = 0;
 8002072:	2300      	movs	r3, #0
 8002074:	61bb      	str	r3, [r7, #24]
  uint32_t tmp4 = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
    
  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	6812      	ldr	r2, [r2, #0]
 8002082:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002084:	f002 4140 	and.w	r1, r2, #3221225472	; 0xc0000000
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	0410      	lsls	r0, r2, #16
 800208c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800208e:	4302      	orrs	r2, r0
 8002090:	430a      	orrs	r2, r1
 8002092:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	63da      	str	r2, [r3, #60]	; 0x3c
 
  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80020a4:	d174      	bne.n	8002190 <DMA2D_SetConfig+0x138>
  {    
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80020ac:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80020b4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80020bc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	617b      	str	r3, [r7, #20]
    
    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d108      	bne.n	80020de <DMA2D_SetConfig+0x86>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	431a      	orrs	r2, r3
 80020d2:	6a3b      	ldr	r3, [r7, #32]
 80020d4:	431a      	orrs	r2, r3
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	4313      	orrs	r3, r2
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
 80020dc:	e053      	b.n	8002186 <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d106      	bne.n	80020f4 <DMA2D_SetConfig+0x9c>
    {
      tmp = (tmp3 | tmp2 | tmp4);  
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	431a      	orrs	r2, r3
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	627b      	str	r3, [r7, #36]	; 0x24
 80020f2:	e048      	b.n	8002186 <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d111      	bne.n	8002120 <DMA2D_SetConfig+0xc8>
    {
      tmp2 = (tmp2 >> 19);
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	0cdb      	lsrs	r3, r3, #19
 8002100:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10);
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	0a9b      	lsrs	r3, r3, #10
 8002106:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	08db      	lsrs	r3, r3, #3
 800210c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 11) | tmp4); 
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	015a      	lsls	r2, r3, #5
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	02db      	lsls	r3, r3, #11
 8002116:	431a      	orrs	r2, r3
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	4313      	orrs	r3, r2
 800211c:	627b      	str	r3, [r7, #36]	; 0x24
 800211e:	e032      	b.n	8002186 <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	2b03      	cmp	r3, #3
 8002126:	d117      	bne.n	8002158 <DMA2D_SetConfig+0x100>
    { 
      tmp1 = (tmp1 >> 31);
 8002128:	6a3b      	ldr	r3, [r7, #32]
 800212a:	0fdb      	lsrs	r3, r3, #31
 800212c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19);
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	0cdb      	lsrs	r3, r3, #19
 8002132:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11);
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	0adb      	lsrs	r3, r3, #11
 8002138:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );      
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	08db      	lsrs	r3, r3, #3
 800213e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 10) | (tmp1 << 15) | tmp4);    
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	015a      	lsls	r2, r3, #5
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	029b      	lsls	r3, r3, #10
 8002148:	431a      	orrs	r2, r3
 800214a:	6a3b      	ldr	r3, [r7, #32]
 800214c:	03db      	lsls	r3, r3, #15
 800214e:	431a      	orrs	r2, r3
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	4313      	orrs	r3, r2
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
 8002156:	e016      	b.n	8002186 <DMA2D_SetConfig+0x12e>
    } 
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28);
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	0f1b      	lsrs	r3, r3, #28
 800215c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20);
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	0d1b      	lsrs	r3, r3, #20
 8002162:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12);
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	0b1b      	lsrs	r3, r3, #12
 8002168:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4 );
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	091b      	lsrs	r3, r3, #4
 800216e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4) | (tmp2 << 8) | (tmp1 << 12) | tmp4);
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	011a      	lsls	r2, r3, #4
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	021b      	lsls	r3, r3, #8
 8002178:	431a      	orrs	r2, r3
 800217a:	6a3b      	ldr	r3, [r7, #32]
 800217c:	031b      	lsls	r3, r3, #12
 800217e:	431a      	orrs	r2, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	4313      	orrs	r3, r2
 8002184:	627b      	str	r3, [r7, #36]	; 0x24
    }    
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800218c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800218e:	e003      	b.n	8002198 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68ba      	ldr	r2, [r7, #8]
 8002196:	60da      	str	r2, [r3, #12]
}
 8002198:	bf00      	nop
 800219a:	372c      	adds	r7, #44	; 0x2c
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <HAL_DSI_Init>:
  * @param  PLLInit pointer to a DSI_PLLInitTypeDef structure that contains
  *               the PLL Clock structure definition for the DSI.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
  uint32_t unitIntervalx4 = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	613b      	str	r3, [r7, #16]
  uint32_t tempIDF = 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	60fb      	str	r3, [r7, #12]
  
  /* Check the DSI handle allocation */
  if(hdsi == NULL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d101      	bne.n	80021c4 <HAL_DSI_Init+0x20>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e0f0      	b.n	80023a6 <HAL_DSI_Init+0x202>
  assert_param(IS_DSI_PLL_IDF(PLLInit->PLLIDF));
  assert_param(IS_DSI_PLL_ODF(PLLInit->PLLODF));
  assert_param(IS_DSI_AUTO_CLKLANE_CONTROL(hdsi->Init.AutomaticClockLaneControl));
  assert_param(IS_DSI_NUMBER_OF_LANES(hdsi->Init.NumberOfLanes));
  
  if(hdsi->State == HAL_DSI_STATE_RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	7c5b      	ldrb	r3, [r3, #17]
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d102      	bne.n	80021d4 <HAL_DSI_Init+0x30>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f00b fa3e 	bl	800d650 <HAL_DSI_MspInit>
  }
  
  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2203      	movs	r2, #3
 80021d8:	745a      	strb	r2, [r3, #17]
  
  /**************** Turn on the regulator and enable the DSI PLL ****************/
  
    /* Enable the regulator */
    __HAL_DSI_REG_ENABLE(hdsi);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 80021e6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80021ea:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 80021ee:	f7fe f9fd 	bl	80005ec <HAL_GetTick>
 80021f2:	6178      	str	r0, [r7, #20]
	
    /* Wait until the regulator is ready */
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 80021f4:	e009      	b.n	800220a <HAL_DSI_Init+0x66>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 80021f6:	f7fe f9f9 	bl	80005ec <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002204:	d901      	bls.n	800220a <HAL_DSI_Init+0x66>
      {
        return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e0cd      	b.n	80023a6 <HAL_DSI_Init+0x202>
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002212:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d0ed      	beq.n	80021f6 <HAL_DSI_Init+0x52>
      }
    }
    
    /* Set the PLL division factors */
    hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002226:	4b62      	ldr	r3, [pc, #392]	; (80023b0 <HAL_DSI_Init+0x20c>)
 8002228:	400b      	ands	r3, r1
 800222a:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
    hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV)<<2) | ((PLLInit->PLLIDF)<<11) | ((PLLInit->PLLODF)<<16));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	0090      	lsls	r0, r2, #2
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	6852      	ldr	r2, [r2, #4]
 8002244:	02d2      	lsls	r2, r2, #11
 8002246:	4310      	orrs	r0, r2
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	6892      	ldr	r2, [r2, #8]
 800224c:	0412      	lsls	r2, r2, #16
 800224e:	4302      	orrs	r2, r0
 8002250:	430a      	orrs	r2, r1
 8002252:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
    /* Enable the DSI PLL */
    __HAL_DSI_PLL_ENABLE(hdsi);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 800226a:	f7fe f9bf 	bl	80005ec <HAL_GetTick>
 800226e:	6178      	str	r0, [r7, #20]
	
    /* Wait for the lock of the PLL */
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002270:	e009      	b.n	8002286 <HAL_DSI_Init+0xe2>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002272:	f7fe f9bb 	bl	80005ec <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002280:	d901      	bls.n	8002286 <HAL_DSI_Init+0xe2>
      {
        return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e08f      	b.n	80023a6 <HAL_DSI_Init+0x202>
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800228e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002292:	2b00      	cmp	r3, #0
 8002294:	d0ed      	beq.n	8002272 <HAL_DSI_Init+0xce>
    }
  
  /*************************** Set the PHY parameters ***************************/
  
    /* D-PHY clock and digital enable*/
    hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	6812      	ldr	r2, [r2, #0]
 800229e:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 80022a2:	f042 0206 	orr.w	r2, r2, #6
 80022a6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    
    /* Clock lane configuration */
    hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	6812      	ldr	r2, [r2, #0]
 80022b2:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 80022b6:	f022 0203 	bic.w	r2, r2, #3
 80022ba:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	f8d2 1094 	ldr.w	r1, [r2, #148]	; 0x94
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6852      	ldr	r2, [r2, #4]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	f042 0201 	orr.w	r2, r2, #1
 80022d4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    
    /* Configure the number of active data lanes */
    hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6812      	ldr	r2, [r2, #0]
 80022e0:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 80022e4:	f022 0203 	bic.w	r2, r2, #3
 80022e8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	68d2      	ldr	r2, [r2, #12]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  
  /************************ Set the DSI clock parameters ************************/
  
    /* Set the TX escape clock division factor */
    hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	6812      	ldr	r2, [r2, #0]
 800230a:	6892      	ldr	r2, [r2, #8]
 800230c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002310:	609a      	str	r2, [r3, #8]
    hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	6891      	ldr	r1, [r2, #8]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	6892      	ldr	r2, [r2, #8]
 8002320:	430a      	orrs	r2, r1
 8002322:	609a      	str	r2, [r3, #8]
    
    /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
    /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
    /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
    tempIDF = (PLLInit->PLLIDF > 0) ? PLLInit->PLLIDF : 1;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d002      	beq.n	8002332 <HAL_DSI_Init+0x18e>
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	e000      	b.n	8002334 <HAL_DSI_Init+0x190>
 8002332:	2301      	movs	r3, #1
 8002334:	60fb      	str	r3, [r7, #12]
    unitIntervalx4 = (4000000 * tempIDF * (1 << PLLInit->PLLODF)) / ((HSE_VALUE/1000) * PLLInit->PLLNDIV);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4a1e      	ldr	r2, [pc, #120]	; (80023b4 <HAL_DSI_Init+0x210>)
 800233a:	fb02 f203 	mul.w	r2, r2, r3
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	409a      	lsls	r2, r3
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f246 11a8 	movw	r1, #25000	; 0x61a8
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	fbb2 f3f3 	udiv	r3, r2, r3
 8002354:	613b      	str	r3, [r7, #16]
	
    /* Set the bit period in high-speed mode */
    hdsi->Instance->WPCR[0] &= ~DSI_WPCR0_UIX4;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6812      	ldr	r2, [r2, #0]
 800235e:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 8002362:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002366:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    hdsi->Instance->WPCR[0] |= unitIntervalx4;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	6812      	ldr	r2, [r2, #0]
 8002372:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	430a      	orrs	r2, r1
 800237a:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  
  /****************************** Error management *****************************/
  
    /* Disable all error interrupts and reset the Error Mask */
    hdsi->Instance->IER[0] = 0;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2200      	movs	r2, #0
 8002384:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    hdsi->Instance->IER[1] = 0;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2200      	movs	r2, #0
 800238e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    hdsi->ErrorMsk = 0;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	619a      	str	r2, [r3, #24]
    
    /* Initialise the error code */
    hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	615a      	str	r2, [r3, #20]
  
  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	745a      	strb	r2, [r3, #17]
  
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	fffc8603 	.word	0xfffc8603
 80023b4:	003d0900 	.word	0x003d0900

080023b8 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                 the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	7c1b      	ldrb	r3, [r3, #16]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d101      	bne.n	80023ce <HAL_DSI_ConfigVideoMode+0x16>
 80023ca:	2302      	movs	r3, #2
 80023cc:	e1ee      	b.n	80027ac <HAL_DSI_ConfigVideoMode+0x3f4>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2201      	movs	r2, #1
 80023d2:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }
  
  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023de:	f022 0201 	bic.w	r2, r2, #1
 80023e2:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	6812      	ldr	r2, [r2, #0]
 80023ec:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 80023f0:	f022 0201 	bic.w	r2, r2, #1
 80023f4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6812      	ldr	r2, [r2, #0]
 8002400:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002402:	f022 0203 	bic.w	r2, r2, #3
 8002406:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	6812      	ldr	r2, [r2, #0]
 8002410:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	68d2      	ldr	r2, [r2, #12]
 8002416:	430a      	orrs	r2, r1
 8002418:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002424:	4b8b      	ldr	r3, [pc, #556]	; (8002654 <HAL_DSI_ConfigVideoMode+0x29c>)
 8002426:	400b      	ands	r3, r1
 8002428:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6812      	ldr	r2, [r2, #0]
 8002432:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	6912      	ldr	r2, [r2, #16]
 8002438:	430a      	orrs	r2, r1
 800243a:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002446:	4b84      	ldr	r3, [pc, #528]	; (8002658 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002448:	400b      	ands	r3, r1
 800244a:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	6812      	ldr	r2, [r2, #0]
 8002454:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	6952      	ldr	r2, [r2, #20]
 800245a:	430a      	orrs	r2, r1
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002468:	4b7b      	ldr	r3, [pc, #492]	; (8002658 <HAL_DSI_ConfigVideoMode+0x2a0>)
 800246a:	400b      	ands	r3, r1
 800246c:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6812      	ldr	r2, [r2, #0]
 8002476:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	6992      	ldr	r2, [r2, #24]
 800247c:	430a      	orrs	r2, r1
 800247e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	68d2      	ldr	r2, [r2, #12]
 800248a:	f022 0203 	bic.w	r2, r2, #3
 800248e:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	68d1      	ldr	r1, [r2, #12]
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	60da      	str	r2, [r3, #12]
  
  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6812      	ldr	r2, [r2, #0]
 80024aa:	6952      	ldr	r2, [r2, #20]
 80024ac:	f022 0207 	bic.w	r2, r2, #7
 80024b0:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6812      	ldr	r2, [r2, #0]
 80024ba:	6951      	ldr	r1, [r2, #20]
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	6a12      	ldr	r2, [r2, #32]
 80024c4:	4310      	orrs	r0, r2
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	69d2      	ldr	r2, [r2, #28]
 80024ca:	4302      	orrs	r2, r0
 80024cc:	430a      	orrs	r2, r1
 80024ce:	615a      	str	r2, [r3, #20]
  
  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6812      	ldr	r2, [r2, #0]
 80024d8:	6912      	ldr	r2, [r2, #16]
 80024da:	f022 020f 	bic.w	r2, r2, #15
 80024de:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	6812      	ldr	r2, [r2, #0]
 80024e8:	6911      	ldr	r1, [r2, #16]
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	6852      	ldr	r2, [r2, #4]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	611a      	str	r2, [r3, #16]
    
  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	6812      	ldr	r2, [r2, #0]
 80024fa:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 80024fe:	f022 020e 	bic.w	r2, r2, #14
 8002502:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding)<<1);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6812      	ldr	r2, [r2, #0]
 800250e:	f8d2 1400 	ldr.w	r1, [r2, #1024]	; 0x400
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	6852      	ldr	r2, [r2, #4]
 8002516:	0052      	lsls	r2, r2, #1
 8002518:	430a      	orrs	r2, r1
 800251a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if(VidCfg->ColorCoding == DSI_RGB666)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2b03      	cmp	r3, #3
 8002524:	d110      	bne.n	8002548 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6812      	ldr	r2, [r2, #0]
 800252e:	6912      	ldr	r2, [r2, #16]
 8002530:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002534:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6812      	ldr	r2, [r2, #0]
 800253e:	6911      	ldr	r1, [r2, #16]
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	6892      	ldr	r2, [r2, #8]
 8002544:	430a      	orrs	r2, r1
 8002546:	611a      	str	r2, [r3, #16]
  }
  
  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002552:	4b42      	ldr	r3, [pc, #264]	; (800265c <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002554:	400b      	ands	r3, r1
 8002556:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6812      	ldr	r2, [r2, #0]
 8002560:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002566:	430a      	orrs	r2, r1
 8002568:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002574:	4b39      	ldr	r3, [pc, #228]	; (800265c <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002576:	400b      	ands	r3, r1
 8002578:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002588:	430a      	orrs	r2, r1
 800258a:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002596:	4b32      	ldr	r3, [pc, #200]	; (8002660 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8002598:	400b      	ands	r3, r1
 800259a:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	6812      	ldr	r2, [r2, #0]
 80025a4:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80025aa:	430a      	orrs	r2, r1
 80025ac:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80025b8:	4b2a      	ldr	r3, [pc, #168]	; (8002664 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80025ba:	400b      	ands	r3, r1
 80025bc:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	6812      	ldr	r2, [r2, #0]
 80025c6:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80025c8:	683a      	ldr	r2, [r7, #0]
 80025ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80025cc:	430a      	orrs	r2, r1
 80025ce:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80025da:	4b22      	ldr	r3, [pc, #136]	; (8002664 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80025dc:	400b      	ands	r3, r1
 80025de:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6812      	ldr	r2, [r2, #0]
 80025e8:	6d91      	ldr	r1, [r2, #88]	; 0x58
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025ee:	430a      	orrs	r2, r1
 80025f0:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80025fc:	4b19      	ldr	r3, [pc, #100]	; (8002664 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80025fe:	400b      	ands	r3, r1
 8002600:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6812      	ldr	r2, [r2, #0]
 800260a:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002610:	430a      	orrs	r2, r1
 8002612:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6e19      	ldr	r1, [r3, #96]	; 0x60
 800261e:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <HAL_DSI_ConfigVideoMode+0x29c>)
 8002620:	400b      	ands	r3, r1
 8002622:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	6e11      	ldr	r1, [r2, #96]	; 0x60
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002632:	430a      	orrs	r2, r1
 8002634:	661a      	str	r2, [r3, #96]	; 0x60
  
  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002640:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002644:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	6812      	ldr	r2, [r2, #0]
 800264e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002650:	e00a      	b.n	8002668 <HAL_DSI_ConfigVideoMode+0x2b0>
 8002652:	bf00      	nop
 8002654:	ffffc000 	.word	0xffffc000
 8002658:	ffffe000 	.word	0xffffe000
 800265c:	fffff000 	.word	0xfffff000
 8002660:	ffff8000 	.word	0xffff8000
 8002664:	fffffc00 	.word	0xfffffc00
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800266c:	430a      	orrs	r2, r1
 800266e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	6992      	ldr	r2, [r2, #24]
 800267a:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800267e:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize)<<16);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6812      	ldr	r2, [r2, #0]
 8002688:	6991      	ldr	r1, [r2, #24]
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800268e:	0412      	lsls	r2, r2, #16
 8002690:	430a      	orrs	r2, r1
 8002692:	619a      	str	r2, [r3, #24]
  
  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	6812      	ldr	r2, [r2, #0]
 800269c:	6992      	ldr	r2, [r2, #24]
 800269e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80026a2:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	6991      	ldr	r1, [r2, #24]
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80026b2:	430a      	orrs	r2, r1
 80026b4:	619a      	str	r2, [r3, #24]
  
  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6812      	ldr	r2, [r2, #0]
 80026be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026c4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80026d4:	430a      	orrs	r2, r1
 80026d6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6812      	ldr	r2, [r2, #0]
 80026e0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026e6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80026f2:	683a      	ldr	r2, [r7, #0]
 80026f4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80026f6:	430a      	orrs	r2, r1
 80026f8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6812      	ldr	r2, [r2, #0]
 8002702:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002704:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002708:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	6812      	ldr	r2, [r2, #0]
 8002712:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002718:	430a      	orrs	r2, r1
 800271a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002726:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800272a:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002736:	683a      	ldr	r2, [r7, #0]
 8002738:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800273a:	430a      	orrs	r2, r1
 800273c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002748:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800274c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	6812      	ldr	r2, [r2, #0]
 8002756:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800275c:	430a      	orrs	r2, r1
 800275e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800276a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800276e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800277e:	430a      	orrs	r2, r1
 8002780:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6812      	ldr	r2, [r2, #0]
 800278a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800278c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002790:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	6812      	ldr	r2, [r2, #0]
 800279a:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80027a0:	430a      	orrs	r2, r1
 80027a2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	7c1b      	ldrb	r3, [r3, #16]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d101      	bne.n	80027ce <HAL_DSI_ConfigPhyTimer+0x16>
 80027ca:	2302      	movs	r3, #2
 80027cc:	e058      	b.n	8002880 <HAL_DSI_ConfigPhyTimer+0xc8>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2201      	movs	r2, #1
 80027d2:	741a      	strb	r2, [r3, #16]
  
  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime)? PhyTimers->ClockLaneLP2HSTime: PhyTimers->ClockLaneHS2LPTime;
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	4293      	cmp	r3, r2
 80027de:	bf38      	it	cc
 80027e0:	4613      	movcc	r3, r2
 80027e2:	60fb      	str	r3, [r7, #12]
     This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
  */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 80027f0:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 80027f4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime)<<16));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6812      	ldr	r2, [r2, #0]
 8002800:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	0410      	lsls	r0, r2, #16
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	4302      	orrs	r2, r0
 800280c:	430a      	orrs	r2, r1
 800280e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  
  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	6812      	ldr	r2, [r2, #0]
 800281a:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 800281e:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8002822:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime)<<16) | ((PhyTimers->DataLaneHS2LPTime)<<24));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	6812      	ldr	r2, [r2, #0]
 800282e:	f8d2 109c 	ldr.w	r1, [r2, #156]	; 0x9c
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	6910      	ldr	r0, [r2, #16]
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	68d2      	ldr	r2, [r2, #12]
 800283a:	0412      	lsls	r2, r2, #16
 800283c:	4310      	orrs	r0, r2
 800283e:	683a      	ldr	r2, [r7, #0]
 8002840:	6892      	ldr	r2, [r2, #8]
 8002842:	0612      	lsls	r2, r2, #24
 8002844:	4302      	orrs	r2, r0
 8002846:	430a      	orrs	r2, r1
 8002848:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  
  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6812      	ldr	r2, [r2, #0]
 8002854:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8002858:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800285c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime)<<8);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6812      	ldr	r2, [r2, #0]
 8002868:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	6952      	ldr	r2, [r2, #20]
 8002870:	0212      	lsls	r2, r2, #8
 8002872:	430a      	orrs	r2, r1
 8002874:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <HAL_DSI_Start>:
  * @param  hdsi pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	7c1b      	ldrb	r3, [r3, #16]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d101      	bne.n	80028a0 <HAL_DSI_Start+0x14>
 800289c:	2302      	movs	r3, #2
 800289e:	e018      	b.n	80028d2 <HAL_DSI_Start+0x46>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	741a      	strb	r2, [r3, #16]
  
  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	6812      	ldr	r2, [r2, #0]
 80028ae:	6852      	ldr	r2, [r2, #4]
 80028b0:	f042 0201 	orr.w	r2, r2, #1
 80028b4:	605a      	str	r2, [r3, #4]
  
  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	6812      	ldr	r2, [r2, #0]
 80028be:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 80028c2:	f042 0208 	orr.w	r2, r2, #8
 80028c6:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
	...

080028e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b089      	sub	sp, #36	; 0x24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80028f2:	2300      	movs	r3, #0
 80028f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80028fa:	2300      	movs	r3, #0
 80028fc:	61fb      	str	r3, [r7, #28]
 80028fe:	e175      	b.n	8002bec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002900:	2201      	movs	r2, #1
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	4013      	ands	r3, r2
 8002912:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	429a      	cmp	r2, r3
 800291a:	f040 8164 	bne.w	8002be6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	2b02      	cmp	r3, #2
 8002924:	d003      	beq.n	800292e <HAL_GPIO_Init+0x4e>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	2b12      	cmp	r3, #18
 800292c:	d123      	bne.n	8002976 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	08da      	lsrs	r2, r3, #3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	3208      	adds	r2, #8
 8002936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800293a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	220f      	movs	r2, #15
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	43db      	mvns	r3, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4013      	ands	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	691a      	ldr	r2, [r3, #16]
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	f003 0307 	and.w	r3, r3, #7
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4313      	orrs	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	08da      	lsrs	r2, r3, #3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3208      	adds	r2, #8
 8002970:	69b9      	ldr	r1, [r7, #24]
 8002972:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	2203      	movs	r2, #3
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	43db      	mvns	r3, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4013      	ands	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 0203 	and.w	r2, r3, #3
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	005b      	lsls	r3, r3, #1
 800299a:	fa02 f303 	lsl.w	r3, r2, r3
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d00b      	beq.n	80029ca <HAL_GPIO_Init+0xea>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d007      	beq.n	80029ca <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029be:	2b11      	cmp	r3, #17
 80029c0:	d003      	beq.n	80029ca <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b12      	cmp	r3, #18
 80029c8:	d130      	bne.n	8002a2c <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	2203      	movs	r2, #3
 80029d6:	fa02 f303 	lsl.w	r3, r2, r3
 80029da:	43db      	mvns	r3, r3
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	4013      	ands	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	68da      	ldr	r2, [r3, #12]
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a00:	2201      	movs	r2, #1
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	091b      	lsrs	r3, r3, #4
 8002a16:	f003 0201 	and.w	r2, r3, #1
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	2203      	movs	r2, #3
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	f000 80be 	beq.w	8002be6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a6a:	4a65      	ldr	r2, [pc, #404]	; (8002c00 <HAL_GPIO_Init+0x320>)
 8002a6c:	4b64      	ldr	r3, [pc, #400]	; (8002c00 <HAL_GPIO_Init+0x320>)
 8002a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a74:	6453      	str	r3, [r2, #68]	; 0x44
 8002a76:	4b62      	ldr	r3, [pc, #392]	; (8002c00 <HAL_GPIO_Init+0x320>)
 8002a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002a82:	4a60      	ldr	r2, [pc, #384]	; (8002c04 <HAL_GPIO_Init+0x324>)
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	089b      	lsrs	r3, r3, #2
 8002a88:	3302      	adds	r3, #2
 8002a8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	220f      	movs	r2, #15
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	43db      	mvns	r3, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a57      	ldr	r2, [pc, #348]	; (8002c08 <HAL_GPIO_Init+0x328>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d037      	beq.n	8002b1e <HAL_GPIO_Init+0x23e>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a56      	ldr	r2, [pc, #344]	; (8002c0c <HAL_GPIO_Init+0x32c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d031      	beq.n	8002b1a <HAL_GPIO_Init+0x23a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a55      	ldr	r2, [pc, #340]	; (8002c10 <HAL_GPIO_Init+0x330>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d02b      	beq.n	8002b16 <HAL_GPIO_Init+0x236>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a54      	ldr	r2, [pc, #336]	; (8002c14 <HAL_GPIO_Init+0x334>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d025      	beq.n	8002b12 <HAL_GPIO_Init+0x232>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a53      	ldr	r2, [pc, #332]	; (8002c18 <HAL_GPIO_Init+0x338>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d01f      	beq.n	8002b0e <HAL_GPIO_Init+0x22e>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a52      	ldr	r2, [pc, #328]	; (8002c1c <HAL_GPIO_Init+0x33c>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d019      	beq.n	8002b0a <HAL_GPIO_Init+0x22a>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a51      	ldr	r2, [pc, #324]	; (8002c20 <HAL_GPIO_Init+0x340>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d013      	beq.n	8002b06 <HAL_GPIO_Init+0x226>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a50      	ldr	r2, [pc, #320]	; (8002c24 <HAL_GPIO_Init+0x344>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d00d      	beq.n	8002b02 <HAL_GPIO_Init+0x222>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a4f      	ldr	r2, [pc, #316]	; (8002c28 <HAL_GPIO_Init+0x348>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d007      	beq.n	8002afe <HAL_GPIO_Init+0x21e>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a4e      	ldr	r2, [pc, #312]	; (8002c2c <HAL_GPIO_Init+0x34c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d101      	bne.n	8002afa <HAL_GPIO_Init+0x21a>
 8002af6:	2309      	movs	r3, #9
 8002af8:	e012      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002afa:	230a      	movs	r3, #10
 8002afc:	e010      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002afe:	2308      	movs	r3, #8
 8002b00:	e00e      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b02:	2307      	movs	r3, #7
 8002b04:	e00c      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b06:	2306      	movs	r3, #6
 8002b08:	e00a      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b0a:	2305      	movs	r3, #5
 8002b0c:	e008      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b0e:	2304      	movs	r3, #4
 8002b10:	e006      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b12:	2303      	movs	r3, #3
 8002b14:	e004      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b16:	2302      	movs	r3, #2
 8002b18:	e002      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b1e:	2300      	movs	r3, #0
 8002b20:	69fa      	ldr	r2, [r7, #28]
 8002b22:	f002 0203 	and.w	r2, r2, #3
 8002b26:	0092      	lsls	r2, r2, #2
 8002b28:	4093      	lsls	r3, r2
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002b30:	4934      	ldr	r1, [pc, #208]	; (8002c04 <HAL_GPIO_Init+0x324>)
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	089b      	lsrs	r3, r3, #2
 8002b36:	3302      	adds	r3, #2
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b3e:	4b3c      	ldr	r3, [pc, #240]	; (8002c30 <HAL_GPIO_Init+0x350>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	43db      	mvns	r3, r3
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b62:	4a33      	ldr	r2, [pc, #204]	; (8002c30 <HAL_GPIO_Init+0x350>)
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b68:	4b31      	ldr	r3, [pc, #196]	; (8002c30 <HAL_GPIO_Init+0x350>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d003      	beq.n	8002b8c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b8c:	4a28      	ldr	r2, [pc, #160]	; (8002c30 <HAL_GPIO_Init+0x350>)
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b92:	4b27      	ldr	r3, [pc, #156]	; (8002c30 <HAL_GPIO_Init+0x350>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d003      	beq.n	8002bb6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bb6:	4a1e      	ldr	r2, [pc, #120]	; (8002c30 <HAL_GPIO_Init+0x350>)
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bbc:	4b1c      	ldr	r3, [pc, #112]	; (8002c30 <HAL_GPIO_Init+0x350>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d003      	beq.n	8002be0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002be0:	4a13      	ldr	r2, [pc, #76]	; (8002c30 <HAL_GPIO_Init+0x350>)
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	3301      	adds	r3, #1
 8002bea:	61fb      	str	r3, [r7, #28]
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	2b0f      	cmp	r3, #15
 8002bf0:	f67f ae86 	bls.w	8002900 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	3724      	adds	r7, #36	; 0x24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40013800 	.word	0x40013800
 8002c08:	40020000 	.word	0x40020000
 8002c0c:	40020400 	.word	0x40020400
 8002c10:	40020800 	.word	0x40020800
 8002c14:	40020c00 	.word	0x40020c00
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40021400 	.word	0x40021400
 8002c20:	40021800 	.word	0x40021800
 8002c24:	40021c00 	.word	0x40021c00
 8002c28:	40022000 	.word	0x40022000
 8002c2c:	40022400 	.word	0x40022400
 8002c30:	40013c00 	.word	0x40013c00

08002c34 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b087      	sub	sp, #28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8002c42:	2300      	movs	r3, #0
 8002c44:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8002c46:	2300      	movs	r3, #0
 8002c48:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	617b      	str	r3, [r7, #20]
 8002c4e:	e0da      	b.n	8002e06 <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002c50:	2201      	movs	r2, #1
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	fa02 f303 	lsl.w	r3, r2, r3
 8002c58:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	f040 80ca 	bne.w	8002e00 <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	2103      	movs	r1, #3
 8002c76:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	401a      	ands	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	08da      	lsrs	r2, r3, #3
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	08d9      	lsrs	r1, r3, #3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	3108      	adds	r1, #8
 8002c8e:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	200f      	movs	r0, #15
 8002c9c:	fa00 f303 	lsl.w	r3, r0, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	4019      	ands	r1, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	3208      	adds	r2, #8
 8002ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	2103      	movs	r1, #3
 8002cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cba:	43db      	mvns	r3, r3
 8002cbc:	401a      	ands	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	fa01 f303 	lsl.w	r3, r1, r3
 8002cce:	43db      	mvns	r3, r3
 8002cd0:	401a      	ands	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68da      	ldr	r2, [r3, #12]
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	2103      	movs	r1, #3
 8002ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	401a      	ands	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8002cec:	4a4b      	ldr	r2, [pc, #300]	; (8002e1c <HAL_GPIO_DeInit+0x1e8>)
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	089b      	lsrs	r3, r3, #2
 8002cf2:	3302      	adds	r3, #2
 8002cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cf8:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	f003 0303 	and.w	r3, r3, #3
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	220f      	movs	r2, #15
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	68ba      	ldr	r2, [r7, #8]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a43      	ldr	r2, [pc, #268]	; (8002e20 <HAL_GPIO_DeInit+0x1ec>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d037      	beq.n	8002d86 <HAL_GPIO_DeInit+0x152>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a42      	ldr	r2, [pc, #264]	; (8002e24 <HAL_GPIO_DeInit+0x1f0>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d031      	beq.n	8002d82 <HAL_GPIO_DeInit+0x14e>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a41      	ldr	r2, [pc, #260]	; (8002e28 <HAL_GPIO_DeInit+0x1f4>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d02b      	beq.n	8002d7e <HAL_GPIO_DeInit+0x14a>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a40      	ldr	r2, [pc, #256]	; (8002e2c <HAL_GPIO_DeInit+0x1f8>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d025      	beq.n	8002d7a <HAL_GPIO_DeInit+0x146>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a3f      	ldr	r2, [pc, #252]	; (8002e30 <HAL_GPIO_DeInit+0x1fc>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d01f      	beq.n	8002d76 <HAL_GPIO_DeInit+0x142>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a3e      	ldr	r2, [pc, #248]	; (8002e34 <HAL_GPIO_DeInit+0x200>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d019      	beq.n	8002d72 <HAL_GPIO_DeInit+0x13e>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a3d      	ldr	r2, [pc, #244]	; (8002e38 <HAL_GPIO_DeInit+0x204>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d013      	beq.n	8002d6e <HAL_GPIO_DeInit+0x13a>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a3c      	ldr	r2, [pc, #240]	; (8002e3c <HAL_GPIO_DeInit+0x208>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d00d      	beq.n	8002d6a <HAL_GPIO_DeInit+0x136>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a3b      	ldr	r2, [pc, #236]	; (8002e40 <HAL_GPIO_DeInit+0x20c>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d007      	beq.n	8002d66 <HAL_GPIO_DeInit+0x132>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a3a      	ldr	r2, [pc, #232]	; (8002e44 <HAL_GPIO_DeInit+0x210>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d101      	bne.n	8002d62 <HAL_GPIO_DeInit+0x12e>
 8002d5e:	2309      	movs	r3, #9
 8002d60:	e012      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d62:	230a      	movs	r3, #10
 8002d64:	e010      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d66:	2308      	movs	r3, #8
 8002d68:	e00e      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d6a:	2307      	movs	r3, #7
 8002d6c:	e00c      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d6e:	2306      	movs	r3, #6
 8002d70:	e00a      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d72:	2305      	movs	r3, #5
 8002d74:	e008      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d76:	2304      	movs	r3, #4
 8002d78:	e006      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e004      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e002      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <HAL_GPIO_DeInit+0x154>
 8002d86:	2300      	movs	r3, #0
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	f002 0203 	and.w	r2, r2, #3
 8002d8e:	0092      	lsls	r2, r2, #2
 8002d90:	fa03 f202 	lsl.w	r2, r3, r2
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d132      	bne.n	8002e00 <HAL_GPIO_DeInit+0x1cc>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	f003 0303 	and.w	r3, r3, #3
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	220f      	movs	r2, #15
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8002daa:	481c      	ldr	r0, [pc, #112]	; (8002e1c <HAL_GPIO_DeInit+0x1e8>)
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	089b      	lsrs	r3, r3, #2
 8002db0:	491a      	ldr	r1, [pc, #104]	; (8002e1c <HAL_GPIO_DeInit+0x1e8>)
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	0892      	lsrs	r2, r2, #2
 8002db6:	3202      	adds	r2, #2
 8002db8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002dbc:	68ba      	ldr	r2, [r7, #8]
 8002dbe:	43d2      	mvns	r2, r2
 8002dc0:	400a      	ands	r2, r1
 8002dc2:	3302      	adds	r3, #2
 8002dc4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002dc8:	491f      	ldr	r1, [pc, #124]	; (8002e48 <HAL_GPIO_DeInit+0x214>)
 8002dca:	4b1f      	ldr	r3, [pc, #124]	; (8002e48 <HAL_GPIO_DeInit+0x214>)
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002dd6:	491c      	ldr	r1, [pc, #112]	; (8002e48 <HAL_GPIO_DeInit+0x214>)
 8002dd8:	4b1b      	ldr	r3, [pc, #108]	; (8002e48 <HAL_GPIO_DeInit+0x214>)
 8002dda:	685a      	ldr	r2, [r3, #4]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	43db      	mvns	r3, r3
 8002de0:	4013      	ands	r3, r2
 8002de2:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002de4:	4918      	ldr	r1, [pc, #96]	; (8002e48 <HAL_GPIO_DeInit+0x214>)
 8002de6:	4b18      	ldr	r3, [pc, #96]	; (8002e48 <HAL_GPIO_DeInit+0x214>)
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	4013      	ands	r3, r2
 8002df0:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002df2:	4915      	ldr	r1, [pc, #84]	; (8002e48 <HAL_GPIO_DeInit+0x214>)
 8002df4:	4b14      	ldr	r3, [pc, #80]	; (8002e48 <HAL_GPIO_DeInit+0x214>)
 8002df6:	68da      	ldr	r2, [r3, #12]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	60cb      	str	r3, [r1, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	3301      	adds	r3, #1
 8002e04:	617b      	str	r3, [r7, #20]
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	2b0f      	cmp	r3, #15
 8002e0a:	f67f af21 	bls.w	8002c50 <HAL_GPIO_DeInit+0x1c>
	  }
    }
  }
}
 8002e0e:	bf00      	nop
 8002e10:	371c      	adds	r7, #28
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	40013800 	.word	0x40013800
 8002e20:	40020000 	.word	0x40020000
 8002e24:	40020400 	.word	0x40020400
 8002e28:	40020800 	.word	0x40020800
 8002e2c:	40020c00 	.word	0x40020c00
 8002e30:	40021000 	.word	0x40021000
 8002e34:	40021400 	.word	0x40021400
 8002e38:	40021800 	.word	0x40021800
 8002e3c:	40021c00 	.word	0x40021c00
 8002e40:	40022000 	.word	0x40022000
 8002e44:	40022400 	.word	0x40022400
 8002e48:	40013c00 	.word	0x40013c00

08002e4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	460b      	mov	r3, r1
 8002e56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691a      	ldr	r2, [r3, #16]
 8002e5c:	887b      	ldrh	r3, [r7, #2]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d002      	beq.n	8002e6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
 8002e68:	e001      	b.n	8002e6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	460b      	mov	r3, r1
 8002e86:	807b      	strh	r3, [r7, #2]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e8c:	787b      	ldrb	r3, [r7, #1]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e92:	887a      	ldrh	r2, [r7, #2]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002e98:	e003      	b.n	8002ea2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002e9a:	887b      	ldrh	r3, [r7, #2]
 8002e9c:	041a      	lsls	r2, r3, #16
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	619a      	str	r2, [r3, #24]
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002eae:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eb0:	b08d      	sub	sp, #52	; 0x34
 8002eb2:	af0a      	add	r7, sp, #40	; 0x28
 8002eb4:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if(hhcd == NULL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d101      	bne.n	8002ec0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e048      	b.n	8002f52 <HAL_HCD_Init+0xa4>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if(hhcd->State == HAL_HCD_STATE_RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d106      	bne.n	8002eda <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f00b f9a1 	bl	800e21c <HAL_HCD_MspInit>
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2203      	movs	r2, #3
 8002ede:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f007 f98b 	bl	800a202 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	603b      	str	r3, [r7, #0]
 8002ef2:	687e      	ldr	r6, [r7, #4]
 8002ef4:	466d      	mov	r5, sp
 8002ef6:	f106 0410 	add.w	r4, r6, #16
 8002efa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002efc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002efe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f02:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002f06:	e885 0003 	stmia.w	r5, {r0, r1}
 8002f0a:	1d33      	adds	r3, r6, #4
 8002f0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f0e:	6838      	ldr	r0, [r7, #0]
 8002f10:	f007 f914 	bl	800a13c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2101      	movs	r1, #1
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f007 f982 	bl	800a224 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	603b      	str	r3, [r7, #0]
 8002f26:	687e      	ldr	r6, [r7, #4]
 8002f28:	466d      	mov	r5, sp
 8002f2a:	f106 0410 	add.w	r4, r6, #16
 8002f2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f36:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002f3a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002f3e:	1d33      	adds	r3, r6, #4
 8002f40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f42:	6838      	ldr	r0, [r7, #0]
 8002f44:	f007 fa94 	bl	800a470 <USB_HostInit>

  hhcd->State= HAL_HCD_STATE_READY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002f5a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002f5a:	b590      	push	{r4, r7, lr}
 8002f5c:	b089      	sub	sp, #36	; 0x24
 8002f5e:	af04      	add	r7, sp, #16
 8002f60:	6078      	str	r0, [r7, #4]
 8002f62:	4608      	mov	r0, r1
 8002f64:	4611      	mov	r1, r2
 8002f66:	461a      	mov	r2, r3
 8002f68:	4603      	mov	r3, r0
 8002f6a:	70fb      	strb	r3, [r7, #3]
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	70bb      	strb	r3, [r7, #2]
 8002f70:	4613      	mov	r3, r2
 8002f72:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d101      	bne.n	8002f82 <HAL_HCD_HC_Init+0x28>
 8002f7e:	2302      	movs	r3, #2
 8002f80:	e07f      	b.n	8003082 <HAL_HCD_HC_Init+0x128>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002f8a:	78fa      	ldrb	r2, [r7, #3]
 8002f8c:	6879      	ldr	r1, [r7, #4]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4413      	add	r3, r2
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	440b      	add	r3, r1
 8002f98:	333d      	adds	r3, #61	; 0x3d
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	00db      	lsls	r3, r3, #3
 8002faa:	440b      	add	r3, r1
 8002fac:	3338      	adds	r3, #56	; 0x38
 8002fae:	787a      	ldrb	r2, [r7, #1]
 8002fb0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002fb2:	78fa      	ldrb	r2, [r7, #3]
 8002fb4:	6879      	ldr	r1, [r7, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	440b      	add	r3, r1
 8002fc0:	3340      	adds	r3, #64	; 0x40
 8002fc2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002fc4:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002fc6:	78fa      	ldrb	r2, [r7, #3]
 8002fc8:	6879      	ldr	r1, [r7, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4413      	add	r3, r2
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	440b      	add	r3, r1
 8002fd4:	3339      	adds	r3, #57	; 0x39
 8002fd6:	78fa      	ldrb	r2, [r7, #3]
 8002fd8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002fda:	78fa      	ldrb	r2, [r7, #3]
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	440b      	add	r3, r1
 8002fe8:	333f      	adds	r3, #63	; 0x3f
 8002fea:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002fee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002ff0:	78fa      	ldrb	r2, [r7, #3]
 8002ff2:	78bb      	ldrb	r3, [r7, #2]
 8002ff4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ff8:	b2d8      	uxtb	r0, r3
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	440b      	add	r3, r1
 8003006:	333a      	adds	r3, #58	; 0x3a
 8003008:	4602      	mov	r2, r0
 800300a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800300c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003010:	2b00      	cmp	r3, #0
 8003012:	da0a      	bge.n	800302a <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003014:	78fa      	ldrb	r2, [r7, #3]
 8003016:	6879      	ldr	r1, [r7, #4]
 8003018:	4613      	mov	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	4413      	add	r3, r2
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	440b      	add	r3, r1
 8003022:	333b      	adds	r3, #59	; 0x3b
 8003024:	2201      	movs	r2, #1
 8003026:	701a      	strb	r2, [r3, #0]
 8003028:	e009      	b.n	800303e <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800302a:	78fa      	ldrb	r2, [r7, #3]
 800302c:	6879      	ldr	r1, [r7, #4]
 800302e:	4613      	mov	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	440b      	add	r3, r1
 8003038:	333b      	adds	r3, #59	; 0x3b
 800303a:	2200      	movs	r2, #0
 800303c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800303e:	78fa      	ldrb	r2, [r7, #3]
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	440b      	add	r3, r1
 800304c:	333c      	adds	r3, #60	; 0x3c
 800304e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003052:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6818      	ldr	r0, [r3, #0]
 8003058:	787c      	ldrb	r4, [r7, #1]
 800305a:	78ba      	ldrb	r2, [r7, #2]
 800305c:	78f9      	ldrb	r1, [r7, #3]
 800305e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003060:	9302      	str	r3, [sp, #8]
 8003062:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003066:	9301      	str	r3, [sp, #4]
 8003068:	f897 3020 	ldrb.w	r3, [r7, #32]
 800306c:	9300      	str	r3, [sp, #0]
 800306e:	4623      	mov	r3, r4
 8003070:	f007 fb28 	bl	800a6c4 <USB_HC_Init>
 8003074:	4603      	mov	r3, r0
 8003076:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8003080:	7bfb      	ldrb	r3, [r7, #15]
}
 8003082:	4618      	mov	r0, r3
 8003084:	3714      	adds	r7, #20
 8003086:	46bd      	mov	sp, r7
 8003088:	bd90      	pop	{r4, r7, pc}

0800308a <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b084      	sub	sp, #16
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
 8003092:	460b      	mov	r3, r1
 8003094:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003096:	2300      	movs	r3, #0
 8003098:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d101      	bne.n	80030a8 <HAL_HCD_HC_Halt+0x1e>
 80030a4:	2302      	movs	r3, #2
 80030a6:	e00f      	b.n	80030c8 <HAL_HCD_HC_Halt+0x3e>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	78fa      	ldrb	r2, [r7, #3]
 80030b6:	4611      	mov	r1, r2
 80030b8:	4618      	mov	r0, r3
 80030ba:	f007 fd6a 	bl	800ab92 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80030c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3710      	adds	r7, #16
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t* pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	4608      	mov	r0, r1
 80030da:	4611      	mov	r1, r2
 80030dc:	461a      	mov	r2, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	70fb      	strb	r3, [r7, #3]
 80030e2:	460b      	mov	r3, r1
 80030e4:	70bb      	strb	r3, [r7, #2]
 80030e6:	4613      	mov	r3, r2
 80030e8:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 80030ea:	78fa      	ldrb	r2, [r7, #3]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	4413      	add	r3, r2
 80030f4:	00db      	lsls	r3, r3, #3
 80030f6:	440b      	add	r3, r1
 80030f8:	333b      	adds	r3, #59	; 0x3b
 80030fa:	78ba      	ldrb	r2, [r7, #2]
 80030fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80030fe:	78fa      	ldrb	r2, [r7, #3]
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	4613      	mov	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4413      	add	r3, r2
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	440b      	add	r3, r1
 800310c:	333f      	adds	r3, #63	; 0x3f
 800310e:	787a      	ldrb	r2, [r7, #1]
 8003110:	701a      	strb	r2, [r3, #0]

  if(token == 0U)
 8003112:	7c3b      	ldrb	r3, [r7, #16]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d10a      	bne.n	800312e <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003118:	78fa      	ldrb	r2, [r7, #3]
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	4613      	mov	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4413      	add	r3, r2
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	440b      	add	r3, r1
 8003126:	3342      	adds	r3, #66	; 0x42
 8003128:	2203      	movs	r2, #3
 800312a:	701a      	strb	r2, [r3, #0]
 800312c:	e009      	b.n	8003142 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800312e:	78fa      	ldrb	r2, [r7, #3]
 8003130:	6879      	ldr	r1, [r7, #4]
 8003132:	4613      	mov	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	4413      	add	r3, r2
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	440b      	add	r3, r1
 800313c:	3342      	adds	r3, #66	; 0x42
 800313e:	2202      	movs	r2, #2
 8003140:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch(ep_type)
 8003142:	787b      	ldrb	r3, [r7, #1]
 8003144:	2b03      	cmp	r3, #3
 8003146:	f200 80d6 	bhi.w	80032f6 <HAL_HCD_HC_SubmitRequest+0x226>
 800314a:	a201      	add	r2, pc, #4	; (adr r2, 8003150 <HAL_HCD_HC_SubmitRequest+0x80>)
 800314c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003150:	08003161 	.word	0x08003161
 8003154:	080032e1 	.word	0x080032e1
 8003158:	080031cd 	.word	0x080031cd
 800315c:	08003257 	.word	0x08003257
  {
  case EP_TYPE_CTRL:
    if((token == 1U) && (direction == 0U)) /*send data */
 8003160:	7c3b      	ldrb	r3, [r7, #16]
 8003162:	2b01      	cmp	r3, #1
 8003164:	f040 80c9 	bne.w	80032fa <HAL_HCD_HC_SubmitRequest+0x22a>
 8003168:	78bb      	ldrb	r3, [r7, #2]
 800316a:	2b00      	cmp	r3, #0
 800316c:	f040 80c5 	bne.w	80032fa <HAL_HCD_HC_SubmitRequest+0x22a>
    {
      if (length == 0U)
 8003170:	8b3b      	ldrh	r3, [r7, #24]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d109      	bne.n	800318a <HAL_HCD_HC_SubmitRequest+0xba>
      { /* For Status OUT stage, Length==0, Status Out PID = 1 */
        hhcd->hc[ch_num].toggle_out = 1U;
 8003176:	78fa      	ldrb	r2, [r7, #3]
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	4613      	mov	r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	440b      	add	r3, r1
 8003184:	3351      	adds	r3, #81	; 0x51
 8003186:	2201      	movs	r2, #1
 8003188:	701a      	strb	r2, [r3, #0]
      }

      /* Set the Data Toggle bit as per the Flag */
      if (hhcd->hc[ch_num].toggle_out == 0U)
 800318a:	78fa      	ldrb	r2, [r7, #3]
 800318c:	6879      	ldr	r1, [r7, #4]
 800318e:	4613      	mov	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	4413      	add	r3, r2
 8003194:	00db      	lsls	r3, r3, #3
 8003196:	440b      	add	r3, r1
 8003198:	3351      	adds	r3, #81	; 0x51
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10a      	bne.n	80031b6 <HAL_HCD_HC_SubmitRequest+0xe6>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031a0:	78fa      	ldrb	r2, [r7, #3]
 80031a2:	6879      	ldr	r1, [r7, #4]
 80031a4:	4613      	mov	r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	4413      	add	r3, r2
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	440b      	add	r3, r1
 80031ae:	3342      	adds	r3, #66	; 0x42
 80031b0:	2200      	movs	r2, #0
 80031b2:	701a      	strb	r2, [r3, #0]
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 80031b4:	e0a1      	b.n	80032fa <HAL_HCD_HC_SubmitRequest+0x22a>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031b6:	78fa      	ldrb	r2, [r7, #3]
 80031b8:	6879      	ldr	r1, [r7, #4]
 80031ba:	4613      	mov	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	4413      	add	r3, r2
 80031c0:	00db      	lsls	r3, r3, #3
 80031c2:	440b      	add	r3, r1
 80031c4:	3342      	adds	r3, #66	; 0x42
 80031c6:	2202      	movs	r2, #2
 80031c8:	701a      	strb	r2, [r3, #0]
    break;
 80031ca:	e096      	b.n	80032fa <HAL_HCD_HC_SubmitRequest+0x22a>

  case EP_TYPE_BULK:
    if(direction == 0U)
 80031cc:	78bb      	ldrb	r3, [r7, #2]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d120      	bne.n	8003214 <HAL_HCD_HC_SubmitRequest+0x144>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 80031d2:	78fa      	ldrb	r2, [r7, #3]
 80031d4:	6879      	ldr	r1, [r7, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	4413      	add	r3, r2
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	440b      	add	r3, r1
 80031e0:	3351      	adds	r3, #81	; 0x51
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d10a      	bne.n	80031fe <HAL_HCD_HC_SubmitRequest+0x12e>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031e8:	78fa      	ldrb	r2, [r7, #3]
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4413      	add	r3, r2
 80031f2:	00db      	lsls	r3, r3, #3
 80031f4:	440b      	add	r3, r1
 80031f6:	3342      	adds	r3, #66	; 0x42
 80031f8:	2200      	movs	r2, #0
 80031fa:	701a      	strb	r2, [r3, #0]
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }

    break;
 80031fc:	e07e      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031fe:	78fa      	ldrb	r2, [r7, #3]
 8003200:	6879      	ldr	r1, [r7, #4]
 8003202:	4613      	mov	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	00db      	lsls	r3, r3, #3
 800320a:	440b      	add	r3, r1
 800320c:	3342      	adds	r3, #66	; 0x42
 800320e:	2202      	movs	r2, #2
 8003210:	701a      	strb	r2, [r3, #0]
    break;
 8003212:	e073      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8003214:	78fa      	ldrb	r2, [r7, #3]
 8003216:	6879      	ldr	r1, [r7, #4]
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	440b      	add	r3, r1
 8003222:	3350      	adds	r3, #80	; 0x50
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d10a      	bne.n	8003240 <HAL_HCD_HC_SubmitRequest+0x170>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800322a:	78fa      	ldrb	r2, [r7, #3]
 800322c:	6879      	ldr	r1, [r7, #4]
 800322e:	4613      	mov	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	4413      	add	r3, r2
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	440b      	add	r3, r1
 8003238:	3342      	adds	r3, #66	; 0x42
 800323a:	2200      	movs	r2, #0
 800323c:	701a      	strb	r2, [r3, #0]
    break;
 800323e:	e05d      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003240:	78fa      	ldrb	r2, [r7, #3]
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	4613      	mov	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	4413      	add	r3, r2
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	440b      	add	r3, r1
 800324e:	3342      	adds	r3, #66	; 0x42
 8003250:	2202      	movs	r2, #2
 8003252:	701a      	strb	r2, [r3, #0]
    break;
 8003254:	e052      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>
  case EP_TYPE_INTR:
    if(direction == 0U)
 8003256:	78bb      	ldrb	r3, [r7, #2]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d120      	bne.n	800329e <HAL_HCD_HC_SubmitRequest+0x1ce>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 800325c:	78fa      	ldrb	r2, [r7, #3]
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4413      	add	r3, r2
 8003266:	00db      	lsls	r3, r3, #3
 8003268:	440b      	add	r3, r1
 800326a:	3351      	adds	r3, #81	; 0x51
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10a      	bne.n	8003288 <HAL_HCD_HC_SubmitRequest+0x1b8>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003272:	78fa      	ldrb	r2, [r7, #3]
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	4613      	mov	r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	4413      	add	r3, r2
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	440b      	add	r3, r1
 8003280:	3342      	adds	r3, #66	; 0x42
 8003282:	2200      	movs	r2, #0
 8003284:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8003286:	e039      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003288:	78fa      	ldrb	r2, [r7, #3]
 800328a:	6879      	ldr	r1, [r7, #4]
 800328c:	4613      	mov	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	440b      	add	r3, r1
 8003296:	3342      	adds	r3, #66	; 0x42
 8003298:	2202      	movs	r2, #2
 800329a:	701a      	strb	r2, [r3, #0]
    break;
 800329c:	e02e      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	6879      	ldr	r1, [r7, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	440b      	add	r3, r1
 80032ac:	3350      	adds	r3, #80	; 0x50
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10a      	bne.n	80032ca <HAL_HCD_HC_SubmitRequest+0x1fa>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80032b4:	78fa      	ldrb	r2, [r7, #3]
 80032b6:	6879      	ldr	r1, [r7, #4]
 80032b8:	4613      	mov	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	440b      	add	r3, r1
 80032c2:	3342      	adds	r3, #66	; 0x42
 80032c4:	2200      	movs	r2, #0
 80032c6:	701a      	strb	r2, [r3, #0]
    break;
 80032c8:	e018      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	440b      	add	r3, r1
 80032d8:	3342      	adds	r3, #66	; 0x42
 80032da:	2202      	movs	r2, #2
 80032dc:	701a      	strb	r2, [r3, #0]
    break;
 80032de:	e00d      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>

  case EP_TYPE_ISOC:
    hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80032e0:	78fa      	ldrb	r2, [r7, #3]
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	440b      	add	r3, r1
 80032ee:	3342      	adds	r3, #66	; 0x42
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]
    break;
 80032f4:	e002      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>

  default:
    break;
 80032f6:	bf00      	nop
 80032f8:	e000      	b.n	80032fc <HAL_HCD_HC_SubmitRequest+0x22c>
    break;
 80032fa:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80032fc:	78fa      	ldrb	r2, [r7, #3]
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	4413      	add	r3, r2
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	440b      	add	r3, r1
 800330a:	3344      	adds	r3, #68	; 0x44
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003310:	78fa      	ldrb	r2, [r7, #3]
 8003312:	8b39      	ldrh	r1, [r7, #24]
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	00db      	lsls	r3, r3, #3
 800331e:	4403      	add	r3, r0
 8003320:	3348      	adds	r3, #72	; 0x48
 8003322:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003324:	78fa      	ldrb	r2, [r7, #3]
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	440b      	add	r3, r1
 8003332:	335c      	adds	r3, #92	; 0x5c
 8003334:	2200      	movs	r2, #0
 8003336:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003338:	78fa      	ldrb	r2, [r7, #3]
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4413      	add	r3, r2
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	440b      	add	r3, r1
 8003346:	334c      	adds	r3, #76	; 0x4c
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800334c:	78fa      	ldrb	r2, [r7, #3]
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	4613      	mov	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	4413      	add	r3, r2
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	440b      	add	r3, r1
 800335a:	3339      	adds	r3, #57	; 0x39
 800335c:	78fa      	ldrb	r2, [r7, #3]
 800335e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003360:	78fa      	ldrb	r2, [r7, #3]
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4613      	mov	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4413      	add	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	440b      	add	r3, r1
 800336e:	335d      	adds	r3, #93	; 0x5d
 8003370:	2200      	movs	r2, #0
 8003372:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6818      	ldr	r0, [r3, #0]
 8003378:	78fa      	ldrb	r2, [r7, #3]
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	00db      	lsls	r3, r3, #3
 8003382:	3338      	adds	r3, #56	; 0x38
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	18d1      	adds	r1, r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	691b      	ldr	r3, [r3, #16]
 800338c:	b2db      	uxtb	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	f007 faa8 	bl	800a8e4 <USB_HC_StartXfer>
 8003394:	4603      	mov	r3, r0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop

080033a0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f007 f817 	bl	800a3ea <USB_GetMode>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b01      	cmp	r3, #1
 80033c0:	f040 80f2 	bne.w	80035a8 <HAL_HCD_IRQHandler+0x208>
  {
    /* Avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f006 fffb 	bl	800a3c4 <USB_ReadInterrupts>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80e8 	beq.w	80035a6 <HAL_HCD_IRQHandler+0x206>
    {
      return;
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f006 fff2 	bl	800a3c4 <USB_ReadInterrupts>
 80033e0:	4603      	mov	r3, r0
 80033e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033ea:	d104      	bne.n	80033f6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80033f4:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f006 ffe2 	bl	800a3c4 <USB_ReadInterrupts>
 8003400:	4603      	mov	r3, r0
 8003402:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003406:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800340a:	d104      	bne.n	8003416 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003414:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4618      	mov	r0, r3
 800341c:	f006 ffd2 	bl	800a3c4 <USB_ReadInterrupts>
 8003420:	4603      	mov	r3, r0
 8003422:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003426:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800342a:	d104      	bne.n	8003436 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003434:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4618      	mov	r0, r3
 800343c:	f006 ffc2 	bl	800a3c4 <USB_ReadInterrupts>
 8003440:	4603      	mov	r3, r0
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b02      	cmp	r3, #2
 8003448:	d103      	bne.n	8003452 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2202      	movs	r2, #2
 8003450:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f006 ffb4 	bl	800a3c4 <USB_ReadInterrupts>
 800345c:	4603      	mov	r3, r0
 800345e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003462:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003466:	d118      	bne.n	800349a <HAL_HCD_IRQHandler+0xfa>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800346e:	461a      	mov	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800347c:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f00a ff38 	bl	800e2f4 <HAL_HCD_Disconnect_Callback>
      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2101      	movs	r1, #1
 800348a:	4618      	mov	r0, r3
 800348c:	f007 f892 	bl	800a5b4 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003498:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4618      	mov	r0, r3
 80034a0:	f006 ff90 	bl	800a3c4 <USB_ReadInterrupts>
 80034a4:	4603      	mov	r3, r0
 80034a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034ae:	d102      	bne.n	80034b6 <HAL_HCD_IRQHandler+0x116>
    {
      HCD_Port_IRQHandler (hhcd);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f001 f8b5 	bl	8004620 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f006 ff82 	bl	800a3c4 <USB_ReadInterrupts>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f003 0308 	and.w	r3, r3, #8
 80034c6:	2b08      	cmp	r3, #8
 80034c8:	d106      	bne.n	80034d8 <HAL_HCD_IRQHandler+0x138>
    {
      HAL_HCD_SOF_Callback(hhcd);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f00a fef6 	bl	800e2bc <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2208      	movs	r2, #8
 80034d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	f006 ff71 	bl	800a3c4 <USB_ReadInterrupts>
 80034e2:	4603      	mov	r3, r0
 80034e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80034ec:	d138      	bne.n	8003560 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f007 fb3c 	bl	800ab70 <USB_HC_ReadInterrupt>
 80034f8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80034fa:	2300      	movs	r3, #0
 80034fc:	617b      	str	r3, [r7, #20]
 80034fe:	e025      	b.n	800354c <HAL_HCD_IRQHandler+0x1ac>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	f003 030f 	and.w	r3, r3, #15
 8003506:	68ba      	ldr	r2, [r7, #8]
 8003508:	fa22 f303 	lsr.w	r3, r2, r3
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	d018      	beq.n	8003546 <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	015a      	lsls	r2, r3, #5
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	4413      	add	r3, r2
 800351c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003526:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800352a:	d106      	bne.n	800353a <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	b2db      	uxtb	r3, r3
 8003530:	4619      	mov	r1, r3
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 f8b3 	bl	800369e <HCD_HC_IN_IRQHandler>
 8003538:	e005      	b.n	8003546 <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler (hhcd, (uint8_t)i);
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	b2db      	uxtb	r3, r3
 800353e:	4619      	mov	r1, r3
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 fc4d 	bl	8003de0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	3301      	adds	r3, #1
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	429a      	cmp	r2, r3
 8003554:	d8d4      	bhi.n	8003500 <HAL_HCD_IRQHandler+0x160>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800355e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4618      	mov	r0, r3
 8003566:	f006 ff2d 	bl	800a3c4 <USB_ReadInterrupts>
 800356a:	4603      	mov	r3, r0
 800356c:	f003 0310 	and.w	r3, r3, #16
 8003570:	2b10      	cmp	r3, #16
 8003572:	d101      	bne.n	8003578 <HAL_HCD_IRQHandler+0x1d8>
 8003574:	2301      	movs	r3, #1
 8003576:	e000      	b.n	800357a <HAL_HCD_IRQHandler+0x1da>
 8003578:	2300      	movs	r3, #0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d014      	beq.n	80035a8 <HAL_HCD_IRQHandler+0x208>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	6812      	ldr	r2, [r2, #0]
 8003586:	6992      	ldr	r2, [r2, #24]
 8003588:	f022 0210 	bic.w	r2, r2, #16
 800358c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler (hhcd);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 ff9a 	bl	80044c8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6812      	ldr	r2, [r2, #0]
 800359c:	6992      	ldr	r2, [r2, #24]
 800359e:	f042 0210 	orr.w	r2, r2, #16
 80035a2:	619a      	str	r2, [r3, #24]
 80035a4:	e000      	b.n	80035a8 <HAL_HCD_IRQHandler+0x208>
      return;
 80035a6:	bf00      	nop
    }
  }
}
 80035a8:	3718      	adds	r7, #24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b082      	sub	sp, #8
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d101      	bne.n	80035c4 <HAL_HCD_Start+0x16>
 80035c0:	2302      	movs	r3, #2
 80035c2:	e013      	b.n	80035ec <HAL_HCD_Start+0x3e>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f006 fe05 	bl	800a1e0 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2101      	movs	r1, #1
 80035dc:	4618      	mov	r0, r3
 80035de:	f007 f825 	bl	800a62c <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003602:	2b01      	cmp	r3, #1
 8003604:	d101      	bne.n	800360a <HAL_HCD_Stop+0x16>
 8003606:	2302      	movs	r3, #2
 8003608:	e00d      	b.n	8003626 <HAL_HCD_Stop+0x32>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f007 fc00 	bl	800ae1c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
 8003636:	460b      	mov	r3, r1
 8003638:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800363a:	78fa      	ldrb	r2, [r7, #3]
 800363c:	6879      	ldr	r1, [r7, #4]
 800363e:	4613      	mov	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	4413      	add	r3, r2
 8003644:	00db      	lsls	r3, r3, #3
 8003646:	440b      	add	r3, r1
 8003648:	335c      	adds	r3, #92	; 0x5c
 800364a:	781b      	ldrb	r3, [r3, #0]
}
 800364c:	4618      	mov	r0, r3
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003664:	78fa      	ldrb	r2, [r7, #3]
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	4613      	mov	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	4413      	add	r3, r2
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	440b      	add	r3, r1
 8003672:	334c      	adds	r3, #76	; 0x4c
 8003674:	681b      	ldr	r3, [r3, #0]
}
 8003676:	4618      	mov	r0, r3
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr

08003682 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f007 f807 	bl	800a6a2 <USB_GetCurrentFrame>
 8003694:	4603      	mov	r3, r0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b086      	sub	sp, #24
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
 80036a6:	460b      	mov	r3, r1
 80036a8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80036b4:	78fb      	ldrb	r3, [r7, #3]
 80036b6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	015a      	lsls	r2, r3, #5
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	4413      	add	r3, r2
 80036c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 0304 	and.w	r3, r3, #4
 80036ca:	2b04      	cmp	r3, #4
 80036cc:	d11a      	bne.n	8003704 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	015a      	lsls	r2, r3, #5
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	4413      	add	r3, r2
 80036d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036da:	461a      	mov	r2, r3
 80036dc:	2304      	movs	r3, #4
 80036de:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	015a      	lsls	r2, r3, #5
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	4413      	add	r3, r2
 80036e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ec:	4619      	mov	r1, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	015a      	lsls	r2, r3, #5
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	4413      	add	r3, r2
 80036f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	f043 0302 	orr.w	r3, r3, #2
 8003700:	60cb      	str	r3, [r1, #12]
 8003702:	e097      	b.n	8003834 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	015a      	lsls	r2, r3, #5
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4413      	add	r3, r2
 800370c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 0320 	and.w	r3, r3, #32
 8003716:	2b20      	cmp	r3, #32
 8003718:	d109      	bne.n	800372e <HCD_HC_IN_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	015a      	lsls	r2, r3, #5
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4413      	add	r3, r2
 8003722:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003726:	461a      	mov	r2, r3
 8003728:	2320      	movs	r3, #32
 800372a:	6093      	str	r3, [r2, #8]
 800372c:	e082      	b.n	8003834 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	015a      	lsls	r2, r3, #5
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	4413      	add	r3, r2
 8003736:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 0308 	and.w	r3, r3, #8
 8003740:	2b08      	cmp	r3, #8
 8003742:	d135      	bne.n	80037b0 <HCD_HC_IN_IRQHandler+0x112>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	015a      	lsls	r2, r3, #5
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	4413      	add	r3, r2
 800374c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003750:	4619      	mov	r1, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	015a      	lsls	r2, r3, #5
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	4413      	add	r3, r2
 800375a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f043 0302 	orr.w	r3, r3, #2
 8003764:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	4613      	mov	r3, r2
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	4413      	add	r3, r2
 8003770:	00db      	lsls	r3, r3, #3
 8003772:	440b      	add	r3, r1
 8003774:	335d      	adds	r3, #93	; 0x5d
 8003776:	2205      	movs	r2, #5
 8003778:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	015a      	lsls	r2, r3, #5
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	4413      	add	r3, r2
 8003782:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003786:	461a      	mov	r2, r3
 8003788:	2310      	movs	r3, #16
 800378a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	015a      	lsls	r2, r3, #5
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	4413      	add	r3, r2
 8003794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003798:	461a      	mov	r2, r3
 800379a:	2308      	movs	r3, #8
 800379c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	b2d2      	uxtb	r2, r2
 80037a6:	4611      	mov	r1, r2
 80037a8:	4618      	mov	r0, r3
 80037aa:	f007 f9f2 	bl	800ab92 <USB_HC_Halt>
 80037ae:	e041      	b.n	8003834 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	015a      	lsls	r2, r3, #5
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	4413      	add	r3, r2
 80037b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037c6:	d135      	bne.n	8003834 <HCD_HC_IN_IRQHandler+0x196>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	015a      	lsls	r2, r3, #5
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	4413      	add	r3, r2
 80037d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037d4:	4619      	mov	r1, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	015a      	lsls	r2, r3, #5
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	4413      	add	r3, r2
 80037de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	f043 0302 	orr.w	r3, r3, #2
 80037e8:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	b2d2      	uxtb	r2, r2
 80037f2:	4611      	mov	r1, r2
 80037f4:	4618      	mov	r0, r3
 80037f6:	f007 f9cc 	bl	800ab92 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	015a      	lsls	r2, r3, #5
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	4413      	add	r3, r2
 8003802:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003806:	461a      	mov	r2, r3
 8003808:	2310      	movs	r3, #16
 800380a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800380c:	6879      	ldr	r1, [r7, #4]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	4613      	mov	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	4413      	add	r3, r2
 8003816:	00db      	lsls	r3, r3, #3
 8003818:	440b      	add	r3, r1
 800381a:	335d      	adds	r3, #93	; 0x5d
 800381c:	2208      	movs	r2, #8
 800381e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	015a      	lsls	r2, r3, #5
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	4413      	add	r3, r2
 8003828:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800382c:	461a      	mov	r2, r3
 800382e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003832:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	015a      	lsls	r2, r3, #5
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	4413      	add	r3, r2
 800383c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003846:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800384a:	d123      	bne.n	8003894 <HCD_HC_IN_IRQHandler+0x1f6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	015a      	lsls	r2, r3, #5
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	4413      	add	r3, r2
 8003854:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003858:	4619      	mov	r1, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	015a      	lsls	r2, r3, #5
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	4413      	add	r3, r2
 8003862:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	f043 0302 	orr.w	r3, r3, #2
 800386c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	b2d2      	uxtb	r2, r2
 8003876:	4611      	mov	r1, r2
 8003878:	4618      	mov	r0, r3
 800387a:	f007 f98a 	bl	800ab92 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	015a      	lsls	r2, r3, #5
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	4413      	add	r3, r2
 8003886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800388a:	461a      	mov	r2, r3
 800388c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003890:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003892:	e2a1      	b.n	8003dd8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	015a      	lsls	r2, r3, #5
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	4413      	add	r3, r2
 800389c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	f040 80c3 	bne.w	8003a32 <HCD_HC_IN_IRQHandler+0x394>
    if (hhcd->Init.dma_enable != 0U)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	691b      	ldr	r3, [r3, #16]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d01b      	beq.n	80038ec <HCD_HC_IN_IRQHandler+0x24e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	4613      	mov	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	4413      	add	r3, r2
 80038be:	00db      	lsls	r3, r3, #3
 80038c0:	440b      	add	r3, r1
 80038c2:	3348      	adds	r3, #72	; 0x48
 80038c4:	681a      	ldr	r2, [r3, #0]
                               (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	0159      	lsls	r1, r3, #5
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	440b      	add	r3, r1
 80038ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80038d8:	1ad1      	subs	r1, r2, r3
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	4613      	mov	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	4413      	add	r3, r2
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	4403      	add	r3, r0
 80038e8:	334c      	adds	r3, #76	; 0x4c
 80038ea:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80038ec:	6879      	ldr	r1, [r7, #4]
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	4613      	mov	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	440b      	add	r3, r1
 80038fa:	335d      	adds	r3, #93	; 0x5d
 80038fc:	2201      	movs	r2, #1
 80038fe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003900:	6879      	ldr	r1, [r7, #4]
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	4613      	mov	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	00db      	lsls	r3, r3, #3
 800390c:	440b      	add	r3, r1
 800390e:	3358      	adds	r3, #88	; 0x58
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	015a      	lsls	r2, r3, #5
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	4413      	add	r3, r2
 800391c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003920:	461a      	mov	r2, r3
 8003922:	2301      	movs	r3, #1
 8003924:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8003926:	6879      	ldr	r1, [r7, #4]
 8003928:	68fa      	ldr	r2, [r7, #12]
 800392a:	4613      	mov	r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	4413      	add	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	440b      	add	r3, r1
 8003934:	333f      	adds	r3, #63	; 0x3f
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00a      	beq.n	8003952 <HCD_HC_IN_IRQHandler+0x2b4>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800393c:	6879      	ldr	r1, [r7, #4]
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	4613      	mov	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	440b      	add	r3, r1
 800394a:	333f      	adds	r3, #63	; 0x3f
 800394c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 800394e:	2b02      	cmp	r3, #2
 8003950:	d122      	bne.n	8003998 <HCD_HC_IN_IRQHandler+0x2fa>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	015a      	lsls	r2, r3, #5
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4413      	add	r3, r2
 800395a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800395e:	4619      	mov	r1, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	015a      	lsls	r2, r3, #5
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	4413      	add	r3, r2
 8003968:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	f043 0302 	orr.w	r3, r3, #2
 8003972:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	b2d2      	uxtb	r2, r2
 800397c:	4611      	mov	r1, r2
 800397e:	4618      	mov	r0, r3
 8003980:	f007 f907 	bl	800ab92 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	015a      	lsls	r2, r3, #5
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	4413      	add	r3, r2
 800398c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003990:	461a      	mov	r2, r3
 8003992:	2310      	movs	r3, #16
 8003994:	6093      	str	r3, [r2, #8]
 8003996:	e035      	b.n	8003a04 <HCD_HC_IN_IRQHandler+0x366>
    else if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003998:	6879      	ldr	r1, [r7, #4]
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	440b      	add	r3, r1
 80039a6:	333f      	adds	r3, #63	; 0x3f
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b03      	cmp	r3, #3
 80039ac:	d12a      	bne.n	8003a04 <HCD_HC_IN_IRQHandler+0x366>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	015a      	lsls	r2, r3, #5
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	4413      	add	r3, r2
 80039b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039ba:	4619      	mov	r1, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80039ce:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80039d0:	6879      	ldr	r1, [r7, #4]
 80039d2:	68fa      	ldr	r2, [r7, #12]
 80039d4:	4613      	mov	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	440b      	add	r3, r1
 80039de:	335c      	adds	r3, #92	; 0x5c
 80039e0:	2201      	movs	r2, #1
 80039e2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	b2d8      	uxtb	r0, r3
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	4613      	mov	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4413      	add	r3, r2
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	440b      	add	r3, r1
 80039f6:	335c      	adds	r3, #92	; 0x5c
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	461a      	mov	r2, r3
 80039fc:	4601      	mov	r1, r0
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f00a fc86 	bl	800e310 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	440b      	add	r3, r1
 8003a12:	3350      	adds	r3, #80	; 0x50
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	f083 0301 	eor.w	r3, r3, #1
 8003a1a:	b2d8      	uxtb	r0, r3
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	440b      	add	r3, r1
 8003a2a:	3350      	adds	r3, #80	; 0x50
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	701a      	strb	r2, [r3, #0]
}
 8003a30:	e1d2      	b.n	8003dd8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	015a      	lsls	r2, r3, #5
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	4413      	add	r3, r2
 8003a3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	f040 80f2 	bne.w	8003c2e <HCD_HC_IN_IRQHandler+0x590>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	015a      	lsls	r2, r3, #5
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	4413      	add	r3, r2
 8003a52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a56:	4619      	mov	r1, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	015a      	lsls	r2, r3, #5
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	4413      	add	r3, r2
 8003a60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f023 0302 	bic.w	r3, r3, #2
 8003a6a:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[ch_num].state == HC_XFRC)
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	4613      	mov	r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	4413      	add	r3, r2
 8003a76:	00db      	lsls	r3, r3, #3
 8003a78:	440b      	add	r3, r1
 8003a7a:	335d      	adds	r3, #93	; 0x5d
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d10a      	bne.n	8003a98 <HCD_HC_IN_IRQHandler+0x3fa>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003a82:	6879      	ldr	r1, [r7, #4]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	4613      	mov	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	440b      	add	r3, r1
 8003a90:	335c      	adds	r3, #92	; 0x5c
 8003a92:	2201      	movs	r2, #1
 8003a94:	701a      	strb	r2, [r3, #0]
 8003a96:	e0b0      	b.n	8003bfa <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003a98:	6879      	ldr	r1, [r7, #4]
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	440b      	add	r3, r1
 8003aa6:	335d      	adds	r3, #93	; 0x5d
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	2b05      	cmp	r3, #5
 8003aac:	d10a      	bne.n	8003ac4 <HCD_HC_IN_IRQHandler+0x426>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003aae:	6879      	ldr	r1, [r7, #4]
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	4413      	add	r3, r2
 8003ab8:	00db      	lsls	r3, r3, #3
 8003aba:	440b      	add	r3, r1
 8003abc:	335c      	adds	r3, #92	; 0x5c
 8003abe:	2205      	movs	r2, #5
 8003ac0:	701a      	strb	r2, [r3, #0]
 8003ac2:	e09a      	b.n	8003bfa <HCD_HC_IN_IRQHandler+0x55c>
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	4413      	add	r3, r2
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	440b      	add	r3, r1
 8003ad2:	335d      	adds	r3, #93	; 0x5d
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	2b06      	cmp	r3, #6
 8003ad8:	d00a      	beq.n	8003af0 <HCD_HC_IN_IRQHandler+0x452>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	4413      	add	r3, r2
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	440b      	add	r3, r1
 8003ae8:	335d      	adds	r3, #93	; 0x5d
 8003aea:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003aec:	2b08      	cmp	r3, #8
 8003aee:	d156      	bne.n	8003b9e <HCD_HC_IN_IRQHandler+0x500>
      hhcd->hc[ch_num].ErrCnt++;
 8003af0:	6879      	ldr	r1, [r7, #4]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	440b      	add	r3, r1
 8003afe:	3358      	adds	r3, #88	; 0x58
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	1c59      	adds	r1, r3, #1
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4413      	add	r3, r2
 8003b0e:	00db      	lsls	r3, r3, #3
 8003b10:	4403      	add	r3, r0
 8003b12:	3358      	adds	r3, #88	; 0x58
 8003b14:	6019      	str	r1, [r3, #0]
      if(hhcd->hc[ch_num].ErrCnt > 3U)
 8003b16:	6879      	ldr	r1, [r7, #4]
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	440b      	add	r3, r1
 8003b24:	3358      	adds	r3, #88	; 0x58
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2b03      	cmp	r3, #3
 8003b2a:	d914      	bls.n	8003b56 <HCD_HC_IN_IRQHandler+0x4b8>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	440b      	add	r3, r1
 8003b3a:	3358      	adds	r3, #88	; 0x58
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003b40:	6879      	ldr	r1, [r7, #4]
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	4613      	mov	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	440b      	add	r3, r1
 8003b4e:	335c      	adds	r3, #92	; 0x5c
 8003b50:	2204      	movs	r2, #4
 8003b52:	701a      	strb	r2, [r3, #0]
 8003b54:	e009      	b.n	8003b6a <HCD_HC_IN_IRQHandler+0x4cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003b56:	6879      	ldr	r1, [r7, #4]
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	4413      	add	r3, r2
 8003b60:	00db      	lsls	r3, r3, #3
 8003b62:	440b      	add	r3, r1
 8003b64:	335c      	adds	r3, #92	; 0x5c
 8003b66:	2202      	movs	r2, #2
 8003b68:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	015a      	lsls	r2, r3, #5
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	4413      	add	r3, r2
 8003b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003b80:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003b88:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	015a      	lsls	r2, r3, #5
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	4413      	add	r3, r2
 8003b92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b96:	461a      	mov	r2, r3
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	6013      	str	r3, [r2, #0]
 8003b9c:	e02d      	b.n	8003bfa <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003b9e:	6879      	ldr	r1, [r7, #4]
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	4413      	add	r3, r2
 8003ba8:	00db      	lsls	r3, r3, #3
 8003baa:	440b      	add	r3, r1
 8003bac:	335d      	adds	r3, #93	; 0x5d
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	d122      	bne.n	8003bfa <HCD_HC_IN_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4413      	add	r3, r2
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	440b      	add	r3, r1
 8003bc2:	335c      	adds	r3, #92	; 0x5c
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	015a      	lsls	r2, r3, #5
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	4413      	add	r3, r2
 8003bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003bde:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003be6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	015a      	lsls	r2, r3, #5
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4413      	add	r3, r2
 8003bf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	015a      	lsls	r2, r3, #5
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	4413      	add	r3, r2
 8003c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c06:	461a      	mov	r2, r3
 8003c08:	2302      	movs	r3, #2
 8003c0a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	b2d8      	uxtb	r0, r3
 8003c10:	6879      	ldr	r1, [r7, #4]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	4613      	mov	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	440b      	add	r3, r1
 8003c1e:	335c      	adds	r3, #92	; 0x5c
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	461a      	mov	r2, r3
 8003c24:	4601      	mov	r1, r0
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f00a fb72 	bl	800e310 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003c2c:	e0d4      	b.n	8003dd8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	015a      	lsls	r2, r3, #5
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	4413      	add	r3, r2
 8003c36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c40:	2b80      	cmp	r3, #128	; 0x80
 8003c42:	d13f      	bne.n	8003cc4 <HCD_HC_IN_IRQHandler+0x626>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	015a      	lsls	r2, r3, #5
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c50:	4619      	mov	r1, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	015a      	lsls	r2, r3, #5
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	4413      	add	r3, r2
 8003c5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f043 0302 	orr.w	r3, r3, #2
 8003c64:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	4413      	add	r3, r2
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	440b      	add	r3, r1
 8003c74:	3358      	adds	r3, #88	; 0x58
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	1c59      	adds	r1, r3, #1
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4413      	add	r3, r2
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	4403      	add	r3, r0
 8003c88:	3358      	adds	r3, #88	; 0x58
 8003c8a:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003c8c:	6879      	ldr	r1, [r7, #4]
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	4613      	mov	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	440b      	add	r3, r1
 8003c9a:	335d      	adds	r3, #93	; 0x5d
 8003c9c:	2206      	movs	r2, #6
 8003c9e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	4611      	mov	r1, r2
 8003caa:	4618      	mov	r0, r3
 8003cac:	f006 ff71 	bl	800ab92 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	015a      	lsls	r2, r3, #5
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	2380      	movs	r3, #128	; 0x80
 8003cc0:	6093      	str	r3, [r2, #8]
}
 8003cc2:	e089      	b.n	8003dd8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	015a      	lsls	r2, r3, #5
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	4413      	add	r3, r2
 8003ccc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 0310 	and.w	r3, r3, #16
 8003cd6:	2b10      	cmp	r3, #16
 8003cd8:	d17e      	bne.n	8003dd8 <HCD_HC_IN_IRQHandler+0x73a>
    if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	4413      	add	r3, r2
 8003ce4:	00db      	lsls	r3, r3, #3
 8003ce6:	440b      	add	r3, r1
 8003ce8:	333f      	adds	r3, #63	; 0x3f
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d123      	bne.n	8003d38 <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	00db      	lsls	r3, r3, #3
 8003cfc:	440b      	add	r3, r1
 8003cfe:	3358      	adds	r3, #88	; 0x58
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	015a      	lsls	r2, r3, #5
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d10:	4619      	mov	r1, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	015a      	lsls	r2, r3, #5
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	4413      	add	r3, r2
 8003d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f043 0302 	orr.w	r3, r3, #2
 8003d24:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	4611      	mov	r1, r2
 8003d30:	4618      	mov	r0, r3
 8003d32:	f006 ff2e 	bl	800ab92 <USB_HC_Halt>
 8003d36:	e046      	b.n	8003dc6 <HCD_HC_IN_IRQHandler+0x728>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	4413      	add	r3, r2
 8003d42:	00db      	lsls	r3, r3, #3
 8003d44:	440b      	add	r3, r1
 8003d46:	333f      	adds	r3, #63	; 0x3f
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00a      	beq.n	8003d64 <HCD_HC_IN_IRQHandler+0x6c6>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	68fa      	ldr	r2, [r7, #12]
 8003d52:	4613      	mov	r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	4413      	add	r3, r2
 8003d58:	00db      	lsls	r3, r3, #3
 8003d5a:	440b      	add	r3, r1
 8003d5c:	333f      	adds	r3, #63	; 0x3f
 8003d5e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d130      	bne.n	8003dc6 <HCD_HC_IN_IRQHandler+0x728>
       hhcd->hc[ch_num].ErrCnt = 0U;
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4413      	add	r3, r2
 8003d6e:	00db      	lsls	r3, r3, #3
 8003d70:	440b      	add	r3, r1
 8003d72:	3358      	adds	r3, #88	; 0x58
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]
       if (hhcd->Init.dma_enable == 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d122      	bne.n	8003dc6 <HCD_HC_IN_IRQHandler+0x728>
         hhcd->hc[ch_num].state = HC_NAK;
 8003d80:	6879      	ldr	r1, [r7, #4]
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	4613      	mov	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4413      	add	r3, r2
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	440b      	add	r3, r1
 8003d8e:	335d      	adds	r3, #93	; 0x5d
 8003d90:	2203      	movs	r2, #3
 8003d92:	701a      	strb	r2, [r3, #0]
         __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	015a      	lsls	r2, r3, #5
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	4413      	add	r3, r2
 8003d9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003da0:	4619      	mov	r1, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	015a      	lsls	r2, r3, #5
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	4413      	add	r3, r2
 8003daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	f043 0302 	orr.w	r3, r3, #2
 8003db4:	60cb      	str	r3, [r1, #12]
         (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	b2d2      	uxtb	r2, r2
 8003dbe:	4611      	mov	r1, r2
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f006 fee6 	bl	800ab92 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	015a      	lsls	r2, r3, #5
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	4413      	add	r3, r2
 8003dce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	2310      	movs	r3, #16
 8003dd6:	6093      	str	r3, [r2, #8]
}
 8003dd8:	bf00      	nop
 8003dda:	3718      	adds	r7, #24
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
 8003de8:	460b      	mov	r3, r1
 8003dea:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003df6:	78fb      	ldrb	r3, [r7, #3]
 8003df8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	015a      	lsls	r2, r3, #5
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	4413      	add	r3, r2
 8003e02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b04      	cmp	r3, #4
 8003e0e:	d11a      	bne.n	8003e46 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2304      	movs	r3, #4
 8003e20:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	015a      	lsls	r2, r3, #5
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	4413      	add	r3, r2
 8003e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e2e:	4619      	mov	r1, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	015a      	lsls	r2, r3, #5
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	4413      	add	r3, r2
 8003e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	f043 0302 	orr.w	r3, r3, #2
 8003e42:	60cb      	str	r3, [r1, #12]
  }
  else
  {
     /* ... */
  }
}
 8003e44:	e33c      	b.n	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	015a      	lsls	r2, r3, #5
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 0320 	and.w	r3, r3, #32
 8003e58:	2b20      	cmp	r3, #32
 8003e5a:	d142      	bne.n	8003ee2 <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	015a      	lsls	r2, r3, #5
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	4413      	add	r3, r2
 8003e64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e68:	461a      	mov	r2, r3
 8003e6a:	2320      	movs	r3, #32
 8003e6c:	6093      	str	r3, [r2, #8]
    if( hhcd->hc[ch_num].do_ping == 1U)
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	4613      	mov	r3, r2
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	4413      	add	r3, r2
 8003e78:	00db      	lsls	r3, r3, #3
 8003e7a:	440b      	add	r3, r1
 8003e7c:	333d      	adds	r3, #61	; 0x3d
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	f040 831d 	bne.w	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
      hhcd->hc[ch_num].do_ping = 0U;
 8003e86:	6879      	ldr	r1, [r7, #4]
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	4413      	add	r3, r2
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	440b      	add	r3, r1
 8003e94:	333d      	adds	r3, #61	; 0x3d
 8003e96:	2200      	movs	r2, #0
 8003e98:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003e9a:	6879      	ldr	r1, [r7, #4]
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	00db      	lsls	r3, r3, #3
 8003ea6:	440b      	add	r3, r1
 8003ea8:	335c      	adds	r3, #92	; 0x5c
 8003eaa:	2202      	movs	r2, #2
 8003eac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	015a      	lsls	r2, r3, #5
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eba:	4619      	mov	r1, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	015a      	lsls	r2, r3, #5
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	f043 0302 	orr.w	r3, r3, #2
 8003ece:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	4611      	mov	r1, r2
 8003eda:	4618      	mov	r0, r3
 8003edc:	f006 fe59 	bl	800ab92 <USB_HC_Halt>
}
 8003ee0:	e2ee      	b.n	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	015a      	lsls	r2, r3, #5
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	4413      	add	r3, r2
 8003eea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef4:	2b40      	cmp	r3, #64	; 0x40
 8003ef6:	d140      	bne.n	8003f7a <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 8003ef8:	6879      	ldr	r1, [r7, #4]
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	4613      	mov	r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	00db      	lsls	r3, r3, #3
 8003f04:	440b      	add	r3, r1
 8003f06:	335d      	adds	r3, #93	; 0x5d
 8003f08:	2204      	movs	r2, #4
 8003f0a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003f0c:	6879      	ldr	r1, [r7, #4]
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	4613      	mov	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	00db      	lsls	r3, r3, #3
 8003f18:	440b      	add	r3, r1
 8003f1a:	333d      	adds	r3, #61	; 0x3d
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt= 0U;
 8003f20:	6879      	ldr	r1, [r7, #4]
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	4613      	mov	r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	4413      	add	r3, r2
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	440b      	add	r3, r1
 8003f2e:	3358      	adds	r3, #88	; 0x58
 8003f30:	2200      	movs	r2, #0
 8003f32:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	015a      	lsls	r2, r3, #5
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f40:	4619      	mov	r1, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	015a      	lsls	r2, r3, #5
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	4413      	add	r3, r2
 8003f4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	f043 0302 	orr.w	r3, r3, #2
 8003f54:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	b2d2      	uxtb	r2, r2
 8003f5e:	4611      	mov	r1, r2
 8003f60:	4618      	mov	r0, r3
 8003f62:	f006 fe16 	bl	800ab92 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	015a      	lsls	r2, r3, #5
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f72:	461a      	mov	r2, r3
 8003f74:	2340      	movs	r3, #64	; 0x40
 8003f76:	6093      	str	r3, [r2, #8]
}
 8003f78:	e2a2      	b.n	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	015a      	lsls	r2, r3, #5
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	4413      	add	r3, r2
 8003f82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f90:	d123      	bne.n	8003fda <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	015a      	lsls	r2, r3, #5
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	4413      	add	r3, r2
 8003f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	015a      	lsls	r2, r3, #5
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	f043 0302 	orr.w	r3, r3, #2
 8003fb2:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	b2d2      	uxtb	r2, r2
 8003fbc:	4611      	mov	r1, r2
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f006 fde7 	bl	800ab92 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	015a      	lsls	r2, r3, #5
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	4413      	add	r3, r2
 8003fcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fd6:	6093      	str	r3, [r2, #8]
}
 8003fd8:	e272      	b.n	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	015a      	lsls	r2, r3, #5
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d136      	bne.n	800405e <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003ff0:	6879      	ldr	r1, [r7, #4]
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	4413      	add	r3, r2
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	440b      	add	r3, r1
 8003ffe:	3358      	adds	r3, #88	; 0x58
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	015a      	lsls	r2, r3, #5
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	4413      	add	r3, r2
 800400c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004010:	4619      	mov	r1, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	015a      	lsls	r2, r3, #5
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	4413      	add	r3, r2
 800401a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	f043 0302 	orr.w	r3, r3, #2
 8004024:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	b2d2      	uxtb	r2, r2
 800402e:	4611      	mov	r1, r2
 8004030:	4618      	mov	r0, r3
 8004032:	f006 fdae 	bl	800ab92 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	015a      	lsls	r2, r3, #5
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	4413      	add	r3, r2
 800403e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004042:	461a      	mov	r2, r3
 8004044:	2301      	movs	r3, #1
 8004046:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004048:	6879      	ldr	r1, [r7, #4]
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	4613      	mov	r3, r2
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	4413      	add	r3, r2
 8004052:	00db      	lsls	r3, r3, #3
 8004054:	440b      	add	r3, r1
 8004056:	335d      	adds	r3, #93	; 0x5d
 8004058:	2201      	movs	r2, #1
 800405a:	701a      	strb	r2, [r3, #0]
}
 800405c:	e230      	b.n	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	015a      	lsls	r2, r3, #5
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	4413      	add	r3, r2
 8004066:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 0308 	and.w	r3, r3, #8
 8004070:	2b08      	cmp	r3, #8
 8004072:	d12c      	bne.n	80040ce <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	015a      	lsls	r2, r3, #5
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	4413      	add	r3, r2
 800407c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004080:	461a      	mov	r2, r3
 8004082:	2308      	movs	r3, #8
 8004084:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	015a      	lsls	r2, r3, #5
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	4413      	add	r3, r2
 800408e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004092:	4619      	mov	r1, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	015a      	lsls	r2, r3, #5
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	4413      	add	r3, r2
 800409c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	f043 0302 	orr.w	r3, r3, #2
 80040a6:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	b2d2      	uxtb	r2, r2
 80040b0:	4611      	mov	r1, r2
 80040b2:	4618      	mov	r0, r3
 80040b4:	f006 fd6d 	bl	800ab92 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	68fa      	ldr	r2, [r7, #12]
 80040bc:	4613      	mov	r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	4413      	add	r3, r2
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	440b      	add	r3, r1
 80040c6:	335d      	adds	r3, #93	; 0x5d
 80040c8:	2205      	movs	r2, #5
 80040ca:	701a      	strb	r2, [r3, #0]
}
 80040cc:	e1f8      	b.n	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	015a      	lsls	r2, r3, #5
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	4413      	add	r3, r2
 80040d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f003 0310 	and.w	r3, r3, #16
 80040e0:	2b10      	cmp	r3, #16
 80040e2:	d156      	bne.n	8004192 <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	4613      	mov	r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	4413      	add	r3, r2
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	440b      	add	r3, r1
 80040f2:	3358      	adds	r3, #88	; 0x58
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80040f8:	6879      	ldr	r1, [r7, #4]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	4613      	mov	r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4413      	add	r3, r2
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	440b      	add	r3, r1
 8004106:	335d      	adds	r3, #93	; 0x5d
 8004108:	2203      	movs	r2, #3
 800410a:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800410c:	6879      	ldr	r1, [r7, #4]
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	4613      	mov	r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4413      	add	r3, r2
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	440b      	add	r3, r1
 800411a:	333d      	adds	r3, #61	; 0x3d
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d114      	bne.n	800414c <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	4613      	mov	r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	4413      	add	r3, r2
 800412c:	00db      	lsls	r3, r3, #3
 800412e:	440b      	add	r3, r1
 8004130:	333c      	adds	r3, #60	; 0x3c
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d109      	bne.n	800414c <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 8004138:	6879      	ldr	r1, [r7, #4]
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	4613      	mov	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	440b      	add	r3, r1
 8004146:	333d      	adds	r3, #61	; 0x3d
 8004148:	2201      	movs	r2, #1
 800414a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	015a      	lsls	r2, r3, #5
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	4413      	add	r3, r2
 8004154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004158:	4619      	mov	r1, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	015a      	lsls	r2, r3, #5
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	4413      	add	r3, r2
 8004162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	f043 0302 	orr.w	r3, r3, #2
 800416c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	b2d2      	uxtb	r2, r2
 8004176:	4611      	mov	r1, r2
 8004178:	4618      	mov	r0, r3
 800417a:	f006 fd0a 	bl	800ab92 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	4413      	add	r3, r2
 8004186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800418a:	461a      	mov	r2, r3
 800418c:	2310      	movs	r3, #16
 800418e:	6093      	str	r3, [r2, #8]
}
 8004190:	e196      	b.n	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	015a      	lsls	r2, r3, #5
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	4413      	add	r3, r2
 800419a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041a4:	2b80      	cmp	r3, #128	; 0x80
 80041a6:	d12c      	bne.n	8004202 <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	015a      	lsls	r2, r3, #5
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	4413      	add	r3, r2
 80041b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041b4:	4619      	mov	r1, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	015a      	lsls	r2, r3, #5
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	4413      	add	r3, r2
 80041be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f043 0302 	orr.w	r3, r3, #2
 80041c8:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	b2d2      	uxtb	r2, r2
 80041d2:	4611      	mov	r1, r2
 80041d4:	4618      	mov	r0, r3
 80041d6:	f006 fcdc 	bl	800ab92 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80041da:	6879      	ldr	r1, [r7, #4]
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	4613      	mov	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	00db      	lsls	r3, r3, #3
 80041e6:	440b      	add	r3, r1
 80041e8:	335d      	adds	r3, #93	; 0x5d
 80041ea:	2206      	movs	r2, #6
 80041ec:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	015a      	lsls	r2, r3, #5
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	4413      	add	r3, r2
 80041f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041fa:	461a      	mov	r2, r3
 80041fc:	2380      	movs	r3, #128	; 0x80
 80041fe:	6093      	str	r3, [r2, #8]
}
 8004200:	e15e      	b.n	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	015a      	lsls	r2, r3, #5
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	4413      	add	r3, r2
 800420a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004214:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004218:	d136      	bne.n	8004288 <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	015a      	lsls	r2, r3, #5
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	4413      	add	r3, r2
 8004222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004226:	4619      	mov	r1, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	015a      	lsls	r2, r3, #5
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	4413      	add	r3, r2
 8004230:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f043 0302 	orr.w	r3, r3, #2
 800423a:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	4611      	mov	r1, r2
 8004246:	4618      	mov	r0, r3
 8004248:	f006 fca3 	bl	800ab92 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	015a      	lsls	r2, r3, #5
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	4413      	add	r3, r2
 8004254:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004258:	461a      	mov	r2, r3
 800425a:	2310      	movs	r3, #16
 800425c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	015a      	lsls	r2, r3, #5
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	4413      	add	r3, r2
 8004266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800426a:	461a      	mov	r2, r3
 800426c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004270:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004272:	6879      	ldr	r1, [r7, #4]
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	4613      	mov	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	00db      	lsls	r3, r3, #3
 800427e:	440b      	add	r3, r1
 8004280:	335d      	adds	r3, #93	; 0x5d
 8004282:	2208      	movs	r2, #8
 8004284:	701a      	strb	r2, [r3, #0]
}
 8004286:	e11b      	b.n	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	015a      	lsls	r2, r3, #5
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4413      	add	r3, r2
 8004290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f003 0302 	and.w	r3, r3, #2
 800429a:	2b02      	cmp	r3, #2
 800429c:	f040 8110 	bne.w	80044c0 <HCD_HC_OUT_IRQHandler+0x6e0>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	015a      	lsls	r2, r3, #5
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	4413      	add	r3, r2
 80042a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042ac:	4619      	mov	r1, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	f023 0302 	bic.w	r3, r3, #2
 80042c0:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80042c2:	6879      	ldr	r1, [r7, #4]
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	4613      	mov	r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	4413      	add	r3, r2
 80042cc:	00db      	lsls	r3, r3, #3
 80042ce:	440b      	add	r3, r1
 80042d0:	335d      	adds	r3, #93	; 0x5d
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d12c      	bne.n	8004332 <HCD_HC_OUT_IRQHandler+0x552>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	4613      	mov	r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	4413      	add	r3, r2
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	440b      	add	r3, r1
 80042e6:	335c      	adds	r3, #92	; 0x5c
 80042e8:	2201      	movs	r2, #1
 80042ea:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK)
 80042ec:	6879      	ldr	r1, [r7, #4]
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	4613      	mov	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4413      	add	r3, r2
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	440b      	add	r3, r1
 80042fa:	333f      	adds	r3, #63	; 0x3f
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	2b02      	cmp	r3, #2
 8004300:	f040 80c5 	bne.w	800448e <HCD_HC_OUT_IRQHandler+0x6ae>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8004304:	6879      	ldr	r1, [r7, #4]
 8004306:	68fa      	ldr	r2, [r7, #12]
 8004308:	4613      	mov	r3, r2
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	4413      	add	r3, r2
 800430e:	00db      	lsls	r3, r3, #3
 8004310:	440b      	add	r3, r1
 8004312:	3351      	adds	r3, #81	; 0x51
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	f083 0301 	eor.w	r3, r3, #1
 800431a:	b2d8      	uxtb	r0, r3
 800431c:	6879      	ldr	r1, [r7, #4]
 800431e:	68fa      	ldr	r2, [r7, #12]
 8004320:	4613      	mov	r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	440b      	add	r3, r1
 800432a:	3351      	adds	r3, #81	; 0x51
 800432c:	4602      	mov	r2, r0
 800432e:	701a      	strb	r2, [r3, #0]
 8004330:	e0ad      	b.n	800448e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004332:	6879      	ldr	r1, [r7, #4]
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	4613      	mov	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	440b      	add	r3, r1
 8004340:	335d      	adds	r3, #93	; 0x5d
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	2b03      	cmp	r3, #3
 8004346:	d10a      	bne.n	800435e <HCD_HC_OUT_IRQHandler+0x57e>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004348:	6879      	ldr	r1, [r7, #4]
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	4613      	mov	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	4413      	add	r3, r2
 8004352:	00db      	lsls	r3, r3, #3
 8004354:	440b      	add	r3, r1
 8004356:	335c      	adds	r3, #92	; 0x5c
 8004358:	2202      	movs	r2, #2
 800435a:	701a      	strb	r2, [r3, #0]
 800435c:	e097      	b.n	800448e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800435e:	6879      	ldr	r1, [r7, #4]
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	4613      	mov	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	440b      	add	r3, r1
 800436c:	335d      	adds	r3, #93	; 0x5d
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	2b04      	cmp	r3, #4
 8004372:	d10a      	bne.n	800438a <HCD_HC_OUT_IRQHandler+0x5aa>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	4613      	mov	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	4413      	add	r3, r2
 800437e:	00db      	lsls	r3, r3, #3
 8004380:	440b      	add	r3, r1
 8004382:	335c      	adds	r3, #92	; 0x5c
 8004384:	2202      	movs	r2, #2
 8004386:	701a      	strb	r2, [r3, #0]
 8004388:	e081      	b.n	800448e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	68fa      	ldr	r2, [r7, #12]
 800438e:	4613      	mov	r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	4413      	add	r3, r2
 8004394:	00db      	lsls	r3, r3, #3
 8004396:	440b      	add	r3, r1
 8004398:	335d      	adds	r3, #93	; 0x5d
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	2b05      	cmp	r3, #5
 800439e:	d10a      	bne.n	80043b6 <HCD_HC_OUT_IRQHandler+0x5d6>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80043a0:	6879      	ldr	r1, [r7, #4]
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	4613      	mov	r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	4413      	add	r3, r2
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	440b      	add	r3, r1
 80043ae:	335c      	adds	r3, #92	; 0x5c
 80043b0:	2205      	movs	r2, #5
 80043b2:	701a      	strb	r2, [r3, #0]
 80043b4:	e06b      	b.n	800448e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80043b6:	6879      	ldr	r1, [r7, #4]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	4613      	mov	r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	00db      	lsls	r3, r3, #3
 80043c2:	440b      	add	r3, r1
 80043c4:	335d      	adds	r3, #93	; 0x5d
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	2b06      	cmp	r3, #6
 80043ca:	d00a      	beq.n	80043e2 <HCD_HC_OUT_IRQHandler+0x602>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4613      	mov	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	440b      	add	r3, r1
 80043da:	335d      	adds	r3, #93	; 0x5d
 80043dc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d155      	bne.n	800448e <HCD_HC_OUT_IRQHandler+0x6ae>
      hhcd->hc[ch_num].ErrCnt++;
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	4613      	mov	r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	4413      	add	r3, r2
 80043ec:	00db      	lsls	r3, r3, #3
 80043ee:	440b      	add	r3, r1
 80043f0:	3358      	adds	r3, #88	; 0x58
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	1c59      	adds	r1, r3, #1
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	4613      	mov	r3, r2
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	4413      	add	r3, r2
 8004400:	00db      	lsls	r3, r3, #3
 8004402:	4403      	add	r3, r0
 8004404:	3358      	adds	r3, #88	; 0x58
 8004406:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004408:	6879      	ldr	r1, [r7, #4]
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	4613      	mov	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	440b      	add	r3, r1
 8004416:	3358      	adds	r3, #88	; 0x58
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2b03      	cmp	r3, #3
 800441c:	d914      	bls.n	8004448 <HCD_HC_OUT_IRQHandler+0x668>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800441e:	6879      	ldr	r1, [r7, #4]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	4613      	mov	r3, r2
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	4413      	add	r3, r2
 8004428:	00db      	lsls	r3, r3, #3
 800442a:	440b      	add	r3, r1
 800442c:	3358      	adds	r3, #88	; 0x58
 800442e:	2200      	movs	r2, #0
 8004430:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004432:	6879      	ldr	r1, [r7, #4]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	4613      	mov	r3, r2
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	4413      	add	r3, r2
 800443c:	00db      	lsls	r3, r3, #3
 800443e:	440b      	add	r3, r1
 8004440:	335c      	adds	r3, #92	; 0x5c
 8004442:	2204      	movs	r2, #4
 8004444:	701a      	strb	r2, [r3, #0]
 8004446:	e009      	b.n	800445c <HCD_HC_OUT_IRQHandler+0x67c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004448:	6879      	ldr	r1, [r7, #4]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	4613      	mov	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	4413      	add	r3, r2
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	440b      	add	r3, r1
 8004456:	335c      	adds	r3, #92	; 0x5c
 8004458:	2202      	movs	r2, #2
 800445a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	015a      	lsls	r2, r3, #5
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	4413      	add	r3, r2
 8004464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004472:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800447a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	015a      	lsls	r2, r3, #5
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	4413      	add	r3, r2
 8004484:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004488:	461a      	mov	r2, r3
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	015a      	lsls	r2, r3, #5
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	4413      	add	r3, r2
 8004496:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800449a:	461a      	mov	r2, r3
 800449c:	2302      	movs	r3, #2
 800449e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	b2d8      	uxtb	r0, r3
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	4613      	mov	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	4413      	add	r3, r2
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	440b      	add	r3, r1
 80044b2:	335c      	adds	r3, #92	; 0x5c
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	461a      	mov	r2, r3
 80044b8:	4601      	mov	r1, r0
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f009 ff28 	bl	800e310 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80044c0:	bf00      	nop
 80044c2:	3718      	adds	r7, #24
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08a      	sub	sp, #40	; 0x28
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6a1b      	ldr	r3, [r3, #32]
 80044e0:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	f003 030f 	and.w	r3, r3, #15
 80044e8:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	0c5b      	lsrs	r3, r3, #17
 80044ee:	f003 030f 	and.w	r3, r3, #15
 80044f2:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	091b      	lsrs	r3, r3, #4
 80044f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044fc:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	2b02      	cmp	r3, #2
 8004502:	d003      	beq.n	800450c <HCD_RXQLVL_IRQHandler+0x44>
 8004504:	2b05      	cmp	r3, #5
 8004506:	f000 8082 	beq.w	800460e <HCD_RXQLVL_IRQHandler+0x146>
    break;

  case GRXSTS_PKTSTS_IN_XFER_COMP:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 800450a:	e083      	b.n	8004614 <HCD_RXQLVL_IRQHandler+0x14c>
    if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void  *)0))
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d07f      	beq.n	8004612 <HCD_RXQLVL_IRQHandler+0x14a>
 8004512:	6879      	ldr	r1, [r7, #4]
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	4613      	mov	r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	4413      	add	r3, r2
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	440b      	add	r3, r1
 8004520:	3344      	adds	r3, #68	; 0x44
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d074      	beq.n	8004612 <HCD_RXQLVL_IRQHandler+0x14a>
      (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6818      	ldr	r0, [r3, #0]
 800452c:	6879      	ldr	r1, [r7, #4]
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	4613      	mov	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	440b      	add	r3, r1
 800453a:	3344      	adds	r3, #68	; 0x44
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	b292      	uxth	r2, r2
 8004542:	4619      	mov	r1, r3
 8004544:	f005 ff15 	bl	800a372 <USB_ReadPacket>
      hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004548:	6879      	ldr	r1, [r7, #4]
 800454a:	69ba      	ldr	r2, [r7, #24]
 800454c:	4613      	mov	r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	4413      	add	r3, r2
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	440b      	add	r3, r1
 8004556:	3344      	adds	r3, #68	; 0x44
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	18d1      	adds	r1, r2, r3
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	4613      	mov	r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	4413      	add	r3, r2
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	4403      	add	r3, r0
 800456c:	3344      	adds	r3, #68	; 0x44
 800456e:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].xfer_count  += pktcnt;
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	4613      	mov	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	440b      	add	r3, r1
 800457e:	334c      	adds	r3, #76	; 0x4c
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	18d1      	adds	r1, r2, r3
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	4613      	mov	r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	4413      	add	r3, r2
 8004590:	00db      	lsls	r3, r3, #3
 8004592:	4403      	add	r3, r0
 8004594:	334c      	adds	r3, #76	; 0x4c
 8004596:	6019      	str	r1, [r3, #0]
      if((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	015a      	lsls	r2, r3, #5
 800459c:	6a3b      	ldr	r3, [r7, #32]
 800459e:	4413      	add	r3, r2
 80045a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045a4:	691a      	ldr	r2, [r3, #16]
 80045a6:	4b1d      	ldr	r3, [pc, #116]	; (800461c <HCD_RXQLVL_IRQHandler+0x154>)
 80045a8:	4013      	ands	r3, r2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d031      	beq.n	8004612 <HCD_RXQLVL_IRQHandler+0x14a>
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	015a      	lsls	r2, r3, #5
 80045b2:	6a3b      	ldr	r3, [r7, #32]
 80045b4:	4413      	add	r3, r2
 80045b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80045c4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80045cc:	60fb      	str	r3, [r7, #12]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	015a      	lsls	r2, r3, #5
 80045d2:	6a3b      	ldr	r3, [r7, #32]
 80045d4:	4413      	add	r3, r2
 80045d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045da:	461a      	mov	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6013      	str	r3, [r2, #0]
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80045e0:	6879      	ldr	r1, [r7, #4]
 80045e2:	69ba      	ldr	r2, [r7, #24]
 80045e4:	4613      	mov	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4413      	add	r3, r2
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	440b      	add	r3, r1
 80045ee:	3350      	adds	r3, #80	; 0x50
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	f083 0301 	eor.w	r3, r3, #1
 80045f6:	b2d8      	uxtb	r0, r3
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	4613      	mov	r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4413      	add	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	440b      	add	r3, r1
 8004606:	3350      	adds	r3, #80	; 0x50
 8004608:	4602      	mov	r2, r0
 800460a:	701a      	strb	r2, [r3, #0]
    break;
 800460c:	e001      	b.n	8004612 <HCD_RXQLVL_IRQHandler+0x14a>
    break;
 800460e:	bf00      	nop
 8004610:	e000      	b.n	8004614 <HCD_RXQLVL_IRQHandler+0x14c>
    break;
 8004612:	bf00      	nop
  }
}
 8004614:	bf00      	nop
 8004616:	3728      	adds	r7, #40	; 0x28
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	1ff80000 	.word	0x1ff80000

08004620 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800464c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b02      	cmp	r3, #2
 8004656:	d113      	bne.n	8004680 <HCD_Port_IRQHandler+0x60>
  {
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b01      	cmp	r3, #1
 8004660:	d10a      	bne.n	8004678 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	6812      	ldr	r2, [r2, #0]
 800466a:	6992      	ldr	r2, [r2, #24]
 800466c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004670:	619a      	str	r2, [r3, #24]
      HAL_HCD_Connect_Callback(hhcd);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f009 fe30 	bl	800e2d8 <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f043 0302 	orr.w	r3, r3, #2
 800467e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f003 0308 	and.w	r3, r3, #8
 8004686:	2b08      	cmp	r3, #8
 8004688:	d148      	bne.n	800471c <HCD_Port_IRQHandler+0xfc>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	f043 0308 	orr.w	r3, r3, #8
 8004690:	60bb      	str	r3, [r7, #8]

    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f003 0304 	and.w	r3, r3, #4
 8004698:	2b04      	cmp	r3, #4
 800469a:	d129      	bne.n	80046f0 <HCD_Port_IRQHandler+0xd0>
    {
      if(hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d113      	bne.n	80046cc <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80046aa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80046ae:	d106      	bne.n	80046be <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2102      	movs	r1, #2
 80046b6:	4618      	mov	r0, r3
 80046b8:	f005 ff7c 	bl	800a5b4 <USB_InitFSLSPClkSel>
 80046bc:	e011      	b.n	80046e2 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2101      	movs	r1, #1
 80046c4:	4618      	mov	r0, r3
 80046c6:	f005 ff75 	bl	800a5b4 <USB_InitFSLSPClkSel>
 80046ca:	e00a      	b.n	80046e2 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if(hhcd->Init.speed == HCD_SPEED_FULL)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d106      	bne.n	80046e2 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046da:	461a      	mov	r2, r3
 80046dc:	f64e 2360 	movw	r3, #60000	; 0xea60
 80046e0:	6053      	str	r3, [r2, #4]
        }
      }

      HAL_HCD_PortEnabled_Callback(hhcd);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f009 fe22 	bl	800e32c <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f009 fdf5 	bl	800e2d8 <HAL_HCD_Connect_Callback>
 80046ee:	e015      	b.n	800471c <HCD_Port_IRQHandler+0xfc>
    }
    else
    {
      HAL_HCD_PortDisabled_Callback(hhcd);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f009 fe29 	bl	800e348 <HAL_HCD_PortDisabled_Callback>

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80046fc:	461a      	mov	r2, r3
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800470a:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	6812      	ldr	r2, [r2, #0]
 8004714:	6992      	ldr	r2, [r2, #24]
 8004716:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800471a:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f003 0320 	and.w	r3, r3, #32
 8004722:	2b20      	cmp	r3, #32
 8004724:	d103      	bne.n	800472e <HCD_Port_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f043 0320 	orr.w	r3, r3, #32
 800472c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004734:	461a      	mov	r2, r3
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	6013      	str	r3, [r2, #0]
}
 800473a:	bf00      	nop
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
	...

08004744 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e07e      	b.n	8004854 <HAL_I2C_Init+0x110>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d106      	bne.n	8004770 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f009 fa6e 	bl	800dc4c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2224      	movs	r2, #36	; 0x24
 8004774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	6812      	ldr	r2, [r2, #0]
 8004780:	6812      	ldr	r2, [r2, #0]
 8004782:	f022 0201 	bic.w	r2, r2, #1
 8004786:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6852      	ldr	r2, [r2, #4]
 8004790:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004794:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	6812      	ldr	r2, [r2, #0]
 800479e:	6892      	ldr	r2, [r2, #8]
 80047a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d107      	bne.n	80047be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	6892      	ldr	r2, [r2, #8]
 80047b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047ba:	609a      	str	r2, [r3, #8]
 80047bc:	e006      	b.n	80047cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6892      	ldr	r2, [r2, #8]
 80047c6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80047ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d104      	bne.n	80047de <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80047dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	6859      	ldr	r1, [r3, #4]
 80047e8:	4b1c      	ldr	r3, [pc, #112]	; (800485c <HAL_I2C_Init+0x118>)
 80047ea:	430b      	orrs	r3, r1
 80047ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	6812      	ldr	r2, [r2, #0]
 80047f6:	68d2      	ldr	r2, [r2, #12]
 80047f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6911      	ldr	r1, [r2, #16]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6952      	ldr	r2, [r2, #20]
 800480a:	4311      	orrs	r1, r2
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	6992      	ldr	r2, [r2, #24]
 8004810:	0212      	lsls	r2, r2, #8
 8004812:	430a      	orrs	r2, r1
 8004814:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	69d1      	ldr	r1, [r2, #28]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	6a12      	ldr	r2, [r2, #32]
 8004822:	430a      	orrs	r2, r1
 8004824:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	6812      	ldr	r2, [r2, #0]
 800482e:	6812      	ldr	r2, [r2, #0]
 8004830:	f042 0201 	orr.w	r2, r2, #1
 8004834:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2220      	movs	r2, #32
 8004840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3708      	adds	r7, #8
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	02008000 	.word	0x02008000

08004860 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	4608      	mov	r0, r1
 800486a:	4611      	mov	r1, r2
 800486c:	461a      	mov	r2, r3
 800486e:	4603      	mov	r3, r0
 8004870:	817b      	strh	r3, [r7, #10]
 8004872:	460b      	mov	r3, r1
 8004874:	813b      	strh	r3, [r7, #8]
 8004876:	4613      	mov	r3, r2
 8004878:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b20      	cmp	r3, #32
 8004888:	f040 8109 	bne.w	8004a9e <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 800488c:	6a3b      	ldr	r3, [r7, #32]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d002      	beq.n	8004898 <HAL_I2C_Mem_Write+0x38>
 8004892:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004894:	2b00      	cmp	r3, #0
 8004896:	d101      	bne.n	800489c <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e101      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d101      	bne.n	80048aa <HAL_I2C_Mem_Write+0x4a>
 80048a6:	2302      	movs	r3, #2
 80048a8:	e0fa      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80048b2:	f7fb fe9b 	bl	80005ec <HAL_GetTick>
 80048b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	2319      	movs	r3, #25
 80048be:	2201      	movs	r2, #1
 80048c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	f000 fbd9 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d001      	beq.n	80048d4 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e0e5      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2221      	movs	r2, #33	; 0x21
 80048d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2240      	movs	r2, #64	; 0x40
 80048e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2200      	movs	r2, #0
 80048e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6a3a      	ldr	r2, [r7, #32]
 80048ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80048f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80048fc:	88f8      	ldrh	r0, [r7, #6]
 80048fe:	893a      	ldrh	r2, [r7, #8]
 8004900:	8979      	ldrh	r1, [r7, #10]
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	9301      	str	r3, [sp, #4]
 8004906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	4603      	mov	r3, r0
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f000 fad1 	bl	8004eb4 <I2C_RequestMemoryWrite>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00f      	beq.n	8004938 <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800491c:	2b04      	cmp	r3, #4
 800491e:	d105      	bne.n	800492c <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e0b9      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e0b3      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800493c:	b29b      	uxth	r3, r3
 800493e:	2bff      	cmp	r3, #255	; 0xff
 8004940:	d90e      	bls.n	8004960 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	22ff      	movs	r2, #255	; 0xff
 8004946:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800494c:	b2da      	uxtb	r2, r3
 800494e:	8979      	ldrh	r1, [r7, #10]
 8004950:	2300      	movs	r3, #0
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004958:	68f8      	ldr	r0, [r7, #12]
 800495a:	f000 fca3 	bl	80052a4 <I2C_TransferConfig>
 800495e:	e00f      	b.n	8004980 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004964:	b29a      	uxth	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800496e:	b2da      	uxtb	r2, r3
 8004970:	8979      	ldrh	r1, [r7, #10]
 8004972:	2300      	movs	r3, #0
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 fc92 	bl	80052a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f000 fbb3 	bl	80050f0 <I2C_WaitOnTXISFlagUntilTimeout>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d007      	beq.n	80049a0 <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004994:	2b04      	cmp	r3, #4
 8004996:	d101      	bne.n	800499c <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e081      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	e07f      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	1c58      	adds	r0, r3, #1
 80049aa:	68f9      	ldr	r1, [r7, #12]
 80049ac:	6248      	str	r0, [r1, #36]	; 0x24
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	3b01      	subs	r3, #1
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c4:	3b01      	subs	r3, #1
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d135      	bne.n	8004a40 <HAL_I2C_Mem_Write+0x1e0>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d030      	beq.n	8004a40 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e4:	2200      	movs	r2, #0
 80049e6:	2180      	movs	r1, #128	; 0x80
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 fb47 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e053      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	2bff      	cmp	r3, #255	; 0xff
 8004a00:	d90e      	bls.n	8004a20 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	22ff      	movs	r2, #255	; 0xff
 8004a06:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	8979      	ldrh	r1, [r7, #10]
 8004a10:	2300      	movs	r3, #0
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f000 fc43 	bl	80052a4 <I2C_TransferConfig>
 8004a1e:	e00f      	b.n	8004a40 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a2e:	b2da      	uxtb	r2, r3
 8004a30:	8979      	ldrh	r1, [r7, #10]
 8004a32:	2300      	movs	r3, #0
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f000 fc32 	bl	80052a4 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d19a      	bne.n	8004980 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a4e:	68f8      	ldr	r0, [r7, #12]
 8004a50:	f000 fb8e 	bl	8005170 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d007      	beq.n	8004a6a <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	d101      	bne.n	8004a66 <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e01c      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e01a      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	2220      	movs	r2, #32
 8004a70:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	6859      	ldr	r1, [r3, #4]
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	; (8004aa8 <HAL_I2C_Mem_Write+0x248>)
 8004a7e:	400b      	ands	r3, r1
 8004a80:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2220      	movs	r2, #32
 8004a86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	e000      	b.n	8004aa0 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 8004a9e:	2302      	movs	r3, #2
  }
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3718      	adds	r7, #24
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	fe00e800 	.word	0xfe00e800

08004aac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b088      	sub	sp, #32
 8004ab0:	af02      	add	r7, sp, #8
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	4608      	mov	r0, r1
 8004ab6:	4611      	mov	r1, r2
 8004ab8:	461a      	mov	r2, r3
 8004aba:	4603      	mov	r3, r0
 8004abc:	817b      	strh	r3, [r7, #10]
 8004abe:	460b      	mov	r3, r1
 8004ac0:	813b      	strh	r3, [r7, #8]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b20      	cmp	r3, #32
 8004ad4:	f040 8107 	bne.w	8004ce6 <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ad8:	6a3b      	ldr	r3, [r7, #32]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d002      	beq.n	8004ae4 <HAL_I2C_Mem_Read+0x38>
 8004ade:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e0ff      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d101      	bne.n	8004af6 <HAL_I2C_Mem_Read+0x4a>
 8004af2:	2302      	movs	r3, #2
 8004af4:	e0f8      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004afe:	f7fb fd75 	bl	80005ec <HAL_GetTick>
 8004b02:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	9300      	str	r3, [sp, #0]
 8004b08:	2319      	movs	r3, #25
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 fab3 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e0e3      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2222      	movs	r2, #34	; 0x22
 8004b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2240      	movs	r2, #64	; 0x40
 8004b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6a3a      	ldr	r2, [r7, #32]
 8004b3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b48:	88f8      	ldrh	r0, [r7, #6]
 8004b4a:	893a      	ldrh	r2, [r7, #8]
 8004b4c:	8979      	ldrh	r1, [r7, #10]
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	9301      	str	r3, [sp, #4]
 8004b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	4603      	mov	r3, r0
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f000 fa0b 	bl	8004f74 <I2C_RequestMemoryRead>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00f      	beq.n	8004b84 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b68:	2b04      	cmp	r3, #4
 8004b6a:	d105      	bne.n	8004b78 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e0b7      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e0b1      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	2bff      	cmp	r3, #255	; 0xff
 8004b8c:	d90e      	bls.n	8004bac <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	22ff      	movs	r2, #255	; 0xff
 8004b92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	8979      	ldrh	r1, [r7, #10]
 8004b9c:	4b54      	ldr	r3, [pc, #336]	; (8004cf0 <HAL_I2C_Mem_Read+0x244>)
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f000 fb7d 	bl	80052a4 <I2C_TransferConfig>
 8004baa:	e00f      	b.n	8004bcc <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bba:	b2da      	uxtb	r2, r3
 8004bbc:	8979      	ldrh	r1, [r7, #10]
 8004bbe:	4b4c      	ldr	r3, [pc, #304]	; (8004cf0 <HAL_I2C_Mem_Read+0x244>)
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f000 fb6c 	bl	80052a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	2104      	movs	r1, #4
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 fa50 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e080      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bea:	1c59      	adds	r1, r3, #1
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	6251      	str	r1, [r2, #36]	; 0x24
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	6812      	ldr	r2, [r2, #0]
 8004bf4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004bf6:	b2d2      	uxtb	r2, r2
 8004bf8:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	b29a      	uxth	r2, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d135      	bne.n	8004c88 <HAL_I2C_Mem_Read+0x1dc>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d030      	beq.n	8004c88 <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	9300      	str	r3, [sp, #0]
 8004c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	2180      	movs	r1, #128	; 0x80
 8004c30:	68f8      	ldr	r0, [r7, #12]
 8004c32:	f000 fa23 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d001      	beq.n	8004c40 <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e053      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	2bff      	cmp	r3, #255	; 0xff
 8004c48:	d90e      	bls.n	8004c68 <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	22ff      	movs	r2, #255	; 0xff
 8004c4e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c54:	b2da      	uxtb	r2, r3
 8004c56:	8979      	ldrh	r1, [r7, #10]
 8004c58:	2300      	movs	r3, #0
 8004c5a:	9300      	str	r3, [sp, #0]
 8004c5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 fb1f 	bl	80052a4 <I2C_TransferConfig>
 8004c66:	e00f      	b.n	8004c88 <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c76:	b2da      	uxtb	r2, r3
 8004c78:	8979      	ldrh	r1, [r7, #10]
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	9300      	str	r3, [sp, #0]
 8004c7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c82:	68f8      	ldr	r0, [r7, #12]
 8004c84:	f000 fb0e 	bl	80052a4 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d19c      	bne.n	8004bcc <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f000 fa6a 	bl	8005170 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d007      	beq.n	8004cb2 <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	d101      	bne.n	8004cae <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e01c      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e01a      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	6859      	ldr	r1, [r3, #4]
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	; (8004cf4 <HAL_I2C_Mem_Read+0x248>)
 8004cc6:	400b      	ands	r3, r1
 8004cc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2220      	movs	r2, #32
 8004cce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	e000      	b.n	8004ce8 <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 8004ce6:	2302      	movs	r3, #2
  }
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3718      	adds	r7, #24
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	80002400 	.word	0x80002400
 8004cf4:	fe00e800 	.word	0xfe00e800

08004cf8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b088      	sub	sp, #32
 8004cfc:	af02      	add	r7, sp, #8
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	607a      	str	r2, [r7, #4]
 8004d02:	603b      	str	r3, [r7, #0]
 8004d04:	460b      	mov	r3, r1
 8004d06:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	617b      	str	r3, [r7, #20]

  __IO uint32_t I2C_Trials = 0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	613b      	str	r3, [r7, #16]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	f040 80c4 	bne.w	8004ea6 <HAL_I2C_IsDeviceReady+0x1ae>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d2c:	d101      	bne.n	8004d32 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8004d2e:	2302      	movs	r3, #2
 8004d30:	e0ba      	b.n	8004ea8 <HAL_I2C_IsDeviceReady+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d101      	bne.n	8004d40 <HAL_I2C_IsDeviceReady+0x48>
 8004d3c:	2302      	movs	r3, #2
 8004d3e:	e0b3      	b.n	8004ea8 <HAL_I2C_IsDeviceReady+0x1b0>
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2224      	movs	r2, #36	; 0x24
 8004d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d105      	bne.n	8004d6e <HAL_I2C_IsDeviceReady+0x76>
 8004d62:	897b      	ldrh	r3, [r7, #10]
 8004d64:	f3c3 0109 	ubfx	r1, r3, #0, #10
 8004d68:	4b51      	ldr	r3, [pc, #324]	; (8004eb0 <HAL_I2C_IsDeviceReady+0x1b8>)
 8004d6a:	430b      	orrs	r3, r1
 8004d6c:	e004      	b.n	8004d78 <HAL_I2C_IsDeviceReady+0x80>
 8004d6e:	897b      	ldrh	r3, [r7, #10]
 8004d70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d74:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8004d78:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004d7a:	f7fb fc37 	bl	80005ec <HAL_GetTick>
 8004d7e:	6178      	str	r0, [r7, #20]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8004d80:	e018      	b.n	8004db4 <HAL_I2C_IsDeviceReady+0xbc>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d88:	d014      	beq.n	8004db4 <HAL_I2C_IsDeviceReady+0xbc>
        {
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d007      	beq.n	8004da0 <HAL_I2C_IsDeviceReady+0xa8>
 8004d90:	f7fb fc2c 	bl	80005ec <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	1ad2      	subs	r2, r2, r3
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d909      	bls.n	8004db4 <HAL_I2C_IsDeviceReady+0xbc>
          {
            /* Device is ready */
            hi2c->State = HAL_I2C_STATE_READY;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2220      	movs	r2, #32
 8004da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e079      	b.n	8004ea8 <HAL_I2C_IsDeviceReady+0x1b0>
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	f003 0320 	and.w	r3, r3, #32
 8004dbe:	2b20      	cmp	r3, #32
 8004dc0:	d00c      	beq.n	8004ddc <HAL_I2C_IsDeviceReady+0xe4>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	f003 0310 	and.w	r3, r3, #16
 8004dcc:	2b10      	cmp	r3, #16
 8004dce:	d005      	beq.n	8004ddc <HAL_I2C_IsDeviceReady+0xe4>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2ba0      	cmp	r3, #160	; 0xa0
 8004dda:	d1d2      	bne.n	8004d82 <HAL_I2C_IsDeviceReady+0x8a>
          }
        }
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	f003 0310 	and.w	r3, r3, #16
 8004de6:	2b10      	cmp	r3, #16
 8004de8:	d01a      	beq.n	8004e20 <HAL_I2C_IsDeviceReady+0x128>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2200      	movs	r2, #0
 8004df2:	2120      	movs	r1, #32
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f000 f941 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <HAL_I2C_IsDeviceReady+0x10c>
        {
          return HAL_TIMEOUT;
 8004e00:	2303      	movs	r3, #3
 8004e02:	e051      	b.n	8004ea8 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2220      	movs	r2, #32
 8004e0a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2220      	movs	r2, #32
 8004e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	e043      	b.n	8004ea8 <HAL_I2C_IsDeviceReady+0x1b0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	2200      	movs	r2, #0
 8004e28:	2120      	movs	r1, #32
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f000 f926 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d001      	beq.n	8004e3a <HAL_I2C_IsDeviceReady+0x142>
        {
          return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e036      	b.n	8004ea8 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2210      	movs	r2, #16
 8004e40:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2220      	movs	r2, #32
 8004e48:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials++ == Trials)
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1c5a      	adds	r2, r3, #1
 8004e4e:	613a      	str	r2, [r7, #16]
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d118      	bne.n	8004e88 <HAL_I2C_IsDeviceReady+0x190>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	6812      	ldr	r2, [r2, #0]
 8004e5e:	6852      	ldr	r2, [r2, #4]
 8004e60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e64:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	9300      	str	r3, [sp, #0]
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	2120      	movs	r1, #32
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f000 f903 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <HAL_I2C_IsDeviceReady+0x188>
        {
          return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e013      	b.n	8004ea8 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2220      	movs	r2, #32
 8004e86:	61da      	str	r2, [r3, #28]
      }
    }
    while (I2C_Trials < Trials);
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	f4ff af62 	bcc.w	8004d56 <HAL_I2C_IsDeviceReady+0x5e>

    hi2c->State = HAL_I2C_STATE_READY;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2220      	movs	r2, #32
 8004e96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e000      	b.n	8004ea8 <HAL_I2C_IsDeviceReady+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 8004ea6:	2302      	movs	r3, #2
  }
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	02002000 	.word	0x02002000

08004eb4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af02      	add	r7, sp, #8
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	4608      	mov	r0, r1
 8004ebe:	4611      	mov	r1, r2
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	817b      	strh	r3, [r7, #10]
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	813b      	strh	r3, [r7, #8]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004ece:	88fb      	ldrh	r3, [r7, #6]
 8004ed0:	b2da      	uxtb	r2, r3
 8004ed2:	8979      	ldrh	r1, [r7, #10]
 8004ed4:	4b26      	ldr	r3, [pc, #152]	; (8004f70 <I2C_RequestMemoryWrite+0xbc>)
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004edc:	68f8      	ldr	r0, [r7, #12]
 8004ede:	f000 f9e1 	bl	80052a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ee2:	69fa      	ldr	r2, [r7, #28]
 8004ee4:	69b9      	ldr	r1, [r7, #24]
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 f902 	bl	80050f0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d007      	beq.n	8004f02 <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ef6:	2b04      	cmp	r3, #4
 8004ef8:	d101      	bne.n	8004efe <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e034      	b.n	8004f68 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e032      	b.n	8004f68 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f02:	88fb      	ldrh	r3, [r7, #6]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d105      	bne.n	8004f14 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	893a      	ldrh	r2, [r7, #8]
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	629a      	str	r2, [r3, #40]	; 0x28
 8004f12:	e01b      	b.n	8004f4c <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	893a      	ldrh	r2, [r7, #8]
 8004f1a:	0a12      	lsrs	r2, r2, #8
 8004f1c:	b292      	uxth	r2, r2
 8004f1e:	b2d2      	uxtb	r2, r2
 8004f20:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f22:	69fa      	ldr	r2, [r7, #28]
 8004f24:	69b9      	ldr	r1, [r7, #24]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 f8e2 	bl	80050f0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d007      	beq.n	8004f42 <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f36:	2b04      	cmp	r3, #4
 8004f38:	d101      	bne.n	8004f3e <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e014      	b.n	8004f68 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e012      	b.n	8004f68 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	893a      	ldrh	r2, [r7, #8]
 8004f48:	b2d2      	uxtb	r2, r2
 8004f4a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	9300      	str	r3, [sp, #0]
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	2200      	movs	r2, #0
 8004f54:	2180      	movs	r1, #128	; 0x80
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 f890 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e000      	b.n	8004f68 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	80002000 	.word	0x80002000

08004f74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b086      	sub	sp, #24
 8004f78:	af02      	add	r7, sp, #8
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	4608      	mov	r0, r1
 8004f7e:	4611      	mov	r1, r2
 8004f80:	461a      	mov	r2, r3
 8004f82:	4603      	mov	r3, r0
 8004f84:	817b      	strh	r3, [r7, #10]
 8004f86:	460b      	mov	r3, r1
 8004f88:	813b      	strh	r3, [r7, #8]
 8004f8a:	4613      	mov	r3, r2
 8004f8c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004f8e:	88fb      	ldrh	r3, [r7, #6]
 8004f90:	b2da      	uxtb	r2, r3
 8004f92:	8979      	ldrh	r1, [r7, #10]
 8004f94:	4b26      	ldr	r3, [pc, #152]	; (8005030 <I2C_RequestMemoryRead+0xbc>)
 8004f96:	9300      	str	r3, [sp, #0]
 8004f98:	2300      	movs	r3, #0
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 f982 	bl	80052a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fa0:	69fa      	ldr	r2, [r7, #28]
 8004fa2:	69b9      	ldr	r1, [r7, #24]
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f000 f8a3 	bl	80050f0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d007      	beq.n	8004fc0 <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb4:	2b04      	cmp	r3, #4
 8004fb6:	d101      	bne.n	8004fbc <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e034      	b.n	8005026 <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e032      	b.n	8005026 <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fc0:	88fb      	ldrh	r3, [r7, #6]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d105      	bne.n	8004fd2 <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	893a      	ldrh	r2, [r7, #8]
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	629a      	str	r2, [r3, #40]	; 0x28
 8004fd0:	e01b      	b.n	800500a <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	893a      	ldrh	r2, [r7, #8]
 8004fd8:	0a12      	lsrs	r2, r2, #8
 8004fda:	b292      	uxth	r2, r2
 8004fdc:	b2d2      	uxtb	r2, r2
 8004fde:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fe0:	69fa      	ldr	r2, [r7, #28]
 8004fe2:	69b9      	ldr	r1, [r7, #24]
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 f883 	bl	80050f0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d007      	beq.n	8005000 <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d101      	bne.n	8004ffc <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e014      	b.n	8005026 <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e012      	b.n	8005026 <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	893a      	ldrh	r2, [r7, #8]
 8005006:	b2d2      	uxtb	r2, r2
 8005008:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	2200      	movs	r2, #0
 8005012:	2140      	movs	r1, #64	; 0x40
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f000 f831 	bl	800507c <I2C_WaitOnFlagUntilTimeout>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e000      	b.n	8005026 <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	80002000 	.word	0x80002000

08005034 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	f003 0302 	and.w	r3, r3, #2
 8005046:	2b02      	cmp	r3, #2
 8005048:	d103      	bne.n	8005052 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	2200      	movs	r2, #0
 8005050:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b01      	cmp	r3, #1
 800505e:	d007      	beq.n	8005070 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	6812      	ldr	r2, [r2, #0]
 8005068:	6992      	ldr	r2, [r2, #24]
 800506a:	f042 0201 	orr.w	r2, r2, #1
 800506e:	619a      	str	r2, [r3, #24]
  }
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	603b      	str	r3, [r7, #0]
 8005088:	4613      	mov	r3, r2
 800508a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800508c:	e01c      	b.n	80050c8 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005094:	d018      	beq.n	80050c8 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d007      	beq.n	80050ac <I2C_WaitOnFlagUntilTimeout+0x30>
 800509c:	f7fb faa6 	bl	80005ec <HAL_GetTick>
 80050a0:	4602      	mov	r2, r0
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	1ad2      	subs	r2, r2, r3
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d90d      	bls.n	80050c8 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2220      	movs	r2, #32
 80050b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e00f      	b.n	80050e8 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699a      	ldr	r2, [r3, #24]
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	401a      	ands	r2, r3
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	429a      	cmp	r2, r3
 80050d6:	bf0c      	ite	eq
 80050d8:	2301      	moveq	r3, #1
 80050da:	2300      	movne	r3, #0
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	461a      	mov	r2, r3
 80050e0:	79fb      	ldrb	r3, [r7, #7]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d0d3      	beq.n	800508e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3710      	adds	r7, #16
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80050fc:	e02c      	b.n	8005158 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	68b9      	ldr	r1, [r7, #8]
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	f000 f870 	bl	80051e8 <I2C_IsAcknowledgeFailed>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e02a      	b.n	8005168 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005118:	d01e      	beq.n	8005158 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d007      	beq.n	8005130 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005120:	f7fb fa64 	bl	80005ec <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	1ad2      	subs	r2, r2, r3
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	429a      	cmp	r2, r3
 800512e:	d913      	bls.n	8005158 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005134:	f043 0220 	orr.w	r2, r3, #32
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2220      	movs	r2, #32
 8005140:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	e007      	b.n	8005168 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	699b      	ldr	r3, [r3, #24]
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b02      	cmp	r3, #2
 8005164:	d1cb      	bne.n	80050fe <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3710      	adds	r7, #16
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800517c:	e028      	b.n	80051d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	68b9      	ldr	r1, [r7, #8]
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 f830 	bl	80051e8 <I2C_IsAcknowledgeFailed>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e026      	b.n	80051e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005198:	f7fb fa28 	bl	80005ec <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	1ad2      	subs	r2, r2, r3
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d913      	bls.n	80051d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ac:	f043 0220 	orr.w	r2, r3, #32
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2220      	movs	r2, #32
 80051b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e007      	b.n	80051e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	f003 0320 	and.w	r3, r3, #32
 80051da:	2b20      	cmp	r3, #32
 80051dc:	d1cf      	bne.n	800517e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	699b      	ldr	r3, [r3, #24]
 80051fa:	f003 0310 	and.w	r3, r3, #16
 80051fe:	2b10      	cmp	r3, #16
 8005200:	d148      	bne.n	8005294 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005202:	e01c      	b.n	800523e <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520a:	d018      	beq.n	800523e <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d007      	beq.n	8005222 <I2C_IsAcknowledgeFailed+0x3a>
 8005212:	f7fb f9eb 	bl	80005ec <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	1ad2      	subs	r2, r2, r3
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	429a      	cmp	r2, r3
 8005220:	d90d      	bls.n	800523e <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2220      	movs	r2, #32
 8005226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e02b      	b.n	8005296 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	f003 0320 	and.w	r3, r3, #32
 8005248:	2b20      	cmp	r3, #32
 800524a:	d1db      	bne.n	8005204 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2210      	movs	r2, #16
 8005252:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2220      	movs	r2, #32
 800525a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f7ff fee9 	bl	8005034 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	6859      	ldr	r1, [r3, #4]
 800526c:	4b0c      	ldr	r3, [pc, #48]	; (80052a0 <I2C_IsAcknowledgeFailed+0xb8>)
 800526e:	400b      	ands	r3, r1
 8005270:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2204      	movs	r2, #4
 8005276:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2220      	movs	r2, #32
 800527c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e000      	b.n	8005296 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	fe00e800 	.word	0xfe00e800

080052a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	607b      	str	r3, [r7, #4]
 80052ae:	460b      	mov	r3, r1
 80052b0:	817b      	strh	r3, [r7, #10]
 80052b2:	4613      	mov	r3, r2
 80052b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	6859      	ldr	r1, [r3, #4]
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	0d5b      	lsrs	r3, r3, #21
 80052c4:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80052c8:	4b0b      	ldr	r3, [pc, #44]	; (80052f8 <I2C_TransferConfig+0x54>)
 80052ca:	4303      	orrs	r3, r0
 80052cc:	43db      	mvns	r3, r3
 80052ce:	4019      	ands	r1, r3
 80052d0:	897b      	ldrh	r3, [r7, #10]
 80052d2:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80052d6:	7a7b      	ldrb	r3, [r7, #9]
 80052d8:	041b      	lsls	r3, r3, #16
 80052da:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80052de:	4318      	orrs	r0, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4318      	orrs	r0, r3
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	4303      	orrs	r3, r0
 80052e8:	430b      	orrs	r3, r1
 80052ea:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80052ec:	bf00      	nop
 80052ee:	3714      	adds	r7, #20
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr
 80052f8:	03ff63ff 	.word	0x03ff63ff

080052fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800530c:	b2db      	uxtb	r3, r3
 800530e:	2b20      	cmp	r3, #32
 8005310:	d138      	bne.n	8005384 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005318:	2b01      	cmp	r3, #1
 800531a:	d101      	bne.n	8005320 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800531c:	2302      	movs	r3, #2
 800531e:	e032      	b.n	8005386 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2224      	movs	r2, #36	; 0x24
 800532c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	6812      	ldr	r2, [r2, #0]
 8005338:	6812      	ldr	r2, [r2, #0]
 800533a:	f022 0201 	bic.w	r2, r2, #1
 800533e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	6812      	ldr	r2, [r2, #0]
 8005348:	6812      	ldr	r2, [r2, #0]
 800534a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800534e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	6811      	ldr	r1, [r2, #0]
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	430a      	orrs	r2, r1
 800535e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	6812      	ldr	r2, [r2, #0]
 8005368:	6812      	ldr	r2, [r2, #0]
 800536a:	f042 0201 	orr.w	r2, r2, #1
 800536e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005380:	2300      	movs	r3, #0
 8005382:	e000      	b.n	8005386 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005384:	2302      	movs	r3, #2
  }
}
 8005386:	4618      	mov	r0, r3
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005392:	b480      	push	{r7}
 8005394:	b085      	sub	sp, #20
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
 800539a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800539c:	2300      	movs	r3, #0
 800539e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b20      	cmp	r3, #32
 80053aa:	d139      	bne.n	8005420 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d101      	bne.n	80053ba <HAL_I2CEx_ConfigDigitalFilter+0x28>
 80053b6:	2302      	movs	r3, #2
 80053b8:	e033      	b.n	8005422 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2224      	movs	r2, #36	; 0x24
 80053c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6812      	ldr	r2, [r2, #0]
 80053d2:	6812      	ldr	r2, [r2, #0]
 80053d4:	f022 0201 	bic.w	r2, r2, #1
 80053d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80053e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	021b      	lsls	r3, r3, #8
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	6812      	ldr	r2, [r2, #0]
 8005404:	6812      	ldr	r2, [r2, #0]
 8005406:	f042 0201 	orr.w	r2, r2, #1
 800540a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2220      	movs	r2, #32
 8005410:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800541c:	2300      	movs	r3, #0
 800541e:	e000      	b.n	8005422 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8005420:	2302      	movs	r3, #2
  }
}
 8005422:	4618      	mov	r0, r3
 8005424:	3714      	adds	r7, #20
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
	...

08005430 <HAL_LTDC_Init>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b084      	sub	sp, #16
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, tmp1 = 0;
 8005438:	2300      	movs	r3, #0
 800543a:	60fb      	str	r3, [r7, #12]
 800543c:	2300      	movs	r3, #0
 800543e:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d101      	bne.n	800544a <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e0c7      	b.n	80055da <HAL_LTDC_Init+0x1aa>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d106      	bne.n	8005464 <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f008 fc24 	bl	800dcac <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2202      	movs	r2, #2
 8005468:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	6812      	ldr	r2, [r2, #0]
 8005474:	6992      	ldr	r2, [r2, #24]
 8005476:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800547a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	6812      	ldr	r2, [r2, #0]
 8005484:	6991      	ldr	r1, [r2, #24]
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	6850      	ldr	r0, [r2, #4]
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	6892      	ldr	r2, [r2, #8]
 800548e:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	68d2      	ldr	r2, [r2, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005494:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	6912      	ldr	r2, [r2, #16]
 800549a:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800549c:	430a      	orrs	r2, r1
 800549e:	619a      	str	r2, [r3, #24]

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	6899      	ldr	r1, [r3, #8]
 80054aa:	4b4e      	ldr	r3, [pc, #312]	; (80055e4 <HAL_LTDC_Init+0x1b4>)
 80054ac:	400b      	ands	r3, r1
 80054ae:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	041b      	lsls	r3, r3, #16
 80054b6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6812      	ldr	r2, [r2, #0]
 80054c0:	6891      	ldr	r1, [r2, #8]
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6990      	ldr	r0, [r2, #24]
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	4302      	orrs	r2, r0
 80054ca:	430a      	orrs	r2, r1
 80054cc:	609a      	str	r2, [r3, #8]

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68d9      	ldr	r1, [r3, #12]
 80054d8:	4b42      	ldr	r3, [pc, #264]	; (80055e4 <HAL_LTDC_Init+0x1b4>)
 80054da:	400b      	ands	r3, r1
 80054dc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	69db      	ldr	r3, [r3, #28]
 80054e2:	041b      	lsls	r3, r3, #16
 80054e4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	68d1      	ldr	r1, [r2, #12]
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	6a10      	ldr	r0, [r2, #32]
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	4302      	orrs	r2, r0
 80054f8:	430a      	orrs	r2, r1
 80054fa:	60da      	str	r2, [r3, #12]

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6919      	ldr	r1, [r3, #16]
 8005506:	4b37      	ldr	r3, [pc, #220]	; (80055e4 <HAL_LTDC_Init+0x1b4>)
 8005508:	400b      	ands	r3, r1
 800550a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005510:	041b      	lsls	r3, r3, #16
 8005512:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	6812      	ldr	r2, [r2, #0]
 800551c:	6911      	ldr	r1, [r2, #16]
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	4302      	orrs	r2, r0
 8005526:	430a      	orrs	r2, r1
 8005528:	611a      	str	r2, [r3, #16]

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6959      	ldr	r1, [r3, #20]
 8005534:	4b2b      	ldr	r3, [pc, #172]	; (80055e4 <HAL_LTDC_Init+0x1b4>)
 8005536:	400b      	ands	r3, r1
 8005538:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553e:	041b      	lsls	r3, r3, #16
 8005540:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	6812      	ldr	r2, [r2, #0]
 800554a:	6951      	ldr	r1, [r2, #20]
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	4302      	orrs	r2, r0
 8005554:	430a      	orrs	r2, r1
 8005556:	615a      	str	r2, [r3, #20]

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800555e:	021b      	lsls	r3, r3, #8
 8005560:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005568:	041b      	lsls	r3, r3, #16
 800556a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	6812      	ldr	r2, [r2, #0]
 8005574:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005576:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800557a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	6812      	ldr	r2, [r2, #0]
 8005584:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005586:	68b8      	ldr	r0, [r7, #8]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	4302      	orrs	r2, r0
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8005592:	4302      	orrs	r2, r0
 8005594:	430a      	orrs	r2, r1
 8005596:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the transfer Error interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	6812      	ldr	r2, [r2, #0]
 80055a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80055a2:	f042 0204 	orr.w	r2, r2, #4
 80055a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6812      	ldr	r2, [r2, #0]
 80055b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80055b2:	f042 0202 	orr.w	r2, r2, #2
 80055b6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	6812      	ldr	r2, [r2, #0]
 80055c0:	6992      	ldr	r2, [r2, #24]
 80055c2:	f042 0201 	orr.w	r2, r2, #1
 80055c6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3710      	adds	r7, #16
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	f000f800 	.word	0xf000f800

080055e8 <HAL_LTDC_IRQHandler>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.  
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f6:	f003 0304 	and.w	r3, r3, #4
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d025      	beq.n	800564a <HAL_LTDC_IRQHandler+0x62>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_TE) != RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005604:	f003 0304 	and.w	r3, r3, #4
 8005608:	2b00      	cmp	r3, #0
 800560a:	d01e      	beq.n	800564a <HAL_LTDC_IRQHandler+0x62>
    {
      /* Disable the transfer Error interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	6812      	ldr	r2, [r2, #0]
 8005614:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005616:	f022 0204 	bic.w	r2, r2, #4
 800561a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the transfer error flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	2204      	movs	r2, #4
 8005622:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800562a:	f043 0201 	orr.w	r2, r3, #1
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2204      	movs	r2, #4
 8005638:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f87b 	bl	8005740 <HAL_LTDC_ErrorCallback>
    }
  }
  /* FIFO underrun Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_FU) != RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b00      	cmp	r3, #0
 8005656:	d025      	beq.n	80056a4 <HAL_LTDC_IRQHandler+0xbc>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_FU) != RESET)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800565e:	f003 0302 	and.w	r3, r3, #2
 8005662:	2b00      	cmp	r3, #0
 8005664:	d01e      	beq.n	80056a4 <HAL_LTDC_IRQHandler+0xbc>
    {
      /* Disable the FIFO underrun interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	6812      	ldr	r2, [r2, #0]
 800566e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005670:	f022 0202 	bic.w	r2, r2, #2
 8005674:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the FIFO underrun flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2202      	movs	r2, #2
 800567c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005684:	f043 0202 	orr.w	r2, r3, #2
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2204      	movs	r2, #4
 8005692:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 f84e 	bl	8005740 <HAL_LTDC_ErrorCallback>
    }
  }
  /* Line Interrupt management ************************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_LI) != RESET)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d01d      	beq.n	80056ee <HAL_LTDC_IRQHandler+0x106>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_LI) != RESET)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b8:	f003 0301 	and.w	r3, r3, #1
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d016      	beq.n	80056ee <HAL_LTDC_IRQHandler+0x106>
    {
      /* Disable the Line interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	6812      	ldr	r2, [r2, #0]
 80056c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80056ca:	f022 0201 	bic.w	r2, r2, #1
 80056ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the Line interrupt flag */  
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2201      	movs	r2, #1
 80056d6:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Line interrupt Callback */
      HAL_LTDC_LineEventCallback(hltdc);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f833 	bl	8005754 <HAL_LTDC_LineEventCallback>
    }
  }
  /* Register reload Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_RR) != RESET)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f4:	f003 0308 	and.w	r3, r3, #8
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d01d      	beq.n	8005738 <HAL_LTDC_IRQHandler+0x150>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_RR) != RESET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005702:	f003 0308 	and.w	r3, r3, #8
 8005706:	2b00      	cmp	r3, #0
 8005708:	d016      	beq.n	8005738 <HAL_LTDC_IRQHandler+0x150>
    {
      /* Disable the register reload interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	6812      	ldr	r2, [r2, #0]
 8005712:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005714:	f022 0208 	bic.w	r2, r2, #8
 8005718:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Clear the register reload flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2208      	movs	r2, #8
 8005720:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2201      	movs	r2, #1
 8005726:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
      
      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Register reload interrupt Callback */
      HAL_LTDC_ReloadEventCallback(hltdc);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f818 	bl	8005768 <HAL_LTDC_ReloadEventCallback>
    }
  }  
}
 8005738:	bf00      	nop
 800573a:	3708      	adds	r7, #8
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8005770:	bf00      	nop
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 800577c:	b5b0      	push	{r4, r5, r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800578e:	2b01      	cmp	r3, #1
 8005790:	d101      	bne.n	8005796 <HAL_LTDC_ConfigLayer+0x1a>
 8005792:	2302      	movs	r3, #2
 8005794:	e02c      	b.n	80057f0 <HAL_LTDC_ConfigLayer+0x74>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2202      	movs	r2, #2
 80057a2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2134      	movs	r1, #52	; 0x34
 80057ac:	fb01 f303 	mul.w	r3, r1, r3
 80057b0:	4413      	add	r3, r2
 80057b2:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	4614      	mov	r4, r2
 80057ba:	461d      	mov	r5, r3
 80057bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057c8:	682b      	ldr	r3, [r5, #0]
 80057ca:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	68b9      	ldr	r1, [r7, #8]
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f000 f811 	bl	80057f8 <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2201      	movs	r2, #1
 80057dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bdb0      	pop	{r4, r5, r7, pc}

080057f8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b089      	sub	sp, #36	; 0x24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8005804:	2300      	movs	r3, #0
 8005806:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1 = 0;
 8005808:	2300      	movs	r3, #0
 800580a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp2 = 0;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	0c1b      	lsrs	r3, r3, #16
 800581c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005820:	4413      	add	r3, r2
 8005822:	041b      	lsls	r3, r3, #16
 8005824:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	461a      	mov	r2, r3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	01db      	lsls	r3, r3, #7
 8005830:	4413      	add	r3, r2
 8005832:	3384      	adds	r3, #132	; 0x84
 8005834:	461a      	mov	r2, r3
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4619      	mov	r1, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	01db      	lsls	r3, r3, #7
 8005840:	440b      	add	r3, r1
 8005842:	3384      	adds	r3, #132	; 0x84
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800584a:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	461a      	mov	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	01db      	lsls	r3, r3, #7
 8005856:	4413      	add	r3, r2
 8005858:	3384      	adds	r3, #132	; 0x84
 800585a:	4619      	mov	r1, r3
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	0c1b      	lsrs	r3, r3, #16
 8005868:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800586c:	4413      	add	r3, r2
 800586e:	1c5a      	adds	r2, r3, #1
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	4313      	orrs	r3, r2
 8005874:	604b      	str	r3, [r1, #4]

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	68da      	ldr	r2, [r3, #12]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005884:	4413      	add	r3, r2
 8005886:	041b      	lsls	r3, r3, #16
 8005888:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	461a      	mov	r2, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	01db      	lsls	r3, r3, #7
 8005894:	4413      	add	r3, r2
 8005896:	3384      	adds	r3, #132	; 0x84
 8005898:	461a      	mov	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4619      	mov	r1, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	01db      	lsls	r3, r3, #7
 80058a4:	440b      	add	r3, r1
 80058a6:	3384      	adds	r3, #132	; 0x84
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80058ae:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	461a      	mov	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	01db      	lsls	r3, r3, #7
 80058ba:	4413      	add	r3, r2
 80058bc:	3384      	adds	r3, #132	; 0x84
 80058be:	4619      	mov	r1, r3
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	689a      	ldr	r2, [r3, #8]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80058ce:	4413      	add	r3, r2
 80058d0:	1c5a      	adds	r2, r3, #1
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	461a      	mov	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	01db      	lsls	r3, r3, #7
 80058e2:	4413      	add	r3, r2
 80058e4:	3384      	adds	r3, #132	; 0x84
 80058e6:	461a      	mov	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4619      	mov	r1, r3
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	01db      	lsls	r3, r3, #7
 80058f2:	440b      	add	r3, r1
 80058f4:	3384      	adds	r3, #132	; 0x84
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	f023 0307 	bic.w	r3, r3, #7
 80058fc:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	461a      	mov	r2, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	01db      	lsls	r3, r3, #7
 8005908:	4413      	add	r3, r2
 800590a:	3384      	adds	r3, #132	; 0x84
 800590c:	461a      	mov	r2, r3
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	6113      	str	r3, [r2, #16]

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800591a:	021b      	lsls	r3, r3, #8
 800591c:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005924:	041b      	lsls	r3, r3, #16
 8005926:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	061b      	lsls	r3, r3, #24
 800592e:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	461a      	mov	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	01db      	lsls	r3, r3, #7
 800593a:	4413      	add	r3, r2
 800593c:	3384      	adds	r3, #132	; 0x84
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	461a      	mov	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	01db      	lsls	r3, r3, #7
 800594a:	4413      	add	r3, r2
 800594c:	3384      	adds	r3, #132	; 0x84
 800594e:	461a      	mov	r2, r3
 8005950:	2300      	movs	r3, #0
 8005952:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	461a      	mov	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	01db      	lsls	r3, r3, #7
 800595e:	4413      	add	r3, r2
 8005960:	3384      	adds	r3, #132	; 0x84
 8005962:	4619      	mov	r1, r3
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800596a:	461a      	mov	r2, r3
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	431a      	orrs	r2, r3
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	431a      	orrs	r2, r3
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	4313      	orrs	r3, r2
 8005978:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	461a      	mov	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	01db      	lsls	r3, r3, #7
 8005984:	4413      	add	r3, r2
 8005986:	3384      	adds	r3, #132	; 0x84
 8005988:	461a      	mov	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4619      	mov	r1, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	01db      	lsls	r3, r3, #7
 8005994:	440b      	add	r3, r1
 8005996:	3384      	adds	r3, #132	; 0x84
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800599e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	461a      	mov	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	01db      	lsls	r3, r3, #7
 80059aa:	4413      	add	r3, r2
 80059ac:	3384      	adds	r3, #132	; 0x84
 80059ae:	461a      	mov	r2, r3
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	461a      	mov	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	01db      	lsls	r3, r3, #7
 80059c0:	4413      	add	r3, r2
 80059c2:	3384      	adds	r3, #132	; 0x84
 80059c4:	4619      	mov	r1, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	461a      	mov	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	01db      	lsls	r3, r3, #7
 80059d0:	4413      	add	r3, r2
 80059d2:	3384      	adds	r3, #132	; 0x84
 80059d4:	69da      	ldr	r2, [r3, #28]
 80059d6:	4b5a      	ldr	r3, [pc, #360]	; (8005b40 <LTDC_SetConfig+0x348>)
 80059d8:	4013      	ands	r3, r2
 80059da:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	461a      	mov	r2, r3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	01db      	lsls	r3, r3, #7
 80059e6:	4413      	add	r3, r2
 80059e8:	3384      	adds	r3, #132	; 0x84
 80059ea:	4619      	mov	r1, r3
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	69da      	ldr	r2, [r3, #28]
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	6a1b      	ldr	r3, [r3, #32]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	61cb      	str	r3, [r1, #28]

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	461a      	mov	r2, r3
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	01db      	lsls	r3, r3, #7
 8005a02:	4413      	add	r3, r2
 8005a04:	3384      	adds	r3, #132	; 0x84
 8005a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	01db      	lsls	r3, r3, #7
 8005a12:	4413      	add	r3, r2
 8005a14:	3384      	adds	r3, #132	; 0x84
 8005a16:	461a      	mov	r2, r3
 8005a18:	2300      	movs	r3, #0
 8005a1a:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	461a      	mov	r2, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	01db      	lsls	r3, r3, #7
 8005a26:	4413      	add	r3, r2
 8005a28:	3384      	adds	r3, #132	; 0x84
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a30:	6293      	str	r3, [r2, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d102      	bne.n	8005a40 <LTDC_SetConfig+0x248>
  {
    tmp = 4;
 8005a3a:	2304      	movs	r3, #4
 8005a3c:	61fb      	str	r3, [r7, #28]
 8005a3e:	e01b      	b.n	8005a78 <LTDC_SetConfig+0x280>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d102      	bne.n	8005a4e <LTDC_SetConfig+0x256>
  {
    tmp = 3;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	61fb      	str	r3, [r7, #28]
 8005a4c:	e014      	b.n	8005a78 <LTDC_SetConfig+0x280>
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d00b      	beq.n	8005a6e <LTDC_SetConfig+0x276>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	691b      	ldr	r3, [r3, #16]
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d007      	beq.n	8005a6e <LTDC_SetConfig+0x276>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	691b      	ldr	r3, [r3, #16]
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005a62:	2b03      	cmp	r3, #3
 8005a64:	d003      	beq.n	8005a6e <LTDC_SetConfig+0x276>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	691b      	ldr	r3, [r3, #16]
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005a6a:	2b07      	cmp	r3, #7
 8005a6c:	d102      	bne.n	8005a74 <LTDC_SetConfig+0x27c>
  {
    tmp = 2;
 8005a6e:	2302      	movs	r3, #2
 8005a70:	61fb      	str	r3, [r7, #28]
 8005a72:	e001      	b.n	8005a78 <LTDC_SetConfig+0x280>
  }
  else
  {
    tmp = 1;
 8005a74:	2301      	movs	r3, #1
 8005a76:	61fb      	str	r3, [r7, #28]
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	01db      	lsls	r3, r3, #7
 8005a82:	4413      	add	r3, r2
 8005a84:	3384      	adds	r3, #132	; 0x84
 8005a86:	461a      	mov	r2, r3
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	01db      	lsls	r3, r3, #7
 8005a92:	440b      	add	r3, r1
 8005a94:	3384      	adds	r3, #132	; 0x84
 8005a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a98:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005a9c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	01db      	lsls	r3, r3, #7
 8005aa8:	4413      	add	r3, r2
 8005aaa:	3384      	adds	r3, #132	; 0x84
 8005aac:	4618      	mov	r0, r3
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab2:	69fa      	ldr	r2, [r7, #28]
 8005ab4:	fb02 f303 	mul.w	r3, r2, r3
 8005ab8:	041a      	lsls	r2, r3, #16
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	6859      	ldr	r1, [r3, #4]
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	1acb      	subs	r3, r1, r3
 8005ac4:	69f9      	ldr	r1, [r7, #28]
 8005ac6:	fb01 f303 	mul.w	r3, r1, r3
 8005aca:	3303      	adds	r3, #3
 8005acc:	4313      	orrs	r3, r2
 8005ace:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	01db      	lsls	r3, r3, #7
 8005ada:	4413      	add	r3, r2
 8005adc:	3384      	adds	r3, #132	; 0x84
 8005ade:	4619      	mov	r1, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	01db      	lsls	r3, r3, #7
 8005aea:	4413      	add	r3, r2
 8005aec:	3384      	adds	r3, #132	; 0x84
 8005aee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005af0:	4b14      	ldr	r3, [pc, #80]	; (8005b44 <LTDC_SetConfig+0x34c>)
 8005af2:	4013      	ands	r3, r2
 8005af4:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	461a      	mov	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	01db      	lsls	r3, r3, #7
 8005b00:	4413      	add	r3, r2
 8005b02:	3384      	adds	r3, #132	; 0x84
 8005b04:	461a      	mov	r2, r3
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0a:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	461a      	mov	r2, r3
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	01db      	lsls	r3, r3, #7
 8005b16:	4413      	add	r3, r2
 8005b18:	3384      	adds	r3, #132	; 0x84
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4619      	mov	r1, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	01db      	lsls	r3, r3, #7
 8005b26:	440b      	add	r3, r1
 8005b28:	3384      	adds	r3, #132	; 0x84
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f043 0301 	orr.w	r3, r3, #1
 8005b30:	6013      	str	r3, [r2, #0]
}
 8005b32:	bf00      	nop
 8005b34:	3724      	adds	r7, #36	; 0x24
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop
 8005b40:	fffff8f8 	.word	0xfffff8f8
 8005b44:	fffff800 	.word	0xfffff800

08005b48 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_StructInitFromVideoConfig(LTDC_HandleTypeDef* hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  
  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */
  
  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d101      	bne.n	8005b5e <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	e001      	b.n	8005b62 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 8005b5e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d102      	bne.n	8005b74 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 8005b6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005b72:	e000      	b.n	8005b76 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8005b74:	2200      	movs	r2, #0
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	69db      	ldr	r3, [r3, #28]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d102      	bne.n	8005b88 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 8005b82:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005b86:	e000      	b.n	8005b8a <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8005b88:	2200      	movs	r2, #0
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */
    
  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b92:	1e5a      	subs	r2, r3, #1
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba0:	4413      	add	r3, r2
 8005ba2:	1e5a      	subs	r2, r3, #1
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb0:	441a      	add	r2, r3
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb6:	4413      	add	r3, r2
 8005bb8:	1e5a      	subs	r2, r3, #1
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1;
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc6:	441a      	add	r2, r3
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bcc:	441a      	add	r2, r3
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bd2:	4413      	add	r3, r2
 8005bd4:	1e5a      	subs	r2, r3, #1
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	631a      	str	r2, [r3, #48]	; 0x30
  
  return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e043      	b.n	8005c86 <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d106      	bne.n	8005c18 <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f007 fdfa 	bl	800d80c <HAL_NOR_MspInit>
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	3308      	adds	r3, #8
 8005c20:	4619      	mov	r1, r3
 8005c22:	4610      	mov	r0, r2
 8005c24:	f004 f954 	bl	8009ed0 <FMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6818      	ldr	r0, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	461a      	mov	r2, r3
 8005c32:	68b9      	ldr	r1, [r7, #8]
 8005c34:	f004 f9f0 	bl	800a018 <FMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6858      	ldr	r0, [r3, #4]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c44:	6879      	ldr	r1, [r7, #4]
 8005c46:	f004 fa39 	bl	800a0bc <FMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	6892      	ldr	r2, [r2, #8]
 8005c52:	68f9      	ldr	r1, [r7, #12]
 8005c54:	6809      	ldr	r1, [r1, #0]
 8005c56:	68f8      	ldr	r0, [r7, #12]
 8005c58:	6880      	ldr	r0, [r0, #8]
 8005c5a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005c5e:	f041 0101 	orr.w	r1, r1, #1
 8005c62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d103      	bne.n	8005c76 <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 8005c6e:	4b08      	ldr	r3, [pc, #32]	; (8005c90 <HAL_NOR_Init+0xa8>)
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	e002      	b.n	8005c7c <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 8005c76:	4b06      	ldr	r3, [pc, #24]	; (8005c90 <HAL_NOR_Init+0xa8>)
 8005c78:	2201      	movs	r2, #1
 8005c7a:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  return HAL_OK;
 8005c84:	2300      	movs	r3, #0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	20020604 	.word	0x20020604

08005c94 <HAL_NOR_DeInit>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor)  
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_NOR_MspDeInit(hnor);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f007 fe03 	bl	800d8a8 <HAL_NOR_MspDeInit>
 
  /* Configure the NOR registers with their reset values */
  FMC_NORSRAM_DeInit(hnor->Instance, hnor->Extended, hnor->Init.NSBank);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6818      	ldr	r0, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6859      	ldr	r1, [r3, #4]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	461a      	mov	r2, r3
 8005cb0:	f004 f97e 	bl	8009fb0 <FMC_NORSRAM_DeInit>
  
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_RESET;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Release Lock */
  __HAL_UNLOCK(hnor);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3708      	adds	r7, #8
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
	...

08005cd0 <HAL_NOR_Read_ID>:
  *                the configuration information for NOR module.
  * @param  pNOR_ID  pointer to NOR ID structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  uint32_t deviceaddress = 0;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d101      	bne.n	8005cec <HAL_NOR_Read_ID+0x1c>
 8005ce8:	2302      	movs	r3, #2
 8005cea:	e08c      	b.n	8005e06 <HAL_NOR_Read_ID+0x136>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d101      	bne.n	8005d04 <HAL_NOR_Read_ID+0x34>
  {
     return HAL_BUSY;
 8005d00:	2302      	movs	r3, #2
 8005d02:	e080      	b.n	8005e06 <HAL_NOR_Read_ID+0x136>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d103      	bne.n	8005d14 <HAL_NOR_Read_ID+0x44>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 8005d0c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8005d10:	60fb      	str	r3, [r7, #12]
 8005d12:	e012      	b.n	8005d3a <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d103      	bne.n	8005d24 <HAL_NOR_Read_ID+0x54>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8005d1c:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 8005d20:	60fb      	str	r3, [r7, #12]
 8005d22:	e00a      	b.n	8005d3a <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	2b04      	cmp	r3, #4
 8005d2a:	d103      	bne.n	8005d34 <HAL_NOR_Read_ID+0x64>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8005d2c:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8005d30:	60fb      	str	r3, [r7, #12]
 8005d32:	e002      	b.n	8005d3a <HAL_NOR_Read_ID+0x6a>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 8005d34:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 8005d38:	60fb      	str	r3, [r7, #12]
  }  
    
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_BUSY;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2202      	movs	r2, #2
 8005d3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Send read ID command */
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DATA_FIRST);
 8005d42:	4b34      	ldr	r3, [pc, #208]	; (8005e14 <HAL_NOR_Read_ID+0x144>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d103      	bne.n	8005d52 <HAL_NOR_Read_ID+0x82>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8005d50:	e002      	b.n	8005d58 <HAL_NOR_Read_ID+0x88>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f203 5355 	addw	r3, r3, #1365	; 0x555
 8005d58:	22aa      	movs	r2, #170	; 0xaa
 8005d5a:	801a      	strh	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005d5c:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DATA_SECOND);
 8005d60:	4b2c      	ldr	r3, [pc, #176]	; (8005e14 <HAL_NOR_Read_ID+0x144>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d103      	bne.n	8005d70 <HAL_NOR_Read_ID+0xa0>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f203 5354 	addw	r3, r3, #1364	; 0x554
 8005d6e:	e002      	b.n	8005d76 <HAL_NOR_Read_ID+0xa6>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005d76:	2255      	movs	r2, #85	; 0x55
 8005d78:	801a      	strh	r2, [r3, #0]
 8005d7a:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DATA_AUTO_SELECT);
 8005d7e:	4b25      	ldr	r3, [pc, #148]	; (8005e14 <HAL_NOR_Read_ID+0x144>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d103      	bne.n	8005d8e <HAL_NOR_Read_ID+0xbe>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8005d8c:	e002      	b.n	8005d94 <HAL_NOR_Read_ID+0xc4>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f203 5355 	addw	r3, r3, #1365	; 0x555
 8005d94:	2290      	movs	r2, #144	; 0x90
 8005d96:	801a      	strh	r2, [r3, #0]
 8005d98:	f3bf 8f4f 	dsb	sy

  /* Read the NOR IDs */
  pNOR_ID->Manufacturer_Code = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, MC_ADDRESS);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	881b      	ldrh	r3, [r3, #0]
 8005da0:	b29a      	uxth	r2, r3
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	801a      	strh	r2, [r3, #0]
  pNOR_ID->Device_Code1      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE1_ADDR);
 8005da6:	4b1b      	ldr	r3, [pc, #108]	; (8005e14 <HAL_NOR_Read_ID+0x144>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d102      	bne.n	8005db4 <HAL_NOR_Read_ID+0xe4>
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	3302      	adds	r3, #2
 8005db2:	e001      	b.n	8005db8 <HAL_NOR_Read_ID+0xe8>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	3301      	adds	r3, #1
 8005db8:	881b      	ldrh	r3, [r3, #0]
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	805a      	strh	r2, [r3, #2]
  pNOR_ID->Device_Code2      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE2_ADDR);
 8005dc0:	4b14      	ldr	r3, [pc, #80]	; (8005e14 <HAL_NOR_Read_ID+0x144>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d102      	bne.n	8005dce <HAL_NOR_Read_ID+0xfe>
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	331c      	adds	r3, #28
 8005dcc:	e001      	b.n	8005dd2 <HAL_NOR_Read_ID+0x102>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	330e      	adds	r3, #14
 8005dd2:	881b      	ldrh	r3, [r3, #0]
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	809a      	strh	r2, [r3, #4]
  pNOR_ID->Device_Code3      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE3_ADDR);
 8005dda:	4b0e      	ldr	r3, [pc, #56]	; (8005e14 <HAL_NOR_Read_ID+0x144>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d102      	bne.n	8005de8 <HAL_NOR_Read_ID+0x118>
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	331e      	adds	r3, #30
 8005de6:	e001      	b.n	8005dec <HAL_NOR_Read_ID+0x11c>
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	330f      	adds	r3, #15
 8005dec:	881b      	ldrh	r3, [r3, #0]
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	80da      	strh	r2, [r3, #6]
  
  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3714      	adds	r7, #20
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	20020604 	.word	0x20020604

08005e18 <HAL_NOR_ReturnToReadMode>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  uint32_t deviceaddress = 0;  
 8005e20:	2300      	movs	r3, #0
 8005e22:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d101      	bne.n	8005e32 <HAL_NOR_ReturnToReadMode+0x1a>
 8005e2e:	2302      	movs	r3, #2
 8005e30:	e034      	b.n	8005e9c <HAL_NOR_ReturnToReadMode+0x84>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	d101      	bne.n	8005e4a <HAL_NOR_ReturnToReadMode+0x32>
  {
     return HAL_BUSY;
 8005e46:	2302      	movs	r3, #2
 8005e48:	e028      	b.n	8005e9c <HAL_NOR_ReturnToReadMode+0x84>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d103      	bne.n	8005e5a <HAL_NOR_ReturnToReadMode+0x42>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 8005e52:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8005e56:	60fb      	str	r3, [r7, #12]
 8005e58:	e012      	b.n	8005e80 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	d103      	bne.n	8005e6a <HAL_NOR_ReturnToReadMode+0x52>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8005e62:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 8005e66:	60fb      	str	r3, [r7, #12]
 8005e68:	e00a      	b.n	8005e80 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	2b04      	cmp	r3, #4
 8005e70:	d103      	bne.n	8005e7a <HAL_NOR_ReturnToReadMode+0x62>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8005e72:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8005e76:	60fb      	str	r3, [r7, #12]
 8005e78:	e002      	b.n	8005e80 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 8005e7a:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 8005e7e:	60fb      	str	r3, [r7, #12]
  }  
  
  NOR_WRITE(deviceaddress, NOR_CMD_DATA_READ_RESET);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	22f0      	movs	r2, #240	; 0xf0
 8005e84:	801a      	strh	r2, [r3, #0]
 8005e86:	f3bf 8f4f 	dsb	sy

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 8005e9a:	2300      	movs	r3, #0
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3714      	adds	r7, #20
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <HAL_NOR_GetStatus>:
  * @param  Timeout NOR programming Timeout
  * @retval NOR_Status: The returned value can be: HAL_NOR_STATUS_SUCCESS, HAL_NOR_STATUS_ERROR
  *         or HAL_NOR_STATUS_TIMEOUT
  */
HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout)
{ 
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b088      	sub	sp, #32
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
  HAL_NOR_StatusTypeDef status = HAL_NOR_STATUS_ONGOING;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	77fb      	strb	r3, [r7, #31]
  uint16_t tmpSR1 = 0, tmpSR2 = 0;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	83bb      	strh	r3, [r7, #28]
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	837b      	strh	r3, [r7, #26]
  uint32_t tickstart = 0;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	617b      	str	r3, [r7, #20]

  /* Poll on NOR memory Ready/Busy signal ------------------------------------*/
  HAL_NOR_MspWait(hnor, Timeout);
 8005ec4:	6879      	ldr	r1, [r7, #4]
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f00a fa28 	bl	801031c <HAL_NOR_MspWait>
  
  /* Get the NOR memory operation status -------------------------------------*/
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005ecc:	f7fa fb8e 	bl	80005ec <HAL_GetTick>
 8005ed0:	6178      	str	r0, [r7, #20]
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 8005ed2:	e03e      	b.n	8005f52 <HAL_NOR_GetStatus+0xaa>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eda:	d00c      	beq.n	8005ef6 <HAL_NOR_GetStatus+0x4e>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d007      	beq.n	8005ef2 <HAL_NOR_GetStatus+0x4a>
 8005ee2:	f7fa fb83 	bl	80005ec <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	1ad2      	subs	r2, r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d901      	bls.n	8005ef6 <HAL_NOR_GetStatus+0x4e>
      {
        status = HAL_NOR_STATUS_TIMEOUT; 
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	77fb      	strb	r3, [r7, #31]
      } 
    } 

    /* Read NOR status register (DQ6 and DQ5) */
    tmpSR1 = *(__IO uint16_t *)Address;
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	881b      	ldrh	r3, [r3, #0]
 8005efa:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	881b      	ldrh	r3, [r3, #0]
 8005f00:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8005f02:	8bba      	ldrh	r2, [r7, #28]
 8005f04:	8b7b      	ldrh	r3, [r7, #26]
 8005f06:	4053      	eors	r3, r2
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d101      	bne.n	8005f16 <HAL_NOR_GetStatus+0x6e>
    {
      return HAL_NOR_STATUS_SUCCESS ;
 8005f12:	2300      	movs	r3, #0
 8005f14:	e024      	b.n	8005f60 <HAL_NOR_GetStatus+0xb8>
    }
    
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 8005f16:	8bbb      	ldrh	r3, [r7, #28]
 8005f18:	f003 0320 	and.w	r3, r3, #32
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d001      	beq.n	8005f24 <HAL_NOR_GetStatus+0x7c>
    {
      status = HAL_NOR_STATUS_ONGOING;
 8005f20:	2301      	movs	r3, #1
 8005f22:	77fb      	strb	r3, [r7, #31]
    }
    
    tmpSR1 = *(__IO uint16_t *)Address;
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	881b      	ldrh	r3, [r3, #0]
 8005f28:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	881b      	ldrh	r3, [r3, #0]
 8005f2e:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8005f30:	8bba      	ldrh	r2, [r7, #28]
 8005f32:	8b7b      	ldrh	r3, [r7, #26]
 8005f34:	4053      	eors	r3, r2
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d101      	bne.n	8005f44 <HAL_NOR_GetStatus+0x9c>
    {
      return HAL_NOR_STATUS_SUCCESS;
 8005f40:	2300      	movs	r3, #0
 8005f42:	e00d      	b.n	8005f60 <HAL_NOR_GetStatus+0xb8>
    }
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 8005f44:	8bbb      	ldrh	r3, [r7, #28]
 8005f46:	f003 0320 	and.w	r3, r3, #32
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d001      	beq.n	8005f52 <HAL_NOR_GetStatus+0xaa>
    {
      return HAL_NOR_STATUS_ERROR;
 8005f4e:	2302      	movs	r3, #2
 8005f50:	e006      	b.n	8005f60 <HAL_NOR_GetStatus+0xb8>
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 8005f52:	7ffb      	ldrb	r3, [r7, #31]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d002      	beq.n	8005f5e <HAL_NOR_GetStatus+0xb6>
 8005f58:	7ffb      	ldrb	r3, [r7, #31]
 8005f5a:	2b03      	cmp	r3, #3
 8005f5c:	d1ba      	bne.n	8005ed4 <HAL_NOR_GetStatus+0x2c>
    } 
  }

  /* Return the operation status */
  return status;
 8005f5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3720      	adds	r7, #32
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b086      	sub	sp, #24
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8005f70:	2300      	movs	r3, #0
 8005f72:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e25e      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 0301 	and.w	r3, r3, #1
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	f000 8087 	beq.w	800609a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f8c:	4b96      	ldr	r3, [pc, #600]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	f003 030c 	and.w	r3, r3, #12
 8005f94:	2b04      	cmp	r3, #4
 8005f96:	d00c      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f98:	4b93      	ldr	r3, [pc, #588]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f003 030c 	and.w	r3, r3, #12
 8005fa0:	2b08      	cmp	r3, #8
 8005fa2:	d112      	bne.n	8005fca <HAL_RCC_OscConfig+0x62>
 8005fa4:	4b90      	ldr	r3, [pc, #576]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005fb0:	d10b      	bne.n	8005fca <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fb2:	4b8d      	ldr	r3, [pc, #564]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d06c      	beq.n	8006098 <HAL_RCC_OscConfig+0x130>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d168      	bne.n	8006098 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e238      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fd2:	d106      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x7a>
 8005fd4:	4a84      	ldr	r2, [pc, #528]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005fd6:	4b84      	ldr	r3, [pc, #528]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fde:	6013      	str	r3, [r2, #0]
 8005fe0:	e02e      	b.n	8006040 <HAL_RCC_OscConfig+0xd8>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10c      	bne.n	8006004 <HAL_RCC_OscConfig+0x9c>
 8005fea:	4a7f      	ldr	r2, [pc, #508]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005fec:	4b7e      	ldr	r3, [pc, #504]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ff4:	6013      	str	r3, [r2, #0]
 8005ff6:	4a7c      	ldr	r2, [pc, #496]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005ff8:	4b7b      	ldr	r3, [pc, #492]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006000:	6013      	str	r3, [r2, #0]
 8006002:	e01d      	b.n	8006040 <HAL_RCC_OscConfig+0xd8>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800600c:	d10c      	bne.n	8006028 <HAL_RCC_OscConfig+0xc0>
 800600e:	4a76      	ldr	r2, [pc, #472]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006010:	4b75      	ldr	r3, [pc, #468]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	4a73      	ldr	r2, [pc, #460]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 800601c:	4b72      	ldr	r3, [pc, #456]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006024:	6013      	str	r3, [r2, #0]
 8006026:	e00b      	b.n	8006040 <HAL_RCC_OscConfig+0xd8>
 8006028:	4a6f      	ldr	r2, [pc, #444]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 800602a:	4b6f      	ldr	r3, [pc, #444]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006032:	6013      	str	r3, [r2, #0]
 8006034:	4a6c      	ldr	r2, [pc, #432]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006036:	4b6c      	ldr	r3, [pc, #432]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800603e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d013      	beq.n	8006070 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006048:	f7fa fad0 	bl	80005ec <HAL_GetTick>
 800604c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800604e:	e008      	b.n	8006062 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006050:	f7fa facc 	bl	80005ec <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	2b64      	cmp	r3, #100	; 0x64
 800605c:	d901      	bls.n	8006062 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e1ec      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006062:	4b61      	ldr	r3, [pc, #388]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d0f0      	beq.n	8006050 <HAL_RCC_OscConfig+0xe8>
 800606e:	e014      	b.n	800609a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006070:	f7fa fabc 	bl	80005ec <HAL_GetTick>
 8006074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006076:	e008      	b.n	800608a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006078:	f7fa fab8 	bl	80005ec <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	2b64      	cmp	r3, #100	; 0x64
 8006084:	d901      	bls.n	800608a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e1d8      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800608a:	4b57      	ldr	r3, [pc, #348]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1f0      	bne.n	8006078 <HAL_RCC_OscConfig+0x110>
 8006096:	e000      	b.n	800609a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0302 	and.w	r3, r3, #2
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d069      	beq.n	800617a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80060a6:	4b50      	ldr	r3, [pc, #320]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f003 030c 	and.w	r3, r3, #12
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00b      	beq.n	80060ca <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060b2:	4b4d      	ldr	r3, [pc, #308]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f003 030c 	and.w	r3, r3, #12
 80060ba:	2b08      	cmp	r3, #8
 80060bc:	d11c      	bne.n	80060f8 <HAL_RCC_OscConfig+0x190>
 80060be:	4b4a      	ldr	r3, [pc, #296]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d116      	bne.n	80060f8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060ca:	4b47      	ldr	r3, [pc, #284]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d005      	beq.n	80060e2 <HAL_RCC_OscConfig+0x17a>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d001      	beq.n	80060e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e1ac      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060e2:	4941      	ldr	r1, [pc, #260]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 80060e4:	4b40      	ldr	r3, [pc, #256]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	00db      	lsls	r3, r3, #3
 80060f2:	4313      	orrs	r3, r2
 80060f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060f6:	e040      	b.n	800617a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d023      	beq.n	8006148 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006100:	4a39      	ldr	r2, [pc, #228]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006102:	4b39      	ldr	r3, [pc, #228]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f043 0301 	orr.w	r3, r3, #1
 800610a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800610c:	f7fa fa6e 	bl	80005ec <HAL_GetTick>
 8006110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006112:	e008      	b.n	8006126 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006114:	f7fa fa6a 	bl	80005ec <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	2b02      	cmp	r3, #2
 8006120:	d901      	bls.n	8006126 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e18a      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006126:	4b30      	ldr	r3, [pc, #192]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d0f0      	beq.n	8006114 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006132:	492d      	ldr	r1, [pc, #180]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006134:	4b2c      	ldr	r3, [pc, #176]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	691b      	ldr	r3, [r3, #16]
 8006140:	00db      	lsls	r3, r3, #3
 8006142:	4313      	orrs	r3, r2
 8006144:	600b      	str	r3, [r1, #0]
 8006146:	e018      	b.n	800617a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006148:	4a27      	ldr	r2, [pc, #156]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 800614a:	4b27      	ldr	r3, [pc, #156]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f023 0301 	bic.w	r3, r3, #1
 8006152:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006154:	f7fa fa4a 	bl	80005ec <HAL_GetTick>
 8006158:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800615a:	e008      	b.n	800616e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800615c:	f7fa fa46 	bl	80005ec <HAL_GetTick>
 8006160:	4602      	mov	r2, r0
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	2b02      	cmp	r3, #2
 8006168:	d901      	bls.n	800616e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	e166      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800616e:	4b1e      	ldr	r3, [pc, #120]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1f0      	bne.n	800615c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0308 	and.w	r3, r3, #8
 8006182:	2b00      	cmp	r3, #0
 8006184:	d038      	beq.n	80061f8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d019      	beq.n	80061c2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800618e:	4a16      	ldr	r2, [pc, #88]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006190:	4b15      	ldr	r3, [pc, #84]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 8006192:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006194:	f043 0301 	orr.w	r3, r3, #1
 8006198:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800619a:	f7fa fa27 	bl	80005ec <HAL_GetTick>
 800619e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061a0:	e008      	b.n	80061b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80061a2:	f7fa fa23 	bl	80005ec <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d901      	bls.n	80061b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e143      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061b4:	4b0c      	ldr	r3, [pc, #48]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 80061b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061b8:	f003 0302 	and.w	r3, r3, #2
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d0f0      	beq.n	80061a2 <HAL_RCC_OscConfig+0x23a>
 80061c0:	e01a      	b.n	80061f8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061c2:	4a09      	ldr	r2, [pc, #36]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 80061c4:	4b08      	ldr	r3, [pc, #32]	; (80061e8 <HAL_RCC_OscConfig+0x280>)
 80061c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061c8:	f023 0301 	bic.w	r3, r3, #1
 80061cc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061ce:	f7fa fa0d 	bl	80005ec <HAL_GetTick>
 80061d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061d4:	e00a      	b.n	80061ec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80061d6:	f7fa fa09 	bl	80005ec <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d903      	bls.n	80061ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80061e4:	2303      	movs	r3, #3
 80061e6:	e129      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
 80061e8:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061ec:	4b95      	ldr	r3, [pc, #596]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80061ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1ee      	bne.n	80061d6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 0304 	and.w	r3, r3, #4
 8006200:	2b00      	cmp	r3, #0
 8006202:	f000 80a4 	beq.w	800634e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006206:	4b8f      	ldr	r3, [pc, #572]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d10d      	bne.n	800622e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006212:	4a8c      	ldr	r2, [pc, #560]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006214:	4b8b      	ldr	r3, [pc, #556]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800621c:	6413      	str	r3, [r2, #64]	; 0x40
 800621e:	4b89      	ldr	r3, [pc, #548]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006226:	60fb      	str	r3, [r7, #12]
 8006228:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800622a:	2301      	movs	r3, #1
 800622c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800622e:	4b86      	ldr	r3, [pc, #536]	; (8006448 <HAL_RCC_OscConfig+0x4e0>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006236:	2b00      	cmp	r3, #0
 8006238:	d118      	bne.n	800626c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800623a:	4a83      	ldr	r2, [pc, #524]	; (8006448 <HAL_RCC_OscConfig+0x4e0>)
 800623c:	4b82      	ldr	r3, [pc, #520]	; (8006448 <HAL_RCC_OscConfig+0x4e0>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006244:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006246:	f7fa f9d1 	bl	80005ec <HAL_GetTick>
 800624a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800624c:	e008      	b.n	8006260 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800624e:	f7fa f9cd 	bl	80005ec <HAL_GetTick>
 8006252:	4602      	mov	r2, r0
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	1ad3      	subs	r3, r2, r3
 8006258:	2b64      	cmp	r3, #100	; 0x64
 800625a:	d901      	bls.n	8006260 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e0ed      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006260:	4b79      	ldr	r3, [pc, #484]	; (8006448 <HAL_RCC_OscConfig+0x4e0>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006268:	2b00      	cmp	r3, #0
 800626a:	d0f0      	beq.n	800624e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d106      	bne.n	8006282 <HAL_RCC_OscConfig+0x31a>
 8006274:	4a73      	ldr	r2, [pc, #460]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006276:	4b73      	ldr	r3, [pc, #460]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800627a:	f043 0301 	orr.w	r3, r3, #1
 800627e:	6713      	str	r3, [r2, #112]	; 0x70
 8006280:	e02d      	b.n	80062de <HAL_RCC_OscConfig+0x376>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10c      	bne.n	80062a4 <HAL_RCC_OscConfig+0x33c>
 800628a:	4a6e      	ldr	r2, [pc, #440]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 800628c:	4b6d      	ldr	r3, [pc, #436]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 800628e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006290:	f023 0301 	bic.w	r3, r3, #1
 8006294:	6713      	str	r3, [r2, #112]	; 0x70
 8006296:	4a6b      	ldr	r2, [pc, #428]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006298:	4b6a      	ldr	r3, [pc, #424]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 800629a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800629c:	f023 0304 	bic.w	r3, r3, #4
 80062a0:	6713      	str	r3, [r2, #112]	; 0x70
 80062a2:	e01c      	b.n	80062de <HAL_RCC_OscConfig+0x376>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	2b05      	cmp	r3, #5
 80062aa:	d10c      	bne.n	80062c6 <HAL_RCC_OscConfig+0x35e>
 80062ac:	4a65      	ldr	r2, [pc, #404]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80062ae:	4b65      	ldr	r3, [pc, #404]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80062b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062b2:	f043 0304 	orr.w	r3, r3, #4
 80062b6:	6713      	str	r3, [r2, #112]	; 0x70
 80062b8:	4a62      	ldr	r2, [pc, #392]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80062ba:	4b62      	ldr	r3, [pc, #392]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80062bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062be:	f043 0301 	orr.w	r3, r3, #1
 80062c2:	6713      	str	r3, [r2, #112]	; 0x70
 80062c4:	e00b      	b.n	80062de <HAL_RCC_OscConfig+0x376>
 80062c6:	4a5f      	ldr	r2, [pc, #380]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80062c8:	4b5e      	ldr	r3, [pc, #376]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80062ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062cc:	f023 0301 	bic.w	r3, r3, #1
 80062d0:	6713      	str	r3, [r2, #112]	; 0x70
 80062d2:	4a5c      	ldr	r2, [pc, #368]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80062d4:	4b5b      	ldr	r3, [pc, #364]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80062d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062d8:	f023 0304 	bic.w	r3, r3, #4
 80062dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d015      	beq.n	8006312 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062e6:	f7fa f981 	bl	80005ec <HAL_GetTick>
 80062ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062ec:	e00a      	b.n	8006304 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062ee:	f7fa f97d 	bl	80005ec <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d901      	bls.n	8006304 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e09b      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006304:	4b4f      	ldr	r3, [pc, #316]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d0ee      	beq.n	80062ee <HAL_RCC_OscConfig+0x386>
 8006310:	e014      	b.n	800633c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006312:	f7fa f96b 	bl	80005ec <HAL_GetTick>
 8006316:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006318:	e00a      	b.n	8006330 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800631a:	f7fa f967 	bl	80005ec <HAL_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	f241 3288 	movw	r2, #5000	; 0x1388
 8006328:	4293      	cmp	r3, r2
 800632a:	d901      	bls.n	8006330 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800632c:	2303      	movs	r3, #3
 800632e:	e085      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006330:	4b44      	ldr	r3, [pc, #272]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006334:	f003 0302 	and.w	r3, r3, #2
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1ee      	bne.n	800631a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800633c:	7dfb      	ldrb	r3, [r7, #23]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d105      	bne.n	800634e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006342:	4a40      	ldr	r2, [pc, #256]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006344:	4b3f      	ldr	r3, [pc, #252]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800634c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d071      	beq.n	800643a <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006356:	4b3b      	ldr	r3, [pc, #236]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f003 030c 	and.w	r3, r3, #12
 800635e:	2b08      	cmp	r3, #8
 8006360:	d069      	beq.n	8006436 <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	2b02      	cmp	r3, #2
 8006368:	d14b      	bne.n	8006402 <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800636a:	4a36      	ldr	r2, [pc, #216]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 800636c:	4b35      	ldr	r3, [pc, #212]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006374:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006376:	f7fa f939 	bl	80005ec <HAL_GetTick>
 800637a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800637c:	e008      	b.n	8006390 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800637e:	f7fa f935 	bl	80005ec <HAL_GetTick>
 8006382:	4602      	mov	r2, r0
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	2b02      	cmp	r3, #2
 800638a:	d901      	bls.n	8006390 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e055      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006390:	4b2c      	ldr	r3, [pc, #176]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1f0      	bne.n	800637e <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800639c:	4929      	ldr	r1, [pc, #164]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	69da      	ldr	r2, [r3, #28]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a1b      	ldr	r3, [r3, #32]
 80063a6:	431a      	orrs	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ac:	019b      	lsls	r3, r3, #6
 80063ae:	431a      	orrs	r2, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b4:	085b      	lsrs	r3, r3, #1
 80063b6:	3b01      	subs	r3, #1
 80063b8:	041b      	lsls	r3, r3, #16
 80063ba:	431a      	orrs	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c0:	061b      	lsls	r3, r3, #24
 80063c2:	431a      	orrs	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c8:	071b      	lsls	r3, r3, #28
 80063ca:	4313      	orrs	r3, r2
 80063cc:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063ce:	4a1d      	ldr	r2, [pc, #116]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80063d0:	4b1c      	ldr	r3, [pc, #112]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063da:	f7fa f907 	bl	80005ec <HAL_GetTick>
 80063de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063e0:	e008      	b.n	80063f4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063e2:	f7fa f903 	bl	80005ec <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d901      	bls.n	80063f4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e023      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063f4:	4b13      	ldr	r3, [pc, #76]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d0f0      	beq.n	80063e2 <HAL_RCC_OscConfig+0x47a>
 8006400:	e01b      	b.n	800643a <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006402:	4a10      	ldr	r2, [pc, #64]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006404:	4b0f      	ldr	r3, [pc, #60]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800640c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800640e:	f7fa f8ed 	bl	80005ec <HAL_GetTick>
 8006412:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006414:	e008      	b.n	8006428 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006416:	f7fa f8e9 	bl	80005ec <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	2b02      	cmp	r3, #2
 8006422:	d901      	bls.n	8006428 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e009      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006428:	4b06      	ldr	r3, [pc, #24]	; (8006444 <HAL_RCC_OscConfig+0x4dc>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1f0      	bne.n	8006416 <HAL_RCC_OscConfig+0x4ae>
 8006434:	e001      	b.n	800643a <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e000      	b.n	800643c <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3718      	adds	r7, #24
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}
 8006444:	40023800 	.word	0x40023800
 8006448:	40007000 	.word	0x40007000

0800644c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006456:	2300      	movs	r3, #0
 8006458:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d101      	bne.n	8006464 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e0ce      	b.n	8006602 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006464:	4b69      	ldr	r3, [pc, #420]	; (800660c <HAL_RCC_ClockConfig+0x1c0>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 020f 	and.w	r2, r3, #15
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	429a      	cmp	r2, r3
 8006470:	d210      	bcs.n	8006494 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006472:	4966      	ldr	r1, [pc, #408]	; (800660c <HAL_RCC_ClockConfig+0x1c0>)
 8006474:	4b65      	ldr	r3, [pc, #404]	; (800660c <HAL_RCC_ClockConfig+0x1c0>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f023 020f 	bic.w	r2, r3, #15
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	4313      	orrs	r3, r2
 8006480:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006482:	4b62      	ldr	r3, [pc, #392]	; (800660c <HAL_RCC_ClockConfig+0x1c0>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 020f 	and.w	r2, r3, #15
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	429a      	cmp	r2, r3
 800648e:	d001      	beq.n	8006494 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e0b6      	b.n	8006602 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0302 	and.w	r3, r3, #2
 800649c:	2b00      	cmp	r3, #0
 800649e:	d020      	beq.n	80064e2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0304 	and.w	r3, r3, #4
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d005      	beq.n	80064b8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064ac:	4a58      	ldr	r2, [pc, #352]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80064ae:	4b58      	ldr	r3, [pc, #352]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80064b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0308 	and.w	r3, r3, #8
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d005      	beq.n	80064d0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064c4:	4a52      	ldr	r2, [pc, #328]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80064c6:	4b52      	ldr	r3, [pc, #328]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80064ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064d0:	494f      	ldr	r1, [pc, #316]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80064d2:	4b4f      	ldr	r3, [pc, #316]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	4313      	orrs	r3, r2
 80064e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0301 	and.w	r3, r3, #1
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d040      	beq.n	8006570 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d107      	bne.n	8006506 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064f6:	4b46      	ldr	r3, [pc, #280]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d115      	bne.n	800652e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e07d      	b.n	8006602 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	2b02      	cmp	r3, #2
 800650c:	d107      	bne.n	800651e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800650e:	4b40      	ldr	r3, [pc, #256]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006516:	2b00      	cmp	r3, #0
 8006518:	d109      	bne.n	800652e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	e071      	b.n	8006602 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800651e:	4b3c      	ldr	r3, [pc, #240]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b00      	cmp	r3, #0
 8006528:	d101      	bne.n	800652e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e069      	b.n	8006602 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800652e:	4938      	ldr	r1, [pc, #224]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 8006530:	4b37      	ldr	r3, [pc, #220]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f023 0203 	bic.w	r2, r3, #3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	4313      	orrs	r3, r2
 800653e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006540:	f7fa f854 	bl	80005ec <HAL_GetTick>
 8006544:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006546:	e00a      	b.n	800655e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006548:	f7fa f850 	bl	80005ec <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	f241 3288 	movw	r2, #5000	; 0x1388
 8006556:	4293      	cmp	r3, r2
 8006558:	d901      	bls.n	800655e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e051      	b.n	8006602 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800655e:	4b2c      	ldr	r3, [pc, #176]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	f003 020c 	and.w	r2, r3, #12
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	429a      	cmp	r2, r3
 800656e:	d1eb      	bne.n	8006548 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006570:	4b26      	ldr	r3, [pc, #152]	; (800660c <HAL_RCC_ClockConfig+0x1c0>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 020f 	and.w	r2, r3, #15
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	429a      	cmp	r2, r3
 800657c:	d910      	bls.n	80065a0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800657e:	4923      	ldr	r1, [pc, #140]	; (800660c <HAL_RCC_ClockConfig+0x1c0>)
 8006580:	4b22      	ldr	r3, [pc, #136]	; (800660c <HAL_RCC_ClockConfig+0x1c0>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f023 020f 	bic.w	r2, r3, #15
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	4313      	orrs	r3, r2
 800658c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800658e:	4b1f      	ldr	r3, [pc, #124]	; (800660c <HAL_RCC_ClockConfig+0x1c0>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 020f 	and.w	r2, r3, #15
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	429a      	cmp	r2, r3
 800659a:	d001      	beq.n	80065a0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e030      	b.n	8006602 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 0304 	and.w	r3, r3, #4
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d008      	beq.n	80065be <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065ac:	4918      	ldr	r1, [pc, #96]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80065ae:	4b18      	ldr	r3, [pc, #96]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0308 	and.w	r3, r3, #8
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d009      	beq.n	80065de <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80065ca:	4911      	ldr	r1, [pc, #68]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80065cc:	4b10      	ldr	r3, [pc, #64]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	00db      	lsls	r3, r3, #3
 80065da:	4313      	orrs	r3, r2
 80065dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80065de:	f000 f81d 	bl	800661c <HAL_RCC_GetSysClockFreq>
 80065e2:	4601      	mov	r1, r0
 80065e4:	4b0a      	ldr	r3, [pc, #40]	; (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	091b      	lsrs	r3, r3, #4
 80065ea:	f003 030f 	and.w	r3, r3, #15
 80065ee:	4a09      	ldr	r2, [pc, #36]	; (8006614 <HAL_RCC_ClockConfig+0x1c8>)
 80065f0:	5cd3      	ldrb	r3, [r2, r3]
 80065f2:	fa21 f303 	lsr.w	r3, r1, r3
 80065f6:	4a08      	ldr	r2, [pc, #32]	; (8006618 <HAL_RCC_ClockConfig+0x1cc>)
 80065f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80065fa:	2000      	movs	r0, #0
 80065fc:	f7f9 ffb2 	bl	8000564 <HAL_InitTick>

  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	40023c00 	.word	0x40023c00
 8006610:	40023800 	.word	0x40023800
 8006614:	08017a74 	.word	0x08017a74
 8006618:	200200dc 	.word	0x200200dc

0800661c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800661c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006620:	b087      	sub	sp, #28
 8006622:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006624:	2200      	movs	r2, #0
 8006626:	60fa      	str	r2, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	617a      	str	r2, [r7, #20]
 800662c:	2200      	movs	r2, #0
 800662e:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0;
 8006630:	2200      	movs	r2, #0
 8006632:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006634:	4a51      	ldr	r2, [pc, #324]	; (800677c <HAL_RCC_GetSysClockFreq+0x160>)
 8006636:	6892      	ldr	r2, [r2, #8]
 8006638:	f002 020c 	and.w	r2, r2, #12
 800663c:	2a04      	cmp	r2, #4
 800663e:	d007      	beq.n	8006650 <HAL_RCC_GetSysClockFreq+0x34>
 8006640:	2a08      	cmp	r2, #8
 8006642:	d008      	beq.n	8006656 <HAL_RCC_GetSysClockFreq+0x3a>
 8006644:	2a00      	cmp	r2, #0
 8006646:	f040 8090 	bne.w	800676a <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800664a:	4b4d      	ldr	r3, [pc, #308]	; (8006780 <HAL_RCC_GetSysClockFreq+0x164>)
 800664c:	613b      	str	r3, [r7, #16]
       break;
 800664e:	e08f      	b.n	8006770 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006650:	4b4c      	ldr	r3, [pc, #304]	; (8006784 <HAL_RCC_GetSysClockFreq+0x168>)
 8006652:	613b      	str	r3, [r7, #16]
      break;
 8006654:	e08c      	b.n	8006770 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006656:	4a49      	ldr	r2, [pc, #292]	; (800677c <HAL_RCC_GetSysClockFreq+0x160>)
 8006658:	6852      	ldr	r2, [r2, #4]
 800665a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800665e:	60fa      	str	r2, [r7, #12]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006660:	4a46      	ldr	r2, [pc, #280]	; (800677c <HAL_RCC_GetSysClockFreq+0x160>)
 8006662:	6852      	ldr	r2, [r2, #4]
 8006664:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8006668:	2a00      	cmp	r2, #0
 800666a:	d023      	beq.n	80066b4 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800666c:	4b43      	ldr	r3, [pc, #268]	; (800677c <HAL_RCC_GetSysClockFreq+0x160>)
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	099b      	lsrs	r3, r3, #6
 8006672:	f04f 0400 	mov.w	r4, #0
 8006676:	f240 11ff 	movw	r1, #511	; 0x1ff
 800667a:	f04f 0200 	mov.w	r2, #0
 800667e:	ea03 0301 	and.w	r3, r3, r1
 8006682:	ea04 0402 	and.w	r4, r4, r2
 8006686:	4a3f      	ldr	r2, [pc, #252]	; (8006784 <HAL_RCC_GetSysClockFreq+0x168>)
 8006688:	fb02 f104 	mul.w	r1, r2, r4
 800668c:	2200      	movs	r2, #0
 800668e:	fb02 f203 	mul.w	r2, r2, r3
 8006692:	440a      	add	r2, r1
 8006694:	493b      	ldr	r1, [pc, #236]	; (8006784 <HAL_RCC_GetSysClockFreq+0x168>)
 8006696:	fba3 0101 	umull	r0, r1, r3, r1
 800669a:	1853      	adds	r3, r2, r1
 800669c:	4619      	mov	r1, r3
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f04f 0400 	mov.w	r4, #0
 80066a4:	461a      	mov	r2, r3
 80066a6:	4623      	mov	r3, r4
 80066a8:	f7f9 fdc6 	bl	8000238 <__aeabi_uldivmod>
 80066ac:	4603      	mov	r3, r0
 80066ae:	460c      	mov	r4, r1
 80066b0:	617b      	str	r3, [r7, #20]
 80066b2:	e04c      	b.n	800674e <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066b4:	4a31      	ldr	r2, [pc, #196]	; (800677c <HAL_RCC_GetSysClockFreq+0x160>)
 80066b6:	6852      	ldr	r2, [r2, #4]
 80066b8:	0992      	lsrs	r2, r2, #6
 80066ba:	4611      	mov	r1, r2
 80066bc:	f04f 0200 	mov.w	r2, #0
 80066c0:	f240 15ff 	movw	r5, #511	; 0x1ff
 80066c4:	f04f 0600 	mov.w	r6, #0
 80066c8:	ea05 0501 	and.w	r5, r5, r1
 80066cc:	ea06 0602 	and.w	r6, r6, r2
 80066d0:	4629      	mov	r1, r5
 80066d2:	4632      	mov	r2, r6
 80066d4:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 80066d8:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 80066dc:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 80066e0:	4651      	mov	r1, sl
 80066e2:	465a      	mov	r2, fp
 80066e4:	46aa      	mov	sl, r5
 80066e6:	46b3      	mov	fp, r6
 80066e8:	4655      	mov	r5, sl
 80066ea:	465e      	mov	r6, fp
 80066ec:	1b4d      	subs	r5, r1, r5
 80066ee:	eb62 0606 	sbc.w	r6, r2, r6
 80066f2:	4629      	mov	r1, r5
 80066f4:	4632      	mov	r2, r6
 80066f6:	0194      	lsls	r4, r2, #6
 80066f8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80066fc:	018b      	lsls	r3, r1, #6
 80066fe:	1a5b      	subs	r3, r3, r1
 8006700:	eb64 0402 	sbc.w	r4, r4, r2
 8006704:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8006708:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 800670c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8006710:	4643      	mov	r3, r8
 8006712:	464c      	mov	r4, r9
 8006714:	4655      	mov	r5, sl
 8006716:	465e      	mov	r6, fp
 8006718:	18ed      	adds	r5, r5, r3
 800671a:	eb46 0604 	adc.w	r6, r6, r4
 800671e:	462b      	mov	r3, r5
 8006720:	4634      	mov	r4, r6
 8006722:	02a2      	lsls	r2, r4, #10
 8006724:	607a      	str	r2, [r7, #4]
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800672c:	607a      	str	r2, [r7, #4]
 800672e:	029b      	lsls	r3, r3, #10
 8006730:	603b      	str	r3, [r7, #0]
 8006732:	e897 0018 	ldmia.w	r7, {r3, r4}
 8006736:	4618      	mov	r0, r3
 8006738:	4621      	mov	r1, r4
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f04f 0400 	mov.w	r4, #0
 8006740:	461a      	mov	r2, r3
 8006742:	4623      	mov	r3, r4
 8006744:	f7f9 fd78 	bl	8000238 <__aeabi_uldivmod>
 8006748:	4603      	mov	r3, r0
 800674a:	460c      	mov	r4, r1
 800674c:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800674e:	4b0b      	ldr	r3, [pc, #44]	; (800677c <HAL_RCC_GetSysClockFreq+0x160>)
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	0c1b      	lsrs	r3, r3, #16
 8006754:	f003 0303 	and.w	r3, r3, #3
 8006758:	3301      	adds	r3, #1
 800675a:	005b      	lsls	r3, r3, #1
 800675c:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	fbb2 f3f3 	udiv	r3, r2, r3
 8006766:	613b      	str	r3, [r7, #16]
      break;
 8006768:	e002      	b.n	8006770 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800676a:	4b05      	ldr	r3, [pc, #20]	; (8006780 <HAL_RCC_GetSysClockFreq+0x164>)
 800676c:	613b      	str	r3, [r7, #16]
      break;
 800676e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006770:	693b      	ldr	r3, [r7, #16]
}
 8006772:	4618      	mov	r0, r3
 8006774:	371c      	adds	r7, #28
 8006776:	46bd      	mov	sp, r7
 8006778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800677c:	40023800 	.word	0x40023800
 8006780:	00f42400 	.word	0x00f42400
 8006784:	017d7840 	.word	0x017d7840

08006788 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006788:	b480      	push	{r7}
 800678a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800678c:	4b03      	ldr	r3, [pc, #12]	; (800679c <HAL_RCC_GetHCLKFreq+0x14>)
 800678e:	681b      	ldr	r3, [r3, #0]
}
 8006790:	4618      	mov	r0, r3
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	200200dc 	.word	0x200200dc

080067a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80067a4:	f7ff fff0 	bl	8006788 <HAL_RCC_GetHCLKFreq>
 80067a8:	4601      	mov	r1, r0
 80067aa:	4b05      	ldr	r3, [pc, #20]	; (80067c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	0a9b      	lsrs	r3, r3, #10
 80067b0:	f003 0307 	and.w	r3, r3, #7
 80067b4:	4a03      	ldr	r2, [pc, #12]	; (80067c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067b6:	5cd3      	ldrb	r3, [r2, r3]
 80067b8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80067bc:	4618      	mov	r0, r3
 80067be:	bd80      	pop	{r7, pc}
 80067c0:	40023800 	.word	0x40023800
 80067c4:	08017a84 	.word	0x08017a84

080067c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80067cc:	f7ff ffdc 	bl	8006788 <HAL_RCC_GetHCLKFreq>
 80067d0:	4601      	mov	r1, r0
 80067d2:	4b05      	ldr	r3, [pc, #20]	; (80067e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	0b5b      	lsrs	r3, r3, #13
 80067d8:	f003 0307 	and.w	r3, r3, #7
 80067dc:	4a03      	ldr	r2, [pc, #12]	; (80067ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80067de:	5cd3      	ldrb	r3, [r2, r3]
 80067e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	40023800 	.word	0x40023800
 80067ec:	08017a84 	.word	0x08017a84

080067f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b088      	sub	sp, #32
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80067f8:	2300      	movs	r3, #0
 80067fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80067fc:	2300      	movs	r3, #0
 80067fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006800:	2300      	movs	r3, #0
 8006802:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006804:	2300      	movs	r3, #0
 8006806:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006808:	2300      	movs	r3, #0
 800680a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	2b00      	cmp	r3, #0
 8006816:	d012      	beq.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006818:	4a69      	ldr	r2, [pc, #420]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800681a:	4b69      	ldr	r3, [pc, #420]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006822:	6093      	str	r3, [r2, #8]
 8006824:	4966      	ldr	r1, [pc, #408]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006826:	4b66      	ldr	r3, [pc, #408]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006828:	689a      	ldr	r2, [r3, #8]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800682e:	4313      	orrs	r3, r2
 8006830:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800683a:	2301      	movs	r3, #1
 800683c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d017      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800684a:	495d      	ldr	r1, [pc, #372]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800684c:	4b5c      	ldr	r3, [pc, #368]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800684e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006852:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800685a:	4313      	orrs	r3, r2
 800685c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006864:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006868:	d101      	bne.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800686a:	2301      	movs	r3, #1
 800686c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006876:	2301      	movs	r3, #1
 8006878:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006882:	2b00      	cmp	r3, #0
 8006884:	d017      	beq.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006886:	494e      	ldr	r1, [pc, #312]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006888:	4b4d      	ldr	r3, [pc, #308]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800688a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800688e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006896:	4313      	orrs	r3, r2
 8006898:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068a4:	d101      	bne.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80068a6:	2301      	movs	r3, #1
 80068a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d101      	bne.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80068b2:	2301      	movs	r3, #1
 80068b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d001      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80068c2:	2301      	movs	r3, #1
 80068c4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0320 	and.w	r3, r3, #32
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f000 808b 	beq.w	80069ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80068d4:	4a3a      	ldr	r2, [pc, #232]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068d6:	4b3a      	ldr	r3, [pc, #232]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068de:	6413      	str	r3, [r2, #64]	; 0x40
 80068e0:	4b37      	ldr	r3, [pc, #220]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068e8:	60bb      	str	r3, [r7, #8]
 80068ea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80068ec:	4a35      	ldr	r2, [pc, #212]	; (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80068ee:	4b35      	ldr	r3, [pc, #212]	; (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068f8:	f7f9 fe78 	bl	80005ec <HAL_GetTick>
 80068fc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80068fe:	e008      	b.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006900:	f7f9 fe74 	bl	80005ec <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	2b64      	cmp	r3, #100	; 0x64
 800690c:	d901      	bls.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e38d      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006912:	4b2c      	ldr	r3, [pc, #176]	; (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800691a:	2b00      	cmp	r3, #0
 800691c:	d0f0      	beq.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800691e:	4b28      	ldr	r3, [pc, #160]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006926:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d035      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006932:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	429a      	cmp	r2, r3
 800693a:	d02e      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800693c:	4b20      	ldr	r3, [pc, #128]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800693e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006940:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006944:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006946:	4a1e      	ldr	r2, [pc, #120]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006948:	4b1d      	ldr	r3, [pc, #116]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800694a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800694c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006950:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006952:	4a1b      	ldr	r2, [pc, #108]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006954:	4b1a      	ldr	r3, [pc, #104]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006958:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800695c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800695e:	4a18      	ldr	r2, [pc, #96]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006964:	4b16      	ldr	r3, [pc, #88]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006968:	f003 0301 	and.w	r3, r3, #1
 800696c:	2b00      	cmp	r3, #0
 800696e:	d014      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006970:	f7f9 fe3c 	bl	80005ec <HAL_GetTick>
 8006974:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006976:	e00a      	b.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006978:	f7f9 fe38 	bl	80005ec <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	f241 3288 	movw	r2, #5000	; 0x1388
 8006986:	4293      	cmp	r3, r2
 8006988:	d901      	bls.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e34f      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800698e:	4b0c      	ldr	r3, [pc, #48]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006992:	f003 0302 	and.w	r3, r3, #2
 8006996:	2b00      	cmp	r3, #0
 8006998:	d0ee      	beq.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800699e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069a6:	d111      	bne.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80069a8:	4805      	ldr	r0, [pc, #20]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069aa:	4b05      	ldr	r3, [pc, #20]	; (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80069b6:	4b04      	ldr	r3, [pc, #16]	; (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80069b8:	400b      	ands	r3, r1
 80069ba:	4313      	orrs	r3, r2
 80069bc:	6083      	str	r3, [r0, #8]
 80069be:	e00b      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80069c0:	40023800 	.word	0x40023800
 80069c4:	40007000 	.word	0x40007000
 80069c8:	0ffffcff 	.word	0x0ffffcff
 80069cc:	4ab2      	ldr	r2, [pc, #712]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069ce:	4bb2      	ldr	r3, [pc, #712]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80069d6:	6093      	str	r3, [r2, #8]
 80069d8:	49af      	ldr	r1, [pc, #700]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069da:	4baf      	ldr	r3, [pc, #700]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069e6:	4313      	orrs	r3, r2
 80069e8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0310 	and.w	r3, r3, #16
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d010      	beq.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80069f6:	4aa8      	ldr	r2, [pc, #672]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069f8:	4ba7      	ldr	r3, [pc, #668]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80069fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80069fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a02:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006a06:	49a4      	ldr	r1, [pc, #656]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a08:	4ba3      	ldr	r3, [pc, #652]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a0a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a12:	4313      	orrs	r3, r2
 8006a14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00a      	beq.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a24:	499c      	ldr	r1, [pc, #624]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a26:	4b9c      	ldr	r3, [pc, #624]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a2c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a34:	4313      	orrs	r3, r2
 8006a36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d00a      	beq.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a46:	4994      	ldr	r1, [pc, #592]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a48:	4b93      	ldr	r3, [pc, #588]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a4e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a56:	4313      	orrs	r3, r2
 8006a58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00a      	beq.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006a68:	498b      	ldr	r1, [pc, #556]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a6a:	4b8b      	ldr	r3, [pc, #556]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00a      	beq.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006a8a:	4983      	ldr	r1, [pc, #524]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a8c:	4b82      	ldr	r3, [pc, #520]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a92:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d00a      	beq.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006aac:	497a      	ldr	r1, [pc, #488]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006aae:	4b7a      	ldr	r3, [pc, #488]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ab4:	f023 0203 	bic.w	r2, r3, #3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006abc:	4313      	orrs	r3, r2
 8006abe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d00a      	beq.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ace:	4972      	ldr	r1, [pc, #456]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006ad0:	4b71      	ldr	r3, [pc, #452]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ad6:	f023 020c 	bic.w	r2, r3, #12
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d00a      	beq.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006af0:	4969      	ldr	r1, [pc, #420]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006af2:	4b69      	ldr	r3, [pc, #420]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b00:	4313      	orrs	r3, r2
 8006b02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d00a      	beq.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006b12:	4961      	ldr	r1, [pc, #388]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b14:	4b60      	ldr	r3, [pc, #384]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b1a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b22:	4313      	orrs	r3, r2
 8006b24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00a      	beq.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006b34:	4958      	ldr	r1, [pc, #352]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b36:	4b58      	ldr	r3, [pc, #352]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b44:	4313      	orrs	r3, r2
 8006b46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00a      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006b56:	4950      	ldr	r1, [pc, #320]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b58:	4b4f      	ldr	r3, [pc, #316]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b5e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b66:	4313      	orrs	r3, r2
 8006b68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00a      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006b78:	4947      	ldr	r1, [pc, #284]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b7a:	4b47      	ldr	r3, [pc, #284]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b80:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00a      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006b9a:	493f      	ldr	r1, [pc, #252]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b9c:	4b3e      	ldr	r3, [pc, #248]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ba2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006baa:	4313      	orrs	r3, r2
 8006bac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d00a      	beq.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006bbc:	4936      	ldr	r1, [pc, #216]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006bbe:	4b36      	ldr	r3, [pc, #216]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bc4:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d011      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006bde:	492e      	ldr	r1, [pc, #184]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006be0:	4b2d      	ldr	r3, [pc, #180]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006be6:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bf8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006bfc:	d101      	bne.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0308 	and.w	r3, r3, #8
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d001      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00a      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c1e:	491e      	ldr	r1, [pc, #120]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006c20:	4b1d      	ldr	r3, [pc, #116]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c26:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00b      	beq.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006c40:	4915      	ldr	r1, [pc, #84]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006c42:	4b15      	ldr	r3, [pc, #84]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c48:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c52:	4313      	orrs	r3, r2
 8006c54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00b      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006c64:	490c      	ldr	r1, [pc, #48]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006c66:	4b0c      	ldr	r3, [pc, #48]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c6c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c76:	4313      	orrs	r3, r2
 8006c78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00e      	beq.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006c88:	4903      	ldr	r1, [pc, #12]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006c8a:	4b03      	ldr	r3, [pc, #12]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8006c8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c90:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	e001      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8006c98:	40023800 	.word	0x40023800
 8006c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00b      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x4da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006cb2:	4981      	ldr	r1, [pc, #516]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006cb4:	4b80      	ldr	r3, [pc, #512]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006cb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006cba:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d005      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006cd8:	f040 80d6 	bne.w	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x698>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006cdc:	4a76      	ldr	r2, [pc, #472]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006cde:	4b76      	ldr	r3, [pc, #472]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006ce6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ce8:	f7f9 fc80 	bl	80005ec <HAL_GetTick>
 8006cec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006cee:	e008      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x512>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006cf0:	f7f9 fc7c 	bl	80005ec <HAL_GetTick>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	2b64      	cmp	r3, #100	; 0x64
 8006cfc:	d901      	bls.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x512>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cfe:	2303      	movs	r3, #3
 8006d00:	e195      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d02:	4b6d      	ldr	r3, [pc, #436]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d1f0      	bne.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x500>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 0301 	and.w	r3, r3, #1
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d021      	beq.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0x56e>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d11d      	bne.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0x56e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006d22:	4b65      	ldr	r3, [pc, #404]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d28:	0c1b      	lsrs	r3, r3, #16
 8006d2a:	f003 0303 	and.w	r3, r3, #3
 8006d2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006d30:	4b61      	ldr	r3, [pc, #388]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d36:	0e1b      	lsrs	r3, r3, #24
 8006d38:	f003 030f 	and.w	r3, r3, #15
 8006d3c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006d3e:	495e      	ldr	r1, [pc, #376]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	019a      	lsls	r2, r3, #6
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	041b      	lsls	r3, r3, #16
 8006d4a:	431a      	orrs	r2, r3
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	061b      	lsls	r3, r3, #24
 8006d50:	431a      	orrs	r2, r3
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	071b      	lsls	r3, r3, #28
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d004      	beq.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d72:	d00a      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x59a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d02e      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x5ee>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d88:	d129      	bne.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006d8a:	4b4b      	ldr	r3, [pc, #300]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d90:	0c1b      	lsrs	r3, r3, #16
 8006d92:	f003 0303 	and.w	r3, r3, #3
 8006d96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006d98:	4b47      	ldr	r3, [pc, #284]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006d9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d9e:	0f1b      	lsrs	r3, r3, #28
 8006da0:	f003 0307 	and.w	r3, r3, #7
 8006da4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006da6:	4944      	ldr	r1, [pc, #272]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	019a      	lsls	r2, r3, #6
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	041b      	lsls	r3, r3, #16
 8006db2:	431a      	orrs	r2, r3
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	061b      	lsls	r3, r3, #24
 8006dba:	431a      	orrs	r2, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	071b      	lsls	r3, r3, #28
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006dc6:	493c      	ldr	r1, [pc, #240]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006dc8:	4b3b      	ldr	r3, [pc, #236]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006dca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dce:	f023 021f 	bic.w	r2, r3, #31
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d01d      	beq.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x636>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006dea:	4b33      	ldr	r3, [pc, #204]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006dec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006df0:	0e1b      	lsrs	r3, r3, #24
 8006df2:	f003 030f 	and.w	r3, r3, #15
 8006df6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006df8:	4b2f      	ldr	r3, [pc, #188]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006dfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006dfe:	0f1b      	lsrs	r3, r3, #28
 8006e00:	f003 0307 	and.w	r3, r3, #7
 8006e04:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006e06:	492c      	ldr	r1, [pc, #176]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	019a      	lsls	r2, r3, #6
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	691b      	ldr	r3, [r3, #16]
 8006e12:	041b      	lsls	r3, r3, #16
 8006e14:	431a      	orrs	r2, r3
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	061b      	lsls	r3, r3, #24
 8006e1a:	431a      	orrs	r2, r3
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	071b      	lsls	r3, r3, #28
 8006e20:	4313      	orrs	r3, r2
 8006e22:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d011      	beq.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0x666>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e32:	4921      	ldr	r1, [pc, #132]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	019a      	lsls	r2, r3, #6
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	691b      	ldr	r3, [r3, #16]
 8006e3e:	041b      	lsls	r3, r3, #16
 8006e40:	431a      	orrs	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	061b      	lsls	r3, r3, #24
 8006e48:	431a      	orrs	r2, r3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	071b      	lsls	r3, r3, #28
 8006e50:	4313      	orrs	r3, r2
 8006e52:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e56:	4a18      	ldr	r2, [pc, #96]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e58:	4b17      	ldr	r3, [pc, #92]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006e60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e62:	f7f9 fbc3 	bl	80005ec <HAL_GetTick>
 8006e66:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e68:	e008      	b.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e6a:	f7f9 fbbf 	bl	80005ec <HAL_GetTick>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	2b64      	cmp	r3, #100	; 0x64
 8006e76:	d901      	bls.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x68c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e0d8      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e7c:	4b0e      	ldr	r3, [pc, #56]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0f0      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x67a>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	f040 80ce 	bne.w	800702c <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006e90:	4a09      	ldr	r2, [pc, #36]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e92:	4b09      	ldr	r3, [pc, #36]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e9c:	f7f9 fba6 	bl	80005ec <HAL_GetTick>
 8006ea0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006ea2:	e00b      	b.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006ea4:	f7f9 fba2 	bl	80005ec <HAL_GetTick>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	2b64      	cmp	r3, #100	; 0x64
 8006eb0:	d904      	bls.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006eb2:	2303      	movs	r3, #3
 8006eb4:	e0bb      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8006eb6:	bf00      	nop
 8006eb8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006ebc:	4b5e      	ldr	r3, [pc, #376]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ec4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ec8:	d0ec      	beq.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d009      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d02e      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d12a      	bne.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006ef2:	4b51      	ldr	r3, [pc, #324]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ef8:	0c1b      	lsrs	r3, r3, #16
 8006efa:	f003 0303 	and.w	r3, r3, #3
 8006efe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f00:	4b4d      	ldr	r3, [pc, #308]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f06:	0f1b      	lsrs	r3, r3, #28
 8006f08:	f003 0307 	and.w	r3, r3, #7
 8006f0c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006f0e:	494a      	ldr	r1, [pc, #296]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	695b      	ldr	r3, [r3, #20]
 8006f14:	019a      	lsls	r2, r3, #6
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	041b      	lsls	r3, r3, #16
 8006f1a:	431a      	orrs	r2, r3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	699b      	ldr	r3, [r3, #24]
 8006f20:	061b      	lsls	r3, r3, #24
 8006f22:	431a      	orrs	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	071b      	lsls	r3, r3, #28
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006f2e:	4942      	ldr	r1, [pc, #264]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f30:	4b41      	ldr	r3, [pc, #260]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f36:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	021b      	lsls	r3, r3, #8
 8006f42:	4313      	orrs	r3, r2
 8006f44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d022      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f5c:	d11d      	bne.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006f5e:	4b36      	ldr	r3, [pc, #216]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f64:	0e1b      	lsrs	r3, r3, #24
 8006f66:	f003 030f 	and.w	r3, r3, #15
 8006f6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f6c:	4b32      	ldr	r3, [pc, #200]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f72:	0f1b      	lsrs	r3, r3, #28
 8006f74:	f003 0307 	and.w	r3, r3, #7
 8006f78:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006f7a:	492f      	ldr	r1, [pc, #188]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	695b      	ldr	r3, [r3, #20]
 8006f80:	019a      	lsls	r2, r3, #6
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6a1b      	ldr	r3, [r3, #32]
 8006f86:	041b      	lsls	r3, r3, #16
 8006f88:	431a      	orrs	r2, r3
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	061b      	lsls	r3, r3, #24
 8006f8e:	431a      	orrs	r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	071b      	lsls	r3, r3, #28
 8006f94:	4313      	orrs	r3, r2
 8006f96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0308 	and.w	r3, r3, #8
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d028      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006fa6:	4b24      	ldr	r3, [pc, #144]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fac:	0e1b      	lsrs	r3, r3, #24
 8006fae:	f003 030f 	and.w	r3, r3, #15
 8006fb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006fb4:	4b20      	ldr	r3, [pc, #128]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fba:	0c1b      	lsrs	r3, r3, #16
 8006fbc:	f003 0303 	and.w	r3, r3, #3
 8006fc0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006fc2:	491d      	ldr	r1, [pc, #116]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	695b      	ldr	r3, [r3, #20]
 8006fc8:	019a      	lsls	r2, r3, #6
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	041b      	lsls	r3, r3, #16
 8006fce:	431a      	orrs	r2, r3
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	061b      	lsls	r3, r3, #24
 8006fd4:	431a      	orrs	r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	69db      	ldr	r3, [r3, #28]
 8006fda:	071b      	lsls	r3, r3, #28
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006fe2:	4915      	ldr	r1, [pc, #84]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006fe4:	4b14      	ldr	r3, [pc, #80]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006fe6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006ff8:	4a0f      	ldr	r2, [pc, #60]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006ffa:	4b0f      	ldr	r3, [pc, #60]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007002:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007004:	f7f9 faf2 	bl	80005ec <HAL_GetTick>
 8007008:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800700a:	e008      	b.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800700c:	f7f9 faee 	bl	80005ec <HAL_GetTick>
 8007010:	4602      	mov	r2, r0
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	1ad3      	subs	r3, r2, r3
 8007016:	2b64      	cmp	r3, #100	; 0x64
 8007018:	d901      	bls.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800701a:	2303      	movs	r3, #3
 800701c:	e007      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800701e:	4b06      	ldr	r3, [pc, #24]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007026:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800702a:	d1ef      	bne.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3720      	adds	r7, #32
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	40023800 	.word	0x40023800

0800703c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d101      	bne.n	800704e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e082      	b.n	8007154 <HAL_SPI_Init+0x118>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800705a:	b2db      	uxtb	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	d106      	bne.n	800706e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f006 fec3 	bl	800ddf4 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2202      	movs	r2, #2
 8007072:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	6812      	ldr	r2, [r2, #0]
 800707e:	6812      	ldr	r2, [r2, #0]
 8007080:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007084:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800708e:	d902      	bls.n	8007096 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007090:	2300      	movs	r3, #0
 8007092:	60fb      	str	r3, [r7, #12]
 8007094:	e002      	b.n	800709c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007096:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800709a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80070a4:	d007      	beq.n	80070b6 <HAL_SPI_Init+0x7a>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80070ae:	d002      	beq.n	80070b6 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2200      	movs	r2, #0
 80070b4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10b      	bne.n	80070d6 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80070c6:	d903      	bls.n	80070d0 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	631a      	str	r2, [r3, #48]	; 0x30
 80070ce:	e002      	b.n	80070d6 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2201      	movs	r2, #1
 80070d4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	687a      	ldr	r2, [r7, #4]
 80070dc:	6851      	ldr	r1, [r2, #4]
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	6892      	ldr	r2, [r2, #8]
 80070e2:	4311      	orrs	r1, r2
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	6912      	ldr	r2, [r2, #16]
 80070e8:	4311      	orrs	r1, r2
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	6952      	ldr	r2, [r2, #20]
 80070ee:	4311      	orrs	r1, r2
 80070f0:	687a      	ldr	r2, [r7, #4]
 80070f2:	6992      	ldr	r2, [r2, #24]
 80070f4:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80070f8:	4311      	orrs	r1, r2
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	69d2      	ldr	r2, [r2, #28]
 80070fe:	4311      	orrs	r1, r2
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	6a12      	ldr	r2, [r2, #32]
 8007104:	4311      	orrs	r1, r2
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800710a:	430a      	orrs	r2, r1
 800710c:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	6992      	ldr	r2, [r2, #24]
 8007116:	0c12      	lsrs	r2, r2, #16
 8007118:	f002 0104 	and.w	r1, r2, #4
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007120:	4311      	orrs	r1, r2
 8007122:	687a      	ldr	r2, [r7, #4]
 8007124:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007126:	4311      	orrs	r1, r2
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	68d2      	ldr	r2, [r2, #12]
 800712c:	4311      	orrs	r1, r2
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	430a      	orrs	r2, r1
 8007132:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	6812      	ldr	r2, [r2, #0]
 800713c:	69d2      	ldr	r2, [r2, #28]
 800713e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007142:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2200      	movs	r2, #0
 8007148:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2201      	movs	r2, #1
 800714e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007152:	2300      	movs	r3, #0
}
 8007154:	4618      	mov	r0, r3
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b088      	sub	sp, #32
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	603b      	str	r3, [r7, #0]
 8007168:	4613      	mov	r3, r2
 800716a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800716c:	2300      	movs	r3, #0
 800716e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007170:	2300      	movs	r3, #0
 8007172:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800717a:	2b01      	cmp	r3, #1
 800717c:	d101      	bne.n	8007182 <HAL_SPI_Transmit+0x26>
 800717e:	2302      	movs	r3, #2
 8007180:	e0f7      	b.n	8007372 <HAL_SPI_Transmit+0x216>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2201      	movs	r2, #1
 8007186:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800718a:	f7f9 fa2f 	bl	80005ec <HAL_GetTick>
 800718e:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007196:	b2db      	uxtb	r3, r3
 8007198:	2b01      	cmp	r3, #1
 800719a:	d002      	beq.n	80071a2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800719c:	2302      	movs	r3, #2
 800719e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80071a0:	e0de      	b.n	8007360 <HAL_SPI_Transmit+0x204>
  }

  if ((pData == NULL) || (Size == 0U))
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d002      	beq.n	80071ae <HAL_SPI_Transmit+0x52>
 80071a8:	88fb      	ldrh	r3, [r7, #6]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d102      	bne.n	80071b4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80071b2:	e0d5      	b.n	8007360 <HAL_SPI_Transmit+0x204>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2203      	movs	r2, #3
 80071b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	88fa      	ldrh	r2, [r7, #6]
 80071cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	88fa      	ldrh	r2, [r7, #6]
 80071d2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2200      	movs	r2, #0
 80071de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2200      	movs	r2, #0
 80071e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071fe:	d107      	bne.n	8007210 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68fa      	ldr	r2, [r7, #12]
 8007206:	6812      	ldr	r2, [r2, #0]
 8007208:	6812      	ldr	r2, [r2, #0]
 800720a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800720e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800721a:	2b40      	cmp	r3, #64	; 0x40
 800721c:	d007      	beq.n	800722e <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	6812      	ldr	r2, [r2, #0]
 8007226:	6812      	ldr	r2, [r2, #0]
 8007228:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800722c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007236:	d96e      	bls.n	8007316 <HAL_SPI_Transmit+0x1ba>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007238:	e028      	b.n	800728c <HAL_SPI_Transmit+0x130>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b02      	cmp	r3, #2
 8007246:	d10f      	bne.n	8007268 <HAL_SPI_Transmit+0x10c>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68ba      	ldr	r2, [r7, #8]
 800724e:	8812      	ldrh	r2, [r2, #0]
 8007250:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	3302      	adds	r3, #2
 8007256:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800725c:	b29b      	uxth	r3, r3
 800725e:	3b01      	subs	r3, #1
 8007260:	b29a      	uxth	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007266:	e011      	b.n	800728c <HAL_SPI_Transmit+0x130>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d00b      	beq.n	8007286 <HAL_SPI_Transmit+0x12a>
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007274:	d00a      	beq.n	800728c <HAL_SPI_Transmit+0x130>
 8007276:	f7f9 f9b9 	bl	80005ec <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	1ad2      	subs	r2, r2, r3
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	429a      	cmp	r2, r3
 8007284:	d302      	bcc.n	800728c <HAL_SPI_Transmit+0x130>
        {
          errorcode = HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	77fb      	strb	r3, [r7, #31]
          goto error;
 800728a:	e069      	b.n	8007360 <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007290:	b29b      	uxth	r3, r3
 8007292:	2b00      	cmp	r3, #0
 8007294:	d1d1      	bne.n	800723a <HAL_SPI_Transmit+0xde>
 8007296:	e043      	b.n	8007320 <HAL_SPI_Transmit+0x1c4>
  else
  {
    while (hspi->TxXferCount > 0U)
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	f003 0302 	and.w	r3, r3, #2
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	d125      	bne.n	80072f2 <HAL_SPI_Transmit+0x196>
      {
        if (hspi->TxXferCount > 1U)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d90f      	bls.n	80072d0 <HAL_SPI_Transmit+0x174>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	68ba      	ldr	r2, [r7, #8]
 80072b6:	8812      	ldrh	r2, [r2, #0]
 80072b8:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	3302      	adds	r3, #2
 80072be:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	3b02      	subs	r3, #2
 80072c8:	b29a      	uxth	r2, r3
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80072ce:	e022      	b.n	8007316 <HAL_SPI_Transmit+0x1ba>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f103 020c 	add.w	r2, r3, #12
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	1c59      	adds	r1, r3, #1
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	781b      	ldrb	r3, [r3, #0]
 80072e0:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	3b01      	subs	r3, #1
 80072ea:	b29a      	uxth	r2, r3
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80072f0:	e011      	b.n	8007316 <HAL_SPI_Transmit+0x1ba>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d00b      	beq.n	8007310 <HAL_SPI_Transmit+0x1b4>
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072fe:	d00a      	beq.n	8007316 <HAL_SPI_Transmit+0x1ba>
 8007300:	f7f9 f974 	bl	80005ec <HAL_GetTick>
 8007304:	4602      	mov	r2, r0
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	1ad2      	subs	r2, r2, r3
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	429a      	cmp	r2, r3
 800730e:	d302      	bcc.n	8007316 <HAL_SPI_Transmit+0x1ba>
        {
          errorcode = HAL_TIMEOUT;
 8007310:	2303      	movs	r3, #3
 8007312:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007314:	e024      	b.n	8007360 <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800731a:	b29b      	uxth	r3, r3
 800731c:	2b00      	cmp	r3, #0
 800731e:	d1bb      	bne.n	8007298 <HAL_SPI_Transmit+0x13c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007320:	69ba      	ldr	r2, [r7, #24]
 8007322:	6839      	ldr	r1, [r7, #0]
 8007324:	68f8      	ldr	r0, [r7, #12]
 8007326:	f000 fc5f 	bl	8007be8 <SPI_EndRxTxTransaction>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d002      	beq.n	8007336 <HAL_SPI_Transmit+0x1da>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2220      	movs	r2, #32
 8007334:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d10a      	bne.n	8007354 <HAL_SPI_Transmit+0x1f8>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800733e:	2300      	movs	r3, #0
 8007340:	617b      	str	r3, [r7, #20]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	617b      	str	r3, [r7, #20]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	617b      	str	r3, [r7, #20]
 8007352:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007358:	2b00      	cmp	r3, #0
 800735a:	d001      	beq.n	8007360 <HAL_SPI_Transmit+0x204>
  {
    errorcode = HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2200      	movs	r2, #0
 800736c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007370:	7ffb      	ldrb	r3, [r7, #31]
}
 8007372:	4618      	mov	r0, r3
 8007374:	3720      	adds	r7, #32
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}

0800737a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800737a:	b580      	push	{r7, lr}
 800737c:	b088      	sub	sp, #32
 800737e:	af02      	add	r7, sp, #8
 8007380:	60f8      	str	r0, [r7, #12]
 8007382:	60b9      	str	r1, [r7, #8]
 8007384:	603b      	str	r3, [r7, #0]
 8007386:	4613      	mov	r3, r2
 8007388:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800738a:	2300      	movs	r3, #0
 800738c:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800738e:	2300      	movs	r3, #0
 8007390:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800739a:	d112      	bne.n	80073c2 <HAL_SPI_Receive+0x48>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10e      	bne.n	80073c2 <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2204      	movs	r2, #4
 80073a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80073ac:	88fa      	ldrh	r2, [r7, #6]
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	9300      	str	r3, [sp, #0]
 80073b2:	4613      	mov	r3, r2
 80073b4:	68ba      	ldr	r2, [r7, #8]
 80073b6:	68b9      	ldr	r1, [r7, #8]
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f000 f8ff 	bl	80075bc <HAL_SPI_TransmitReceive>
 80073be:	4603      	mov	r3, r0
 80073c0:	e0f8      	b.n	80075b4 <HAL_SPI_Receive+0x23a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d101      	bne.n	80073d0 <HAL_SPI_Receive+0x56>
 80073cc:	2302      	movs	r3, #2
 80073ce:	e0f1      	b.n	80075b4 <HAL_SPI_Receive+0x23a>
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073d8:	f7f9 f908 	bl	80005ec <HAL_GetTick>
 80073dc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d002      	beq.n	80073f0 <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 80073ea:	2302      	movs	r3, #2
 80073ec:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073ee:	e0d8      	b.n	80075a2 <HAL_SPI_Receive+0x228>
  }

  if ((pData == NULL) || (Size == 0U))
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d002      	beq.n	80073fc <HAL_SPI_Receive+0x82>
 80073f6:	88fb      	ldrh	r3, [r7, #6]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d102      	bne.n	8007402 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 80073fc:	2301      	movs	r3, #1
 80073fe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007400:	e0cf      	b.n	80075a2 <HAL_SPI_Receive+0x228>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2204      	movs	r2, #4
 8007406:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	68ba      	ldr	r2, [r7, #8]
 8007414:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	88fa      	ldrh	r2, [r7, #6]
 800741a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	88fa      	ldrh	r2, [r7, #6]
 8007422:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2200      	movs	r2, #0
 800742a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2200      	movs	r2, #0
 8007442:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800744c:	d908      	bls.n	8007460 <HAL_SPI_Receive+0xe6>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	6812      	ldr	r2, [r2, #0]
 8007456:	6852      	ldr	r2, [r2, #4]
 8007458:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800745c:	605a      	str	r2, [r3, #4]
 800745e:	e007      	b.n	8007470 <HAL_SPI_Receive+0xf6>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	6812      	ldr	r2, [r2, #0]
 8007468:	6852      	ldr	r2, [r2, #4]
 800746a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800746e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007478:	d107      	bne.n	800748a <HAL_SPI_Receive+0x110>
  {
    SPI_1LINE_RX(hspi);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	6812      	ldr	r2, [r2, #0]
 8007482:	6812      	ldr	r2, [r2, #0]
 8007484:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007488:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007494:	2b40      	cmp	r3, #64	; 0x40
 8007496:	d007      	beq.n	80074a8 <HAL_SPI_Receive+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	6812      	ldr	r2, [r2, #0]
 80074a0:	6812      	ldr	r2, [r2, #0]
 80074a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80074b0:	d860      	bhi.n	8007574 <HAL_SPI_Receive+0x1fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80074b2:	e02c      	b.n	800750e <HAL_SPI_Receive+0x194>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	f003 0301 	and.w	r3, r3, #1
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d113      	bne.n	80074ea <HAL_SPI_Receive+0x170>
      {
        /* read the received data */
        (*pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	330c      	adds	r3, #12
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	b2da      	uxtb	r2, r3
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	3301      	adds	r3, #1
 80074d4:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80074dc:	b29b      	uxth	r3, r3
 80074de:	3b01      	subs	r3, #1
 80074e0:	b29a      	uxth	r2, r3
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80074e8:	e011      	b.n	800750e <HAL_SPI_Receive+0x194>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00b      	beq.n	8007508 <HAL_SPI_Receive+0x18e>
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f6:	d00a      	beq.n	800750e <HAL_SPI_Receive+0x194>
 80074f8:	f7f9 f878 	bl	80005ec <HAL_GetTick>
 80074fc:	4602      	mov	r2, r0
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	1ad2      	subs	r2, r2, r3
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	429a      	cmp	r2, r3
 8007506:	d302      	bcc.n	800750e <HAL_SPI_Receive+0x194>
        {
          errorcode = HAL_TIMEOUT;
 8007508:	2303      	movs	r3, #3
 800750a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800750c:	e049      	b.n	80075a2 <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007514:	b29b      	uxth	r3, r3
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1cc      	bne.n	80074b4 <HAL_SPI_Receive+0x13a>
 800751a:	e031      	b.n	8007580 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b01      	cmp	r3, #1
 8007528:	d112      	bne.n	8007550 <HAL_SPI_Receive+0x1d6>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	68db      	ldr	r3, [r3, #12]
 8007530:	b29a      	uxth	r2, r3
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	3302      	adds	r3, #2
 800753a:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007542:	b29b      	uxth	r3, r3
 8007544:	3b01      	subs	r3, #1
 8007546:	b29a      	uxth	r2, r3
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800754e:	e011      	b.n	8007574 <HAL_SPI_Receive+0x1fa>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00b      	beq.n	800756e <HAL_SPI_Receive+0x1f4>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800755c:	d00a      	beq.n	8007574 <HAL_SPI_Receive+0x1fa>
 800755e:	f7f9 f845 	bl	80005ec <HAL_GetTick>
 8007562:	4602      	mov	r2, r0
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	1ad2      	subs	r2, r2, r3
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	429a      	cmp	r2, r3
 800756c:	d302      	bcc.n	8007574 <HAL_SPI_Receive+0x1fa>
        {
          errorcode = HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007572:	e016      	b.n	80075a2 <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800757a:	b29b      	uxth	r3, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1cd      	bne.n	800751c <HAL_SPI_Receive+0x1a2>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007580:	693a      	ldr	r2, [r7, #16]
 8007582:	6839      	ldr	r1, [r7, #0]
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f000 fad7 	bl	8007b38 <SPI_EndRxTransaction>
 800758a:	4603      	mov	r3, r0
 800758c:	2b00      	cmp	r3, #0
 800758e:	d002      	beq.n	8007596 <HAL_SPI_Receive+0x21c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2220      	movs	r2, #32
 8007594:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800759a:	2b00      	cmp	r3, #0
 800759c:	d001      	beq.n	80075a2 <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2201      	movs	r2, #1
 80075a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80075b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3718      	adds	r7, #24
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b08a      	sub	sp, #40	; 0x28
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	607a      	str	r2, [r7, #4]
 80075c8:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80075ca:	2300      	movs	r3, #0
 80075cc:	61fb      	str	r3, [r7, #28]
 80075ce:	2300      	movs	r3, #0
 80075d0:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80075d2:	2300      	movs	r3, #0
 80075d4:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 80075d6:	2301      	movs	r3, #1
 80075d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 80075da:	2300      	movs	r3, #0
 80075dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d101      	bne.n	80075ee <HAL_SPI_TransmitReceive+0x32>
 80075ea:	2302      	movs	r3, #2
 80075ec:	e1cc      	b.n	8007988 <HAL_SPI_TransmitReceive+0x3cc>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075f6:	f7f8 fff9 	bl	80005ec <HAL_GetTick>
 80075fa:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007602:	b2db      	uxtb	r3, r3
 8007604:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 800760c:	69fb      	ldr	r3, [r7, #28]
 800760e:	2b01      	cmp	r3, #1
 8007610:	d00e      	beq.n	8007630 <HAL_SPI_TransmitReceive+0x74>
 8007612:	69bb      	ldr	r3, [r7, #24]
 8007614:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007618:	d106      	bne.n	8007628 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d102      	bne.n	8007628 <HAL_SPI_TransmitReceive+0x6c>
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	2b04      	cmp	r3, #4
 8007626:	d003      	beq.n	8007630 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8007628:	2302      	movs	r3, #2
 800762a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800762e:	e1a1      	b.n	8007974 <HAL_SPI_TransmitReceive+0x3b8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d005      	beq.n	8007642 <HAL_SPI_TransmitReceive+0x86>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d002      	beq.n	8007642 <HAL_SPI_TransmitReceive+0x86>
 800763c:	887b      	ldrh	r3, [r7, #2]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d103      	bne.n	800764a <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007648:	e194      	b.n	8007974 <HAL_SPI_TransmitReceive+0x3b8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007650:	b2db      	uxtb	r3, r3
 8007652:	2b04      	cmp	r3, #4
 8007654:	d003      	beq.n	800765e <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2205      	movs	r2, #5
 800765a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	887a      	ldrh	r2, [r7, #2]
 800766e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	887a      	ldrh	r2, [r7, #2]
 8007676:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	68ba      	ldr	r2, [r7, #8]
 800767e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	887a      	ldrh	r2, [r7, #2]
 8007684:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	887a      	ldrh	r2, [r7, #2]
 800768a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2200      	movs	r2, #0
 8007690:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2200      	movs	r2, #0
 8007696:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80076a0:	d805      	bhi.n	80076ae <HAL_SPI_TransmitReceive+0xf2>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80076a8:	b29b      	uxth	r3, r3
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d908      	bls.n	80076c0 <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	6812      	ldr	r2, [r2, #0]
 80076b6:	6852      	ldr	r2, [r2, #4]
 80076b8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076bc:	605a      	str	r2, [r3, #4]
 80076be:	e007      	b.n	80076d0 <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	6812      	ldr	r2, [r2, #0]
 80076c8:	6852      	ldr	r2, [r2, #4]
 80076ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80076ce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076da:	2b40      	cmp	r3, #64	; 0x40
 80076dc:	d007      	beq.n	80076ee <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68fa      	ldr	r2, [r7, #12]
 80076e4:	6812      	ldr	r2, [r2, #0]
 80076e6:	6812      	ldr	r2, [r2, #0]
 80076e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80076f6:	d975      	bls.n	80077e4 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d004      	beq.n	800770a <HAL_SPI_TransmitReceive+0x14e>
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007704:	b29b      	uxth	r3, r3
 8007706:	2b01      	cmp	r3, #1
 8007708:	d160      	bne.n	80077cc <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68ba      	ldr	r2, [r7, #8]
 8007710:	8812      	ldrh	r2, [r2, #0]
 8007712:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	3302      	adds	r3, #2
 8007718:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800771e:	b29b      	uxth	r3, r3
 8007720:	3b01      	subs	r3, #1
 8007722:	b29a      	uxth	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007728:	e050      	b.n	80077cc <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800772a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772c:	2b00      	cmp	r3, #0
 800772e:	d01c      	beq.n	800776a <HAL_SPI_TransmitReceive+0x1ae>
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007734:	b29b      	uxth	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d017      	beq.n	800776a <HAL_SPI_TransmitReceive+0x1ae>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	f003 0302 	and.w	r3, r3, #2
 8007744:	2b02      	cmp	r3, #2
 8007746:	d110      	bne.n	800776a <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68ba      	ldr	r2, [r7, #8]
 800774e:	8812      	ldrh	r2, [r2, #0]
 8007750:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	3302      	adds	r3, #2
 8007756:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800775c:	b29b      	uxth	r3, r3
 800775e:	3b01      	subs	r3, #1
 8007760:	b29a      	uxth	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007766:	2300      	movs	r3, #0
 8007768:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007770:	b29b      	uxth	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d01a      	beq.n	80077ac <HAL_SPI_TransmitReceive+0x1f0>
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f003 0301 	and.w	r3, r3, #1
 8007780:	2b01      	cmp	r3, #1
 8007782:	d113      	bne.n	80077ac <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	b29a      	uxth	r2, r3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	3302      	adds	r3, #2
 8007794:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800779c:	b29b      	uxth	r3, r3
 800779e:	3b01      	subs	r3, #1
 80077a0:	b29a      	uxth	r2, r3
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80077a8:	2301      	movs	r3, #1
 80077aa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 80077ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b2:	d00b      	beq.n	80077cc <HAL_SPI_TransmitReceive+0x210>
 80077b4:	f7f8 ff1a 	bl	80005ec <HAL_GetTick>
 80077b8:	4602      	mov	r2, r0
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	1ad2      	subs	r2, r2, r3
 80077be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d303      	bcc.n	80077cc <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 80077c4:	2303      	movs	r3, #3
 80077c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80077ca:	e0d3      	b.n	8007974 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1a9      	bne.n	800772a <HAL_SPI_TransmitReceive+0x16e>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80077dc:	b29b      	uxth	r3, r3
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d1a3      	bne.n	800772a <HAL_SPI_TransmitReceive+0x16e>
 80077e2:	e0b5      	b.n	8007950 <HAL_SPI_TransmitReceive+0x394>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d005      	beq.n	80077f8 <HAL_SPI_TransmitReceive+0x23c>
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	f040 809f 	bne.w	8007936 <HAL_SPI_TransmitReceive+0x37a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*pTxData);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	330c      	adds	r3, #12
 80077fe:	68ba      	ldr	r2, [r7, #8]
 8007800:	7812      	ldrb	r2, [r2, #0]
 8007802:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	3301      	adds	r3, #1
 8007808:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800780e:	b29b      	uxth	r3, r3
 8007810:	3b01      	subs	r3, #1
 8007812:	b29a      	uxth	r2, r3
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007818:	e08d      	b.n	8007936 <HAL_SPI_TransmitReceive+0x37a>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800781a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781c:	2b00      	cmp	r3, #0
 800781e:	d032      	beq.n	8007886 <HAL_SPI_TransmitReceive+0x2ca>
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007824:	b29b      	uxth	r3, r3
 8007826:	2b00      	cmp	r3, #0
 8007828:	d02d      	beq.n	8007886 <HAL_SPI_TransmitReceive+0x2ca>
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	f003 0302 	and.w	r3, r3, #2
 8007834:	2b02      	cmp	r3, #2
 8007836:	d126      	bne.n	8007886 <HAL_SPI_TransmitReceive+0x2ca>
      {
        if (hspi->TxXferCount > 1U)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800783c:	b29b      	uxth	r3, r3
 800783e:	2b01      	cmp	r3, #1
 8007840:	d90f      	bls.n	8007862 <HAL_SPI_TransmitReceive+0x2a6>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68ba      	ldr	r2, [r7, #8]
 8007848:	8812      	ldrh	r2, [r2, #0]
 800784a:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	3302      	adds	r3, #2
 8007850:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007856:	b29b      	uxth	r3, r3
 8007858:	3b02      	subs	r3, #2
 800785a:	b29a      	uxth	r2, r3
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007860:	e00f      	b.n	8007882 <HAL_SPI_TransmitReceive+0x2c6>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f103 020c 	add.w	r2, r3, #12
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	1c59      	adds	r1, r3, #1
 800786e:	60b9      	str	r1, [r7, #8]
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007878:	b29b      	uxth	r3, r3
 800787a:	3b01      	subs	r3, #1
 800787c:	b29a      	uxth	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007882:	2300      	movs	r3, #0
 8007884:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800788c:	b29b      	uxth	r3, r3
 800788e:	2b00      	cmp	r3, #0
 8007890:	d041      	beq.n	8007916 <HAL_SPI_TransmitReceive+0x35a>
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	f003 0301 	and.w	r3, r3, #1
 800789c:	2b01      	cmp	r3, #1
 800789e:	d13a      	bne.n	8007916 <HAL_SPI_TransmitReceive+0x35a>
      {
        if (hspi->RxXferCount > 1U)
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d920      	bls.n	80078ee <HAL_SPI_TransmitReceive+0x332>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	b29a      	uxth	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	3302      	adds	r3, #2
 80078bc:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	3b02      	subs	r3, #2
 80078c8:	b29a      	uxth	r2, r3
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d81a      	bhi.n	8007912 <HAL_SPI_TransmitReceive+0x356>
          {
            /* set fiforxthreshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	68fa      	ldr	r2, [r7, #12]
 80078e2:	6812      	ldr	r2, [r2, #0]
 80078e4:	6852      	ldr	r2, [r2, #4]
 80078e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80078ea:	605a      	str	r2, [r3, #4]
 80078ec:	e011      	b.n	8007912 <HAL_SPI_TransmitReceive+0x356>
          }
        }
        else
        {
          (*pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	1c5a      	adds	r2, r3, #1
 80078f2:	607a      	str	r2, [r7, #4]
 80078f4:	68fa      	ldr	r2, [r7, #12]
 80078f6:	6812      	ldr	r2, [r2, #0]
 80078f8:	320c      	adds	r2, #12
 80078fa:	7812      	ldrb	r2, [r2, #0]
 80078fc:	b2d2      	uxtb	r2, r2
 80078fe:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007906:	b29b      	uxth	r3, r3
 8007908:	3b01      	subs	r3, #1
 800790a:	b29a      	uxth	r2, r3
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007912:	2301      	movs	r3, #1
 8007914:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8007916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800791c:	d00b      	beq.n	8007936 <HAL_SPI_TransmitReceive+0x37a>
 800791e:	f7f8 fe65 	bl	80005ec <HAL_GetTick>
 8007922:	4602      	mov	r2, r0
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	1ad2      	subs	r2, r2, r3
 8007928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800792a:	429a      	cmp	r2, r3
 800792c:	d303      	bcc.n	8007936 <HAL_SPI_TransmitReceive+0x37a>
      {
        errorcode = HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007934:	e01e      	b.n	8007974 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800793a:	b29b      	uxth	r3, r3
 800793c:	2b00      	cmp	r3, #0
 800793e:	f47f af6c 	bne.w	800781a <HAL_SPI_TransmitReceive+0x25e>
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007948:	b29b      	uxth	r3, r3
 800794a:	2b00      	cmp	r3, #0
 800794c:	f47f af65 	bne.w	800781a <HAL_SPI_TransmitReceive+0x25e>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007950:	697a      	ldr	r2, [r7, #20]
 8007952:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	f000 f947 	bl	8007be8 <SPI_EndRxTxTransaction>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d002      	beq.n	8007966 <HAL_SPI_TransmitReceive+0x3aa>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2220      	movs	r2, #32
 8007964:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800796a:	2b00      	cmp	r3, #0
 800796c:	d002      	beq.n	8007974 <HAL_SPI_TransmitReceive+0x3b8>
  {
    errorcode = HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007984:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8007988:	4618      	mov	r0, r3
 800798a:	3728      	adds	r7, #40	; 0x28
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	607a      	str	r2, [r7, #4]
 800799c:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Flag) != State)
 800799e:	e04d      	b.n	8007a3c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a6:	d049      	beq.n	8007a3c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d007      	beq.n	80079be <SPI_WaitFlagStateUntilTimeout+0x2e>
 80079ae:	f7f8 fe1d 	bl	80005ec <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	1ad2      	subs	r2, r2, r3
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d33e      	bcc.n	8007a3c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	68fa      	ldr	r2, [r7, #12]
 80079c4:	6812      	ldr	r2, [r2, #0]
 80079c6:	6852      	ldr	r2, [r2, #4]
 80079c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80079cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079d6:	d111      	bne.n	80079fc <SPI_WaitFlagStateUntilTimeout+0x6c>
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079e0:	d004      	beq.n	80079ec <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079ea:	d107      	bne.n	80079fc <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68fa      	ldr	r2, [r7, #12]
 80079f2:	6812      	ldr	r2, [r2, #0]
 80079f4:	6812      	ldr	r2, [r2, #0]
 80079f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a04:	d110      	bne.n	8007a28 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	6819      	ldr	r1, [r3, #0]
 8007a10:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007a14:	400b      	ands	r3, r1
 8007a16:	6013      	str	r3, [r2, #0]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68fa      	ldr	r2, [r7, #12]
 8007a1e:	6812      	ldr	r2, [r2, #0]
 8007a20:	6812      	ldr	r2, [r2, #0]
 8007a22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a26:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007a38:	2303      	movs	r3, #3
 8007a3a:	e008      	b.n	8007a4e <SPI_WaitFlagStateUntilTimeout+0xbe>
  while ((hspi->Instance->SR & Flag) != State)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	689a      	ldr	r2, [r3, #8]
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	401a      	ands	r2, r3
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d1a9      	bne.n	80079a0 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a56:	b580      	push	{r7, lr}
 8007a58:	b086      	sub	sp, #24
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	60f8      	str	r0, [r7, #12]
 8007a5e:	60b9      	str	r1, [r7, #8]
 8007a60:	607a      	str	r2, [r7, #4]
 8007a62:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8007a64:	e05b      	b.n	8007b1e <SPI_WaitFifoStateUntilTimeout+0xc8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007a6c:	d109      	bne.n	8007a82 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d106      	bne.n	8007a82 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	330c      	adds	r3, #12
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8007a80:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a88:	d049      	beq.n	8007b1e <SPI_WaitFifoStateUntilTimeout+0xc8>
    {
      if ((Timeout == 0) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d007      	beq.n	8007aa0 <SPI_WaitFifoStateUntilTimeout+0x4a>
 8007a90:	f7f8 fdac 	bl	80005ec <HAL_GetTick>
 8007a94:	4602      	mov	r2, r0
 8007a96:	6a3b      	ldr	r3, [r7, #32]
 8007a98:	1ad2      	subs	r2, r2, r3
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d33e      	bcc.n	8007b1e <SPI_WaitFifoStateUntilTimeout+0xc8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68fa      	ldr	r2, [r7, #12]
 8007aa6:	6812      	ldr	r2, [r2, #0]
 8007aa8:	6852      	ldr	r2, [r2, #4]
 8007aaa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007aae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ab8:	d111      	bne.n	8007ade <SPI_WaitFifoStateUntilTimeout+0x88>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ac2:	d004      	beq.n	8007ace <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007acc:	d107      	bne.n	8007ade <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	6812      	ldr	r2, [r2, #0]
 8007ad6:	6812      	ldr	r2, [r2, #0]
 8007ad8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007adc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ae2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ae6:	d110      	bne.n	8007b0a <SPI_WaitFifoStateUntilTimeout+0xb4>
        {
          SPI_RESET_CRC(hspi);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681a      	ldr	r2, [r3, #0]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	6819      	ldr	r1, [r3, #0]
 8007af2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007af6:	400b      	ands	r3, r1
 8007af8:	6013      	str	r3, [r2, #0]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	6812      	ldr	r2, [r2, #0]
 8007b02:	6812      	ldr	r2, [r2, #0]
 8007b04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	e008      	b.n	8007b30 <SPI_WaitFifoStateUntilTimeout+0xda>
  while ((hspi->Instance->SR & Fifo) != State)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	689a      	ldr	r2, [r3, #8]
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	401a      	ands	r2, r3
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d19b      	bne.n	8007a66 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8007b2e:	2300      	movs	r3, #0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3718      	adds	r7, #24
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval None.
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af02      	add	r7, sp, #8
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b4c:	d111      	bne.n	8007b72 <SPI_EndRxTransaction+0x3a>
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b56:	d004      	beq.n	8007b62 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	689b      	ldr	r3, [r3, #8]
 8007b5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b60:	d107      	bne.n	8007b72 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	68fa      	ldr	r2, [r7, #12]
 8007b68:	6812      	ldr	r2, [r2, #0]
 8007b6a:	6812      	ldr	r2, [r2, #0]
 8007b6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b70:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	2180      	movs	r1, #128	; 0x80
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f7ff ff07 	bl	8007990 <SPI_WaitFlagStateUntilTimeout>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d007      	beq.n	8007b98 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b8c:	f043 0220 	orr.w	r2, r3, #32
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	e023      	b.n	8007be0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ba0:	d11d      	bne.n	8007bde <SPI_EndRxTransaction+0xa6>
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007baa:	d004      	beq.n	8007bb6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bb4:	d113      	bne.n	8007bde <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	f7ff ff47 	bl	8007a56 <SPI_WaitFifoStateUntilTimeout>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d007      	beq.n	8007bde <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bd2:	f043 0220 	orr.w	r2, r3, #32
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e000      	b.n	8007be0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007bde:	2300      	movs	r3, #0
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3710      	adds	r7, #16
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <SPI_EndRxTxTransaction>:
  * @param hspi SPI handle
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b086      	sub	sp, #24
 8007bec:	af02      	add	r7, sp, #8
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	9300      	str	r3, [sp, #0]
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007c00:	68f8      	ldr	r0, [r7, #12]
 8007c02:	f7ff ff28 	bl	8007a56 <SPI_WaitFifoStateUntilTimeout>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d007      	beq.n	8007c1c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c10:	f043 0220 	orr.w	r2, r3, #32
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007c18:	2303      	movs	r3, #3
 8007c1a:	e027      	b.n	8007c6c <SPI_EndRxTxTransaction+0x84>
  }
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	9300      	str	r3, [sp, #0]
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	2200      	movs	r2, #0
 8007c24:	2180      	movs	r1, #128	; 0x80
 8007c26:	68f8      	ldr	r0, [r7, #12]
 8007c28:	f7ff feb2 	bl	8007990 <SPI_WaitFlagStateUntilTimeout>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d007      	beq.n	8007c42 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c36:	f043 0220 	orr.w	r2, r3, #32
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e014      	b.n	8007c6c <SPI_EndRxTxTransaction+0x84>
  }
  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	9300      	str	r3, [sp, #0]
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007c4e:	68f8      	ldr	r0, [r7, #12]
 8007c50:	f7ff ff01 	bl	8007a56 <SPI_WaitFifoStateUntilTimeout>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d007      	beq.n	8007c6a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c5e:	f043 0220 	orr.w	r2, r3, #32
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007c66:	2303      	movs	r3, #3
 8007c68:	e000      	b.n	8007c6c <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3710      	adds	r7, #16
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d101      	bne.n	8007c8a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e034      	b.n	8007cf4 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d106      	bne.n	8007ca4 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007c9e:	68f8      	ldr	r0, [r7, #12]
 8007ca0:	f005 fdbe 	bl	800d820 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	3308      	adds	r3, #8
 8007cac:	4619      	mov	r1, r3
 8007cae:	4610      	mov	r0, r2
 8007cb0:	f002 f90e 	bl	8009ed0 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6818      	ldr	r0, [r3, #0]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	68b9      	ldr	r1, [r7, #8]
 8007cc0:	f002 f9aa 	bl	800a018 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6858      	ldr	r0, [r3, #4]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	689a      	ldr	r2, [r3, #8]
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd0:	6879      	ldr	r1, [r7, #4]
 8007cd2:	f002 f9f3 	bl	800a0bc <FMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	6892      	ldr	r2, [r2, #8]
 8007cde:	68f9      	ldr	r1, [r7, #12]
 8007ce0:	6809      	ldr	r1, [r1, #0]
 8007ce2:	68f8      	ldr	r0, [r7, #12]
 8007ce4:	6880      	ldr	r0, [r0, #8]
 8007ce6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8007cea:	f041 0101 	orr.w	r1, r1, #1
 8007cee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3710      	adds	r7, #16
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{ 
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b082      	sub	sp, #8
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f005 fdd9 	bl	800d8bc <HAL_SRAM_MspDeInit>
   
  /* Configure the SRAM registers with their reset values */
  FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6818      	ldr	r0, [r3, #0]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6859      	ldr	r1, [r3, #4]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	461a      	mov	r2, r3
 8007d18:	f002 f94a 	bl	8009fb0 <FMC_NORSRAM_DeInit>

  hsram->State = HAL_SRAM_STATE_RESET;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Release Lock */
  __HAL_UNLOCK(hsram);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3708      	adds	r7, #8
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}

08007d36 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8007d36:	b580      	push	{r7, lr}
 8007d38:	b082      	sub	sp, #8
 8007d3a:	af00      	add	r7, sp, #0
 8007d3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d101      	bne.n	8007d48 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e01d      	b.n	8007d84 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d106      	bne.n	8007d62 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f006 f9d9 	bl	800e114 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2202      	movs	r2, #2
 8007d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	3304      	adds	r3, #4
 8007d72:	4619      	mov	r1, r3
 8007d74:	4610      	mov	r0, r2
 8007d76:	f000 fae1 	bl	800833c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8007d82:	2300      	movs	r3, #0
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	3708      	adds	r7, #8
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}

08007d8c <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	6812      	ldr	r2, [r2, #0]
 8007d9c:	68d2      	ldr	r2, [r2, #12]
 8007d9e:	f042 0201 	orr.w	r2, r2, #1
 8007da2:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	6812      	ldr	r2, [r2, #0]
 8007dac:	6812      	ldr	r2, [r2, #0]
 8007dae:	f042 0201 	orr.w	r2, r2, #1
 8007db2:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	370c      	adds	r7, #12
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr

08007dc2 <HAL_TIM_Base_Stop_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007dc2:	b480      	push	{r7}
 8007dc4:	b083      	sub	sp, #12
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	6812      	ldr	r2, [r2, #0]
 8007dd2:	68d2      	ldr	r2, [r2, #12]
 8007dd4:	f022 0201 	bic.w	r2, r2, #1
 8007dd8:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	6a1a      	ldr	r2, [r3, #32]
 8007de0:	f241 1311 	movw	r3, #4369	; 0x1111
 8007de4:	4013      	ands	r3, r2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d10f      	bne.n	8007e0a <HAL_TIM_Base_Stop_IT+0x48>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	6a1a      	ldr	r2, [r3, #32]
 8007df0:	f240 4344 	movw	r3, #1092	; 0x444
 8007df4:	4013      	ands	r3, r2
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d107      	bne.n	8007e0a <HAL_TIM_Base_Stop_IT+0x48>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	6812      	ldr	r2, [r2, #0]
 8007e02:	6812      	ldr	r2, [r2, #0]
 8007e04:	f022 0201 	bic.w	r2, r2, #1
 8007e08:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
 8007e0a:	2300      	movs	r3, #0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	370c      	adds	r7, #12
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr

08007e18 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d101      	bne.n	8007e2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	e01d      	b.n	8007e66 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d106      	bne.n	8007e44 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f006 f8ec 	bl	800e01c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2202      	movs	r2, #2
 8007e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	3304      	adds	r3, #4
 8007e54:	4619      	mov	r1, r3
 8007e56:	4610      	mov	r0, r2
 8007e58:	f000 fa70 	bl	800833c <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8007e64:	2300      	movs	r3, #0
}  
 8007e66:	4618      	mov	r0, r3
 8007e68:	3708      	adds	r7, #8
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
	...

08007e70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	6839      	ldr	r1, [r7, #0]
 8007e82:	4618      	mov	r0, r3
 8007e84:	f000 fd7f 	bl	8008986 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a10      	ldr	r2, [pc, #64]	; (8007ed0 <HAL_TIM_PWM_Start+0x60>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d004      	beq.n	8007e9c <HAL_TIM_PWM_Start+0x2c>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a0f      	ldr	r2, [pc, #60]	; (8007ed4 <HAL_TIM_PWM_Start+0x64>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d101      	bne.n	8007ea0 <HAL_TIM_PWM_Start+0x30>
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e000      	b.n	8007ea2 <HAL_TIM_PWM_Start+0x32>
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d007      	beq.n	8007eb6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	687a      	ldr	r2, [r7, #4]
 8007eac:	6812      	ldr	r2, [r2, #0]
 8007eae:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007eb0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007eb4:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	6812      	ldr	r2, [r2, #0]
 8007ebe:	6812      	ldr	r2, [r2, #0]
 8007ec0:	f042 0201 	orr.w	r2, r2, #1
 8007ec4:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8007ec6:	2300      	movs	r3, #0
} 
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3708      	adds	r7, #8
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	40010000 	.word	0x40010000
 8007ed4:	40010400 	.word	0x40010400

08007ed8 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b082      	sub	sp, #8
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	f003 0302 	and.w	r3, r3, #2
 8007eea:	2b02      	cmp	r3, #2
 8007eec:	d122      	bne.n	8007f34 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68db      	ldr	r3, [r3, #12]
 8007ef4:	f003 0302 	and.w	r3, r3, #2
 8007ef8:	2b02      	cmp	r3, #2
 8007efa:	d11b      	bne.n	8007f34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f06f 0202 	mvn.w	r2, #2
 8007f04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	699b      	ldr	r3, [r3, #24]
 8007f12:	f003 0303 	and.w	r3, r3, #3
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d003      	beq.n	8007f22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 f9f0 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007f20:	e005      	b.n	8007f2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f000 f9e2 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 f9f3 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	f003 0304 	and.w	r3, r3, #4
 8007f3e:	2b04      	cmp	r3, #4
 8007f40:	d122      	bne.n	8007f88 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	f003 0304 	and.w	r3, r3, #4
 8007f4c:	2b04      	cmp	r3, #4
 8007f4e:	d11b      	bne.n	8007f88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f06f 0204 	mvn.w	r2, #4
 8007f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2202      	movs	r2, #2
 8007f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d003      	beq.n	8007f76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 f9c6 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007f74:	e005      	b.n	8007f82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 f9b8 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 f9c9 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2200      	movs	r2, #0
 8007f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	f003 0308 	and.w	r3, r3, #8
 8007f92:	2b08      	cmp	r3, #8
 8007f94:	d122      	bne.n	8007fdc <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	f003 0308 	and.w	r3, r3, #8
 8007fa0:	2b08      	cmp	r3, #8
 8007fa2:	d11b      	bne.n	8007fdc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f06f 0208 	mvn.w	r2, #8
 8007fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2204      	movs	r2, #4
 8007fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	69db      	ldr	r3, [r3, #28]
 8007fba:	f003 0303 	and.w	r3, r3, #3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d003      	beq.n	8007fca <HAL_TIM_IRQHandler+0xf2>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 f99c 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007fc8:	e005      	b.n	8007fd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 f98e 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f000 f99f 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	f003 0310 	and.w	r3, r3, #16
 8007fe6:	2b10      	cmp	r3, #16
 8007fe8:	d122      	bne.n	8008030 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	68db      	ldr	r3, [r3, #12]
 8007ff0:	f003 0310 	and.w	r3, r3, #16
 8007ff4:	2b10      	cmp	r3, #16
 8007ff6:	d11b      	bne.n	8008030 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f06f 0210 	mvn.w	r2, #16
 8008000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2208      	movs	r2, #8
 8008006:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	69db      	ldr	r3, [r3, #28]
 800800e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008012:	2b00      	cmp	r3, #0
 8008014:	d003      	beq.n	800801e <HAL_TIM_IRQHandler+0x146>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 f972 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 800801c:	e005      	b.n	800802a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 f964 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 f975 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	691b      	ldr	r3, [r3, #16]
 8008036:	f003 0301 	and.w	r3, r3, #1
 800803a:	2b01      	cmp	r3, #1
 800803c:	d10e      	bne.n	800805c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	68db      	ldr	r3, [r3, #12]
 8008044:	f003 0301 	and.w	r3, r3, #1
 8008048:	2b01      	cmp	r3, #1
 800804a:	d107      	bne.n	800805c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f06f 0201 	mvn.w	r2, #1
 8008054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 f93e 	bl	80082d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	691b      	ldr	r3, [r3, #16]
 8008062:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008066:	2b80      	cmp	r3, #128	; 0x80
 8008068:	d10e      	bne.n	8008088 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	68db      	ldr	r3, [r3, #12]
 8008070:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008074:	2b80      	cmp	r3, #128	; 0x80
 8008076:	d107      	bne.n	8008088 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 fd00 	bl	8008a88 <HAL_TIMEx_BreakCallback>

    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	691b      	ldr	r3, [r3, #16]
 800808e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008092:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008096:	d10e      	bne.n	80080b6 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080a2:	2b80      	cmp	r3, #128	; 0x80
 80080a4:	d107      	bne.n	80080b6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80080ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f000 fce9 	bl	8008a88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	691b      	ldr	r3, [r3, #16]
 80080bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080c0:	2b40      	cmp	r3, #64	; 0x40
 80080c2:	d10e      	bne.n	80080e2 <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	68db      	ldr	r3, [r3, #12]
 80080ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080ce:	2b40      	cmp	r3, #64	; 0x40
 80080d0:	d107      	bne.n	80080e2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80080da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 f923 	bl	8008328 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	f003 0320 	and.w	r3, r3, #32
 80080ec:	2b20      	cmp	r3, #32
 80080ee:	d10e      	bne.n	800810e <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	f003 0320 	and.w	r3, r3, #32
 80080fa:	2b20      	cmp	r3, #32
 80080fc:	d107      	bne.n	800810e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f06f 0220 	mvn.w	r2, #32
 8008106:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 fcb3 	bl	8008a74 <HAL_TIMEx_CommutationCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800810e:	bf00      	nop
 8008110:	3708      	adds	r7, #8
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
	...

08008118 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0;
 8008122:	2300      	movs	r3, #0
 8008124:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800812c:	2b01      	cmp	r3, #1
 800812e:	d101      	bne.n	8008134 <HAL_TIM_ConfigClockSource+0x1c>
 8008130:	2302      	movs	r3, #2
 8008132:	e0c8      	b.n	80082c6 <HAL_TIM_ConfigClockSource+0x1ae>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2202      	movs	r2, #2
 8008140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	4b60      	ldr	r3, [pc, #384]	; (80082d0 <HAL_TIM_ConfigClockSource+0x1b8>)
 8008150:	4013      	ands	r3, r2
 8008152:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800815a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68fa      	ldr	r2, [r7, #12]
 8008162:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	2b40      	cmp	r3, #64	; 0x40
 800816a:	d077      	beq.n	800825c <HAL_TIM_ConfigClockSource+0x144>
 800816c:	2b40      	cmp	r3, #64	; 0x40
 800816e:	d80e      	bhi.n	800818e <HAL_TIM_ConfigClockSource+0x76>
 8008170:	2b10      	cmp	r3, #16
 8008172:	f000 808a 	beq.w	800828a <HAL_TIM_ConfigClockSource+0x172>
 8008176:	2b10      	cmp	r3, #16
 8008178:	d802      	bhi.n	8008180 <HAL_TIM_ConfigClockSource+0x68>
 800817a:	2b00      	cmp	r3, #0
 800817c:	d07e      	beq.n	800827c <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 800817e:	e099      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8008180:	2b20      	cmp	r3, #32
 8008182:	f000 8089 	beq.w	8008298 <HAL_TIM_ConfigClockSource+0x180>
 8008186:	2b30      	cmp	r3, #48	; 0x30
 8008188:	f000 808d 	beq.w	80082a6 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 800818c:	e092      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800818e:	2b70      	cmp	r3, #112	; 0x70
 8008190:	d016      	beq.n	80081c0 <HAL_TIM_ConfigClockSource+0xa8>
 8008192:	2b70      	cmp	r3, #112	; 0x70
 8008194:	d804      	bhi.n	80081a0 <HAL_TIM_ConfigClockSource+0x88>
 8008196:	2b50      	cmp	r3, #80	; 0x50
 8008198:	d040      	beq.n	800821c <HAL_TIM_ConfigClockSource+0x104>
 800819a:	2b60      	cmp	r3, #96	; 0x60
 800819c:	d04e      	beq.n	800823c <HAL_TIM_ConfigClockSource+0x124>
    break;    
 800819e:	e089      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80081a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081a4:	d003      	beq.n	80081ae <HAL_TIM_ConfigClockSource+0x96>
 80081a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081aa:	d024      	beq.n	80081f6 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 80081ac:	e082      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	6899      	ldr	r1, [r3, #8]
 80081b8:	4b46      	ldr	r3, [pc, #280]	; (80082d4 <HAL_TIM_ConfigClockSource+0x1bc>)
 80081ba:	400b      	ands	r3, r1
 80081bc:	6093      	str	r3, [r2, #8]
    break;
 80081be:	e079      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6818      	ldr	r0, [r3, #0]
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	6899      	ldr	r1, [r3, #8]
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	685a      	ldr	r2, [r3, #4]
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	f000 fbb7 	bl	8008942 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	4b3c      	ldr	r3, [pc, #240]	; (80082d0 <HAL_TIM_ConfigClockSource+0x1b8>)
 80081e0:	4013      	ands	r3, r2
 80081e2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80081ea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	609a      	str	r2, [r3, #8]
    break;
 80081f4:	e05e      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6818      	ldr	r0, [r3, #0]
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	6899      	ldr	r1, [r3, #8]
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	685a      	ldr	r2, [r3, #4]
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	68db      	ldr	r3, [r3, #12]
 8008206:	f000 fb9c 	bl	8008942 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	6812      	ldr	r2, [r2, #0]
 8008212:	6892      	ldr	r2, [r2, #8]
 8008214:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008218:	609a      	str	r2, [r3, #8]
    break;
 800821a:	e04b      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6818      	ldr	r0, [r3, #0]
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	6859      	ldr	r1, [r3, #4]
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	461a      	mov	r2, r3
 800822a:	f000 fb03 	bl	8008834 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2150      	movs	r1, #80	; 0x50
 8008234:	4618      	mov	r0, r3
 8008236:	f000 fb64 	bl	8008902 <TIM_ITRx_SetConfig>
    break;
 800823a:	e03b      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6818      	ldr	r0, [r3, #0]
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	6859      	ldr	r1, [r3, #4]
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	461a      	mov	r2, r3
 800824a:	f000 fb26 	bl	800889a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	2160      	movs	r1, #96	; 0x60
 8008254:	4618      	mov	r0, r3
 8008256:	f000 fb54 	bl	8008902 <TIM_ITRx_SetConfig>
    break;
 800825a:	e02b      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6818      	ldr	r0, [r3, #0]
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	6859      	ldr	r1, [r3, #4]
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	461a      	mov	r2, r3
 800826a:	f000 fae3 	bl	8008834 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	2140      	movs	r1, #64	; 0x40
 8008274:	4618      	mov	r0, r3
 8008276:	f000 fb44 	bl	8008902 <TIM_ITRx_SetConfig>
    break;
 800827a:	e01b      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2100      	movs	r1, #0
 8008282:	4618      	mov	r0, r3
 8008284:	f000 fb3d 	bl	8008902 <TIM_ITRx_SetConfig>
    break;
 8008288:	e014      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	2110      	movs	r1, #16
 8008290:	4618      	mov	r0, r3
 8008292:	f000 fb36 	bl	8008902 <TIM_ITRx_SetConfig>
    break;
 8008296:	e00d      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	2120      	movs	r1, #32
 800829e:	4618      	mov	r0, r3
 80082a0:	f000 fb2f 	bl	8008902 <TIM_ITRx_SetConfig>
    break;
 80082a4:	e006      	b.n	80082b4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	2130      	movs	r1, #48	; 0x30
 80082ac:	4618      	mov	r0, r3
 80082ae:	f000 fb28 	bl	8008902 <TIM_ITRx_SetConfig>
    break;
 80082b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  __HAL_UNLOCK(htim);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	fffeff88 	.word	0xfffeff88
 80082d4:	fffefff8 	.word	0xfffefff8

080082d8 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082f4:	bf00      	nop
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800831c:	bf00      	nop
 800831e:	370c      	adds	r7, #12
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr

08008328 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008330:	bf00      	nop
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8008346:	2300      	movs	r3, #0
 8008348:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	4a47      	ldr	r2, [pc, #284]	; (8008470 <TIM_Base_SetConfig+0x134>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d013      	beq.n	8008380 <TIM_Base_SetConfig+0x44>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800835e:	d00f      	beq.n	8008380 <TIM_Base_SetConfig+0x44>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4a44      	ldr	r2, [pc, #272]	; (8008474 <TIM_Base_SetConfig+0x138>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d00b      	beq.n	8008380 <TIM_Base_SetConfig+0x44>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4a43      	ldr	r2, [pc, #268]	; (8008478 <TIM_Base_SetConfig+0x13c>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d007      	beq.n	8008380 <TIM_Base_SetConfig+0x44>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a42      	ldr	r2, [pc, #264]	; (800847c <TIM_Base_SetConfig+0x140>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d003      	beq.n	8008380 <TIM_Base_SetConfig+0x44>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a41      	ldr	r2, [pc, #260]	; (8008480 <TIM_Base_SetConfig+0x144>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d101      	bne.n	8008384 <TIM_Base_SetConfig+0x48>
 8008380:	2301      	movs	r3, #1
 8008382:	e000      	b.n	8008386 <TIM_Base_SetConfig+0x4a>
 8008384:	2300      	movs	r3, #0
 8008386:	2b00      	cmp	r3, #0
 8008388:	d008      	beq.n	800839c <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008390:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	4313      	orrs	r3, r2
 800839a:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	4a34      	ldr	r2, [pc, #208]	; (8008470 <TIM_Base_SetConfig+0x134>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d02b      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083aa:	d027      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	4a31      	ldr	r2, [pc, #196]	; (8008474 <TIM_Base_SetConfig+0x138>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d023      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	4a30      	ldr	r2, [pc, #192]	; (8008478 <TIM_Base_SetConfig+0x13c>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d01f      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4a2f      	ldr	r2, [pc, #188]	; (800847c <TIM_Base_SetConfig+0x140>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d01b      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	4a2e      	ldr	r2, [pc, #184]	; (8008480 <TIM_Base_SetConfig+0x144>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d017      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4a2d      	ldr	r2, [pc, #180]	; (8008484 <TIM_Base_SetConfig+0x148>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d013      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a2c      	ldr	r2, [pc, #176]	; (8008488 <TIM_Base_SetConfig+0x14c>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d00f      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a2b      	ldr	r2, [pc, #172]	; (800848c <TIM_Base_SetConfig+0x150>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d00b      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a2a      	ldr	r2, [pc, #168]	; (8008490 <TIM_Base_SetConfig+0x154>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d007      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a29      	ldr	r2, [pc, #164]	; (8008494 <TIM_Base_SetConfig+0x158>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d003      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a28      	ldr	r2, [pc, #160]	; (8008498 <TIM_Base_SetConfig+0x15c>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d101      	bne.n	8008400 <TIM_Base_SetConfig+0xc4>
 80083fc:	2301      	movs	r3, #1
 80083fe:	e000      	b.n	8008402 <TIM_Base_SetConfig+0xc6>
 8008400:	2300      	movs	r3, #0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d008      	beq.n	8008418 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800840c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	68db      	ldr	r3, [r3, #12]
 8008412:	68fa      	ldr	r2, [r7, #12]
 8008414:	4313      	orrs	r3, r2
 8008416:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	695b      	ldr	r3, [r3, #20]
 8008422:	4313      	orrs	r3, r2
 8008424:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	689a      	ldr	r2, [r3, #8]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4a0c      	ldr	r2, [pc, #48]	; (8008470 <TIM_Base_SetConfig+0x134>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d003      	beq.n	800844c <TIM_Base_SetConfig+0x110>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	4a0e      	ldr	r2, [pc, #56]	; (8008480 <TIM_Base_SetConfig+0x144>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d101      	bne.n	8008450 <TIM_Base_SetConfig+0x114>
 800844c:	2301      	movs	r3, #1
 800844e:	e000      	b.n	8008452 <TIM_Base_SetConfig+0x116>
 8008450:	2300      	movs	r3, #0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d003      	beq.n	800845e <TIM_Base_SetConfig+0x122>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	691a      	ldr	r2, [r3, #16]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2201      	movs	r2, #1
 8008462:	615a      	str	r2, [r3, #20]
}
 8008464:	bf00      	nop
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr
 8008470:	40010000 	.word	0x40010000
 8008474:	40000400 	.word	0x40000400
 8008478:	40000800 	.word	0x40000800
 800847c:	40000c00 	.word	0x40000c00
 8008480:	40010400 	.word	0x40010400
 8008484:	40014000 	.word	0x40014000
 8008488:	40014400 	.word	0x40014400
 800848c:	40014800 	.word	0x40014800
 8008490:	40001800 	.word	0x40001800
 8008494:	40001c00 	.word	0x40001c00
 8008498:	40002000 	.word	0x40002000

0800849c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800849c:	b480      	push	{r7}
 800849e:	b087      	sub	sp, #28
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80084a6:	2300      	movs	r3, #0
 80084a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80084aa:	2300      	movs	r3, #0
 80084ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;  
 80084ae:	2300      	movs	r3, #0
 80084b0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a1b      	ldr	r3, [r3, #32]
 80084b6:	f023 0201 	bic.w	r2, r3, #1
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6a1b      	ldr	r3, [r3, #32]
 80084c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80084d0:	68fa      	ldr	r2, [r7, #12]
 80084d2:	4b2a      	ldr	r3, [pc, #168]	; (800857c <TIM_OC1_SetConfig+0xe0>)
 80084d4:	4013      	ands	r3, r2
 80084d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f023 0303 	bic.w	r3, r3, #3
 80084de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68fa      	ldr	r2, [r7, #12]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	f023 0302 	bic.w	r3, r3, #2
 80084f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	697a      	ldr	r2, [r7, #20]
 80084f8:	4313      	orrs	r3, r2
 80084fa:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	4a20      	ldr	r2, [pc, #128]	; (8008580 <TIM_OC1_SetConfig+0xe4>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d003      	beq.n	800850c <TIM_OC1_SetConfig+0x70>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	4a1f      	ldr	r2, [pc, #124]	; (8008584 <TIM_OC1_SetConfig+0xe8>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d101      	bne.n	8008510 <TIM_OC1_SetConfig+0x74>
 800850c:	2301      	movs	r3, #1
 800850e:	e000      	b.n	8008512 <TIM_OC1_SetConfig+0x76>
 8008510:	2300      	movs	r3, #0
 8008512:	2b00      	cmp	r3, #0
 8008514:	d01e      	beq.n	8008554 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f023 0308 	bic.w	r3, r3, #8
 800851c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	68db      	ldr	r3, [r3, #12]
 8008522:	697a      	ldr	r2, [r7, #20]
 8008524:	4313      	orrs	r3, r2
 8008526:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	f023 0304 	bic.w	r3, r3, #4
 800852e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008536:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800853e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	695b      	ldr	r3, [r3, #20]
 8008544:	693a      	ldr	r2, [r7, #16]
 8008546:	4313      	orrs	r3, r2
 8008548:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	699b      	ldr	r3, [r3, #24]
 800854e:	693a      	ldr	r2, [r7, #16]
 8008550:	4313      	orrs	r3, r2
 8008552:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	693a      	ldr	r2, [r7, #16]
 8008558:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	68fa      	ldr	r2, [r7, #12]
 800855e:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	685a      	ldr	r2, [r3, #4]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	697a      	ldr	r2, [r7, #20]
 800856c:	621a      	str	r2, [r3, #32]
} 
 800856e:	bf00      	nop
 8008570:	371c      	adds	r7, #28
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr
 800857a:	bf00      	nop
 800857c:	fffeff8f 	.word	0xfffeff8f
 8008580:	40010000 	.word	0x40010000
 8008584:	40010400 	.word	0x40010400

08008588 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008588:	b480      	push	{r7}
 800858a:	b087      	sub	sp, #28
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008592:	2300      	movs	r3, #0
 8008594:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8008596:	2300      	movs	r3, #0
 8008598:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 800859a:	2300      	movs	r3, #0
 800859c:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6a1b      	ldr	r3, [r3, #32]
 80085a2:	f023 0210 	bic.w	r2, r3, #16
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6a1b      	ldr	r3, [r3, #32]
 80085ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	699b      	ldr	r3, [r3, #24]
 80085ba:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80085bc:	68fa      	ldr	r2, [r7, #12]
 80085be:	4b2c      	ldr	r3, [pc, #176]	; (8008670 <TIM_OC2_SetConfig+0xe8>)
 80085c0:	4013      	ands	r3, r2
 80085c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085ca:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	021b      	lsls	r3, r3, #8
 80085d2:	68fa      	ldr	r2, [r7, #12]
 80085d4:	4313      	orrs	r3, r2
 80085d6:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	f023 0320 	bic.w	r3, r3, #32
 80085de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	011b      	lsls	r3, r3, #4
 80085e6:	697a      	ldr	r2, [r7, #20]
 80085e8:	4313      	orrs	r3, r2
 80085ea:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	4a21      	ldr	r2, [pc, #132]	; (8008674 <TIM_OC2_SetConfig+0xec>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d003      	beq.n	80085fc <TIM_OC2_SetConfig+0x74>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	4a20      	ldr	r2, [pc, #128]	; (8008678 <TIM_OC2_SetConfig+0xf0>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d101      	bne.n	8008600 <TIM_OC2_SetConfig+0x78>
 80085fc:	2301      	movs	r3, #1
 80085fe:	e000      	b.n	8008602 <TIM_OC2_SetConfig+0x7a>
 8008600:	2300      	movs	r3, #0
 8008602:	2b00      	cmp	r3, #0
 8008604:	d021      	beq.n	800864a <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800860c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	68db      	ldr	r3, [r3, #12]
 8008612:	011b      	lsls	r3, r3, #4
 8008614:	697a      	ldr	r2, [r7, #20]
 8008616:	4313      	orrs	r3, r2
 8008618:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008620:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	695b      	ldr	r3, [r3, #20]
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	693a      	ldr	r2, [r7, #16]
 800863a:	4313      	orrs	r3, r2
 800863c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	699b      	ldr	r3, [r3, #24]
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	693a      	ldr	r2, [r7, #16]
 8008646:	4313      	orrs	r3, r2
 8008648:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	693a      	ldr	r2, [r7, #16]
 800864e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	68fa      	ldr	r2, [r7, #12]
 8008654:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	685a      	ldr	r2, [r3, #4]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	697a      	ldr	r2, [r7, #20]
 8008662:	621a      	str	r2, [r3, #32]
}
 8008664:	bf00      	nop
 8008666:	371c      	adds	r7, #28
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr
 8008670:	feff8fff 	.word	0xfeff8fff
 8008674:	40010000 	.word	0x40010000
 8008678:	40010400 	.word	0x40010400

0800867c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800867c:	b480      	push	{r7}
 800867e:	b087      	sub	sp, #28
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008686:	2300      	movs	r3, #0
 8008688:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 800868a:	2300      	movs	r3, #0
 800868c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;   
 800868e:	2300      	movs	r3, #0
 8008690:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6a1b      	ldr	r3, [r3, #32]
 8008696:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a1b      	ldr	r3, [r3, #32]
 80086a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	69db      	ldr	r3, [r3, #28]
 80086ae:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086b0:	68fa      	ldr	r2, [r7, #12]
 80086b2:	4b2c      	ldr	r3, [pc, #176]	; (8008764 <TIM_OC3_SetConfig+0xe8>)
 80086b4:	4013      	ands	r3, r2
 80086b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f023 0303 	bic.w	r3, r3, #3
 80086be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	021b      	lsls	r3, r3, #8
 80086d8:	697a      	ldr	r2, [r7, #20]
 80086da:	4313      	orrs	r3, r2
 80086dc:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4a21      	ldr	r2, [pc, #132]	; (8008768 <TIM_OC3_SetConfig+0xec>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d003      	beq.n	80086ee <TIM_OC3_SetConfig+0x72>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	4a20      	ldr	r2, [pc, #128]	; (800876c <TIM_OC3_SetConfig+0xf0>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d101      	bne.n	80086f2 <TIM_OC3_SetConfig+0x76>
 80086ee:	2301      	movs	r3, #1
 80086f0:	e000      	b.n	80086f4 <TIM_OC3_SetConfig+0x78>
 80086f2:	2300      	movs	r3, #0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d021      	beq.n	800873c <TIM_OC3_SetConfig+0xc0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	68db      	ldr	r3, [r3, #12]
 8008704:	021b      	lsls	r3, r3, #8
 8008706:	697a      	ldr	r2, [r7, #20]
 8008708:	4313      	orrs	r3, r2
 800870a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008712:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800871a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008722:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	695b      	ldr	r3, [r3, #20]
 8008728:	011b      	lsls	r3, r3, #4
 800872a:	693a      	ldr	r2, [r7, #16]
 800872c:	4313      	orrs	r3, r2
 800872e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	699b      	ldr	r3, [r3, #24]
 8008734:	011b      	lsls	r3, r3, #4
 8008736:	693a      	ldr	r2, [r7, #16]
 8008738:	4313      	orrs	r3, r2
 800873a:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	68fa      	ldr	r2, [r7, #12]
 8008746:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	685a      	ldr	r2, [r3, #4]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	697a      	ldr	r2, [r7, #20]
 8008754:	621a      	str	r2, [r3, #32]
}
 8008756:	bf00      	nop
 8008758:	371c      	adds	r7, #28
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr
 8008762:	bf00      	nop
 8008764:	fffeff8f 	.word	0xfffeff8f
 8008768:	40010000 	.word	0x40010000
 800876c:	40010400 	.word	0x40010400

08008770 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008770:	b480      	push	{r7}
 8008772:	b087      	sub	sp, #28
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 800877a:	2300      	movs	r3, #0
 800877c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 800877e:	2300      	movs	r3, #0
 8008780:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0;
 8008782:	2300      	movs	r3, #0
 8008784:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a1b      	ldr	r3, [r3, #32]
 800878a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a1b      	ldr	r3, [r3, #32]
 8008796:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	685b      	ldr	r3, [r3, #4]
 800879c:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	69db      	ldr	r3, [r3, #28]
 80087a2:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087a4:	693a      	ldr	r2, [r7, #16]
 80087a6:	4b20      	ldr	r3, [pc, #128]	; (8008828 <TIM_OC4_SetConfig+0xb8>)
 80087a8:	4013      	ands	r3, r2
 80087aa:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087b2:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	021b      	lsls	r3, r3, #8
 80087ba:	693a      	ldr	r2, [r7, #16]
 80087bc:	4313      	orrs	r3, r2
 80087be:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087c6:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	689b      	ldr	r3, [r3, #8]
 80087cc:	031b      	lsls	r3, r3, #12
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	4a15      	ldr	r2, [pc, #84]	; (800882c <TIM_OC4_SetConfig+0xbc>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d003      	beq.n	80087e4 <TIM_OC4_SetConfig+0x74>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	4a14      	ldr	r2, [pc, #80]	; (8008830 <TIM_OC4_SetConfig+0xc0>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d101      	bne.n	80087e8 <TIM_OC4_SetConfig+0x78>
 80087e4:	2301      	movs	r3, #1
 80087e6:	e000      	b.n	80087ea <TIM_OC4_SetConfig+0x7a>
 80087e8:	2300      	movs	r3, #0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d009      	beq.n	8008802 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	695b      	ldr	r3, [r3, #20]
 80087fa:	019b      	lsls	r3, r3, #6
 80087fc:	697a      	ldr	r2, [r7, #20]
 80087fe:	4313      	orrs	r3, r2
 8008800:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	697a      	ldr	r2, [r7, #20]
 8008806:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	693a      	ldr	r2, [r7, #16]
 800880c:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	685a      	ldr	r2, [r3, #4]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	621a      	str	r2, [r3, #32]
}
 800881c:	bf00      	nop
 800881e:	371c      	adds	r7, #28
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr
 8008828:	feff8fff 	.word	0xfeff8fff
 800882c:	40010000 	.word	0x40010000
 8008830:	40010400 	.word	0x40010400

08008834 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008834:	b480      	push	{r7}
 8008836:	b087      	sub	sp, #28
 8008838:	af00      	add	r7, sp, #0
 800883a:	60f8      	str	r0, [r7, #12]
 800883c:	60b9      	str	r1, [r7, #8]
 800883e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 8008840:	2300      	movs	r3, #0
 8008842:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 8008844:	2300      	movs	r3, #0
 8008846:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6a1b      	ldr	r3, [r3, #32]
 800884c:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6a1b      	ldr	r3, [r3, #32]
 8008852:	f023 0201 	bic.w	r2, r3, #1
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	699b      	ldr	r3, [r3, #24]
 800885e:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008866:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	011b      	lsls	r3, r3, #4
 800886c:	697a      	ldr	r2, [r7, #20]
 800886e:	4313      	orrs	r3, r2
 8008870:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	f023 030a 	bic.w	r3, r3, #10
 8008878:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800887a:	693a      	ldr	r2, [r7, #16]
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	4313      	orrs	r3, r2
 8008880:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	697a      	ldr	r2, [r7, #20]
 8008886:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	621a      	str	r2, [r3, #32]
}
 800888e:	bf00      	nop
 8008890:	371c      	adds	r7, #28
 8008892:	46bd      	mov	sp, r7
 8008894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008898:	4770      	bx	lr

0800889a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800889a:	b480      	push	{r7}
 800889c:	b087      	sub	sp, #28
 800889e:	af00      	add	r7, sp, #0
 80088a0:	60f8      	str	r0, [r7, #12]
 80088a2:	60b9      	str	r1, [r7, #8]
 80088a4:	607a      	str	r2, [r7, #4]
uint32_t tmpccmr1 = 0;
 80088a6:	2300      	movs	r3, #0
 80088a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 80088aa:	2300      	movs	r3, #0
 80088ac:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	6a1b      	ldr	r3, [r3, #32]
 80088b2:	f023 0210 	bic.w	r2, r3, #16
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6a1b      	ldr	r3, [r3, #32]
 80088c4:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80088cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	031b      	lsls	r3, r3, #12
 80088d2:	697a      	ldr	r2, [r7, #20]
 80088d4:	4313      	orrs	r3, r2
 80088d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80088de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4);
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	011b      	lsls	r3, r3, #4
 80088e4:	693a      	ldr	r2, [r7, #16]
 80088e6:	4313      	orrs	r3, r2
 80088e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	697a      	ldr	r2, [r7, #20]
 80088ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	693a      	ldr	r2, [r7, #16]
 80088f4:	621a      	str	r2, [r3, #32]
}
 80088f6:	bf00      	nop
 80088f8:	371c      	adds	r7, #28
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8008902:	b480      	push	{r7}
 8008904:	b085      	sub	sp, #20
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
 800890a:	460b      	mov	r3, r1
 800890c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0;
 800890e:	2300      	movs	r3, #0
 8008910:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800891e:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8008920:	887b      	ldrh	r3, [r7, #2]
 8008922:	f043 0307 	orr.w	r3, r3, #7
 8008926:	b29b      	uxth	r3, r3
 8008928:	461a      	mov	r2, r3
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	4313      	orrs	r3, r2
 800892e:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	68fa      	ldr	r2, [r7, #12]
 8008934:	609a      	str	r2, [r3, #8]
}
 8008936:	bf00      	nop
 8008938:	3714      	adds	r7, #20
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008942:	b480      	push	{r7}
 8008944:	b087      	sub	sp, #28
 8008946:	af00      	add	r7, sp, #0
 8008948:	60f8      	str	r0, [r7, #12]
 800894a:	60b9      	str	r1, [r7, #8]
 800894c:	607a      	str	r2, [r7, #4]
 800894e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0;
 8008950:	2300      	movs	r3, #0
 8008952:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008960:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	021a      	lsls	r2, r3, #8
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	431a      	orrs	r2, r3
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	4313      	orrs	r3, r2
 800896e:	697a      	ldr	r2, [r7, #20]
 8008970:	4313      	orrs	r3, r2
 8008972:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	697a      	ldr	r2, [r7, #20]
 8008978:	609a      	str	r2, [r3, #8]
} 
 800897a:	bf00      	nop
 800897c:	371c      	adds	r7, #28
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr

08008986 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008986:	b480      	push	{r7}
 8008988:	b087      	sub	sp, #28
 800898a:	af00      	add	r7, sp, #0
 800898c:	60f8      	str	r0, [r7, #12]
 800898e:	60b9      	str	r1, [r7, #8]
 8008990:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8008992:	2300      	movs	r3, #0
 8008994:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8008996:	2201      	movs	r2, #1
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	fa02 f303 	lsl.w	r3, r2, r3
 800899e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6a1a      	ldr	r2, [r3, #32]
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	43db      	mvns	r3, r3
 80089a8:	401a      	ands	r2, r3
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6a1a      	ldr	r2, [r3, #32]
 80089b2:	6879      	ldr	r1, [r7, #4]
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	fa01 f303 	lsl.w	r3, r1, r3
 80089ba:	431a      	orrs	r2, r3
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	621a      	str	r2, [r3, #32]
}
 80089c0:	bf00      	nop
 80089c2:	371c      	adds	r7, #28
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr

080089cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d101      	bne.n	80089e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089e0:	2302      	movs	r3, #2
 80089e2:	e03d      	b.n	8008a60 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2201      	movs	r2, #1
 80089e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a1a      	ldr	r2, [pc, #104]	; (8008a6c <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d004      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a19      	ldr	r2, [pc, #100]	; (8008a70 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d108      	bne.n	8008a22 <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008a16:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	68fa      	ldr	r2, [r7, #12]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a28:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68fa      	ldr	r2, [r7, #12]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a3a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	689b      	ldr	r3, [r3, #8]
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68fa      	ldr	r2, [r7, #12]
 8008a4c:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8008a5e:	2300      	movs	r3, #0
} 
 8008a60:	4618      	mov	r0, r3
 8008a62:	3714      	adds	r7, #20
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr
 8008a6c:	40010000 	.word	0x40010000
 8008a70:	40010400 	.word	0x40010400

08008a74 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8008a7c:	bf00      	nop
 8008a7e:	370c      	adds	r7, #12
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr

08008a88 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b083      	sub	sp, #12
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a90:	bf00      	nop
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr

08008a9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	60f8      	str	r0, [r7, #12]
 8008aa4:	60b9      	str	r1, [r7, #8]
 8008aa6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d101      	bne.n	8008ab6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008ab2:	2302      	movs	r3, #2
 8008ab4:	e105      	b.n	8008cc2 <HAL_TIM_PWM_ConfigChannel+0x226>
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2201      	movs	r2, #1
 8008aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2202      	movs	r2, #2
 8008ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2b14      	cmp	r3, #20
 8008aca:	f200 80f0 	bhi.w	8008cae <HAL_TIM_PWM_ConfigChannel+0x212>
 8008ace:	a201      	add	r2, pc, #4	; (adr r2, 8008ad4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad4:	08008b29 	.word	0x08008b29
 8008ad8:	08008caf 	.word	0x08008caf
 8008adc:	08008caf 	.word	0x08008caf
 8008ae0:	08008caf 	.word	0x08008caf
 8008ae4:	08008b69 	.word	0x08008b69
 8008ae8:	08008caf 	.word	0x08008caf
 8008aec:	08008caf 	.word	0x08008caf
 8008af0:	08008caf 	.word	0x08008caf
 8008af4:	08008bab 	.word	0x08008bab
 8008af8:	08008caf 	.word	0x08008caf
 8008afc:	08008caf 	.word	0x08008caf
 8008b00:	08008caf 	.word	0x08008caf
 8008b04:	08008beb 	.word	0x08008beb
 8008b08:	08008caf 	.word	0x08008caf
 8008b0c:	08008caf 	.word	0x08008caf
 8008b10:	08008caf 	.word	0x08008caf
 8008b14:	08008c2d 	.word	0x08008c2d
 8008b18:	08008caf 	.word	0x08008caf
 8008b1c:	08008caf 	.word	0x08008caf
 8008b20:	08008caf 	.word	0x08008caf
 8008b24:	08008c6d 	.word	0x08008c6d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	68b9      	ldr	r1, [r7, #8]
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f7ff fcb4 	bl	800849c <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	6812      	ldr	r2, [r2, #0]
 8008b3c:	6992      	ldr	r2, [r2, #24]
 8008b3e:	f042 0208 	orr.w	r2, r2, #8
 8008b42:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	68fa      	ldr	r2, [r7, #12]
 8008b4a:	6812      	ldr	r2, [r2, #0]
 8008b4c:	6992      	ldr	r2, [r2, #24]
 8008b4e:	f022 0204 	bic.w	r2, r2, #4
 8008b52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	68fa      	ldr	r2, [r7, #12]
 8008b5a:	6812      	ldr	r2, [r2, #0]
 8008b5c:	6991      	ldr	r1, [r2, #24]
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	6912      	ldr	r2, [r2, #16]
 8008b62:	430a      	orrs	r2, r1
 8008b64:	619a      	str	r2, [r3, #24]
    }
    break;
 8008b66:	e0a3      	b.n	8008cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	68b9      	ldr	r1, [r7, #8]
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f7ff fd0a 	bl	8008588 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	68fa      	ldr	r2, [r7, #12]
 8008b7a:	6812      	ldr	r2, [r2, #0]
 8008b7c:	6992      	ldr	r2, [r2, #24]
 8008b7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b82:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	6812      	ldr	r2, [r2, #0]
 8008b8c:	6992      	ldr	r2, [r2, #24]
 8008b8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	68fa      	ldr	r2, [r7, #12]
 8008b9a:	6812      	ldr	r2, [r2, #0]
 8008b9c:	6991      	ldr	r1, [r2, #24]
 8008b9e:	68ba      	ldr	r2, [r7, #8]
 8008ba0:	6912      	ldr	r2, [r2, #16]
 8008ba2:	0212      	lsls	r2, r2, #8
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	619a      	str	r2, [r3, #24]
    }
    break;
 8008ba8:	e082      	b.n	8008cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	68b9      	ldr	r1, [r7, #8]
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f7ff fd63 	bl	800867c <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	6812      	ldr	r2, [r2, #0]
 8008bbe:	69d2      	ldr	r2, [r2, #28]
 8008bc0:	f042 0208 	orr.w	r2, r2, #8
 8008bc4:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	6812      	ldr	r2, [r2, #0]
 8008bce:	69d2      	ldr	r2, [r2, #28]
 8008bd0:	f022 0204 	bic.w	r2, r2, #4
 8008bd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	68fa      	ldr	r2, [r7, #12]
 8008bdc:	6812      	ldr	r2, [r2, #0]
 8008bde:	69d1      	ldr	r1, [r2, #28]
 8008be0:	68ba      	ldr	r2, [r7, #8]
 8008be2:	6912      	ldr	r2, [r2, #16]
 8008be4:	430a      	orrs	r2, r1
 8008be6:	61da      	str	r2, [r3, #28]
    }
    break;
 8008be8:	e062      	b.n	8008cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	68b9      	ldr	r1, [r7, #8]
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7ff fdbd 	bl	8008770 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	6812      	ldr	r2, [r2, #0]
 8008bfe:	69d2      	ldr	r2, [r2, #28]
 8008c00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c04:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	68fa      	ldr	r2, [r7, #12]
 8008c0c:	6812      	ldr	r2, [r2, #0]
 8008c0e:	69d2      	ldr	r2, [r2, #28]
 8008c10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	68fa      	ldr	r2, [r7, #12]
 8008c1c:	6812      	ldr	r2, [r2, #0]
 8008c1e:	69d1      	ldr	r1, [r2, #28]
 8008c20:	68ba      	ldr	r2, [r7, #8]
 8008c22:	6912      	ldr	r2, [r2, #16]
 8008c24:	0212      	lsls	r2, r2, #8
 8008c26:	430a      	orrs	r2, r1
 8008c28:	61da      	str	r2, [r3, #28]
    }
    break;
 8008c2a:	e041      	b.n	8008cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	68b9      	ldr	r1, [r7, #8]
 8008c32:	4618      	mov	r0, r3
 8008c34:	f000 f84a 	bl	8008ccc <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	6812      	ldr	r2, [r2, #0]
 8008c40:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008c42:	f042 0208 	orr.w	r2, r2, #8
 8008c46:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	68fa      	ldr	r2, [r7, #12]
 8008c4e:	6812      	ldr	r2, [r2, #0]
 8008c50:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008c52:	f022 0204 	bic.w	r2, r2, #4
 8008c56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	6812      	ldr	r2, [r2, #0]
 8008c60:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8008c62:	68ba      	ldr	r2, [r7, #8]
 8008c64:	6912      	ldr	r2, [r2, #16]
 8008c66:	430a      	orrs	r2, r1
 8008c68:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8008c6a:	e021      	b.n	8008cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	68b9      	ldr	r1, [r7, #8]
 8008c72:	4618      	mov	r0, r3
 8008c74:	f000 f882 	bl	8008d7c <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	68fa      	ldr	r2, [r7, #12]
 8008c7e:	6812      	ldr	r2, [r2, #0]
 8008c80:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008c82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c86:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	68fa      	ldr	r2, [r7, #12]
 8008c8e:	6812      	ldr	r2, [r2, #0]
 8008c90:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008c92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c96:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	68fa      	ldr	r2, [r7, #12]
 8008c9e:	6812      	ldr	r2, [r2, #0]
 8008ca0:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8008ca2:	68ba      	ldr	r2, [r7, #8]
 8008ca4:	6912      	ldr	r2, [r2, #16]
 8008ca6:	0212      	lsls	r2, r2, #8
 8008ca8:	430a      	orrs	r2, r1
 8008caa:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8008cac:	e000      	b.n	8008cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 8008cae:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3710      	adds	r7, #16
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop

08008ccc <TIM_OC5_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b087      	sub	sp, #28
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
 8008cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8008cde:	2300      	movs	r3, #0
 8008ce0:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a1b      	ldr	r3, [r3, #32]
 8008cf2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cfe:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008d00:	693a      	ldr	r2, [r7, #16]
 8008d02:	4b1b      	ldr	r3, [pc, #108]	; (8008d70 <TIM_OC5_SetConfig+0xa4>)
 8008d04:	4013      	ands	r3, r2
 8008d06:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	693a      	ldr	r2, [r7, #16]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008d18:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	041b      	lsls	r3, r3, #16
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	4313      	orrs	r3, r2
 8008d24:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4a12      	ldr	r2, [pc, #72]	; (8008d74 <TIM_OC5_SetConfig+0xa8>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d003      	beq.n	8008d36 <TIM_OC5_SetConfig+0x6a>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	4a11      	ldr	r2, [pc, #68]	; (8008d78 <TIM_OC5_SetConfig+0xac>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d109      	bne.n	8008d4a <TIM_OC5_SetConfig+0x7e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d3c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	695b      	ldr	r3, [r3, #20]
 8008d42:	021b      	lsls	r3, r3, #8
 8008d44:	697a      	ldr	r2, [r7, #20]
 8008d46:	4313      	orrs	r3, r2
 8008d48:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	697a      	ldr	r2, [r7, #20]
 8008d4e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	68fa      	ldr	r2, [r7, #12]
 8008d62:	621a      	str	r2, [r3, #32]
}
 8008d64:	bf00      	nop
 8008d66:	371c      	adds	r7, #28
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6e:	4770      	bx	lr
 8008d70:	fffeff8f 	.word	0xfffeff8f
 8008d74:	40010000 	.word	0x40010000
 8008d78:	40010400 	.word	0x40010400

08008d7c <TIM_OC6_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b087      	sub	sp, #28
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008d86:	2300      	movs	r3, #0
 8008d88:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8008d8e:	2300      	movs	r3, #0
 8008d90:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6a1b      	ldr	r3, [r3, #32]
 8008d96:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a1b      	ldr	r3, [r3, #32]
 8008da2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dae:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008db0:	693a      	ldr	r2, [r7, #16]
 8008db2:	4b1c      	ldr	r3, [pc, #112]	; (8008e24 <TIM_OC6_SetConfig+0xa8>)
 8008db4:	4013      	ands	r3, r2
 8008db6:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	021b      	lsls	r3, r3, #8
 8008dbe:	693a      	ldr	r2, [r7, #16]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008dca:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	051b      	lsls	r3, r3, #20
 8008dd2:	68fa      	ldr	r2, [r7, #12]
 8008dd4:	4313      	orrs	r3, r2
 8008dd6:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4a13      	ldr	r2, [pc, #76]	; (8008e28 <TIM_OC6_SetConfig+0xac>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d003      	beq.n	8008de8 <TIM_OC6_SetConfig+0x6c>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	4a12      	ldr	r2, [pc, #72]	; (8008e2c <TIM_OC6_SetConfig+0xb0>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d109      	bne.n	8008dfc <TIM_OC6_SetConfig+0x80>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008dee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	695b      	ldr	r3, [r3, #20]
 8008df4:	029b      	lsls	r3, r3, #10
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	697a      	ldr	r2, [r7, #20]
 8008e00:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	693a      	ldr	r2, [r7, #16]
 8008e06:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	685a      	ldr	r2, [r3, #4]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	68fa      	ldr	r2, [r7, #12]
 8008e14:	621a      	str	r2, [r3, #32]
}
 8008e16:	bf00      	nop
 8008e18:	371c      	adds	r7, #28
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	feff8fff 	.word	0xfeff8fff
 8008e28:	40010000 	.word	0x40010000
 8008e2c:	40010400 	.word	0x40010400

08008e30 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b082      	sub	sp, #8
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d101      	bne.n	8008e42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e043      	b.n	8008eca <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d106      	bne.n	8008e5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f007 ff34 	bl	8010cc4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2224      	movs	r2, #36	; 0x24
 8008e60:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	687a      	ldr	r2, [r7, #4]
 8008e6a:	6812      	ldr	r2, [r2, #0]
 8008e6c:	6812      	ldr	r2, [r2, #0]
 8008e6e:	f022 0201 	bic.w	r2, r2, #1
 8008e72:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 fce7 	bl	8009848 <UART_SetConfig>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d101      	bne.n	8008e84 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8008e80:	2301      	movs	r3, #1
 8008e82:	e022      	b.n	8008eca <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d002      	beq.n	8008e92 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f000 ff49 	bl	8009d24 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	6812      	ldr	r2, [r2, #0]
 8008e9a:	6852      	ldr	r2, [r2, #4]
 8008e9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008ea0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	6812      	ldr	r2, [r2, #0]
 8008eaa:	6892      	ldr	r2, [r2, #8]
 8008eac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008eb0:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	6812      	ldr	r2, [r2, #0]
 8008eba:	6812      	ldr	r2, [r2, #0]
 8008ebc:	f042 0201 	orr.w	r2, r2, #1
 8008ec0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 ffd0 	bl	8009e68 <UART_CheckIdleState>
 8008ec8:	4603      	mov	r3, r0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3708      	adds	r7, #8
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}

08008ed2 <HAL_UART_DeInit>:
  * @brief DeInitializes the UART peripheral
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008ed2:	b580      	push	{r7, lr}
 8008ed4:	b082      	sub	sp, #8
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d101      	bne.n	8008ee4 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	e02a      	b.n	8008f3a <HAL_UART_DeInit+0x68>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2224      	movs	r2, #36	; 0x24
 8008ee8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	6812      	ldr	r2, [r2, #0]
 8008ef4:	6812      	ldr	r2, [r2, #0]
 8008ef6:	f022 0201 	bic.w	r2, r2, #1
 8008efa:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	2200      	movs	r2, #0
 8008f02:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	2200      	movs	r2, #0
 8008f12:	609a      	str	r2, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f008 f817 	bl	8010f48 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState   = HAL_UART_STATE_RESET;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2200      	movs	r2, #0
 8008f34:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8008f38:	2300      	movs	r3, #0
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3708      	adds	r7, #8
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
	...

08008f44 <HAL_UART_Transmit_DMA>:
  * @param pData pointer to data buffer.
  * @param Size amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b086      	sub	sp, #24
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	4613      	mov	r3, r2
 8008f50:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	2b20      	cmp	r3, #32
 8008f5c:	d154      	bne.n	8009008 <HAL_UART_Transmit_DMA+0xc4>
  {
    if((pData == NULL ) || (Size == 0U))
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d002      	beq.n	8008f6a <HAL_UART_Transmit_DMA+0x26>
 8008f64:	88fb      	ldrh	r3, [r7, #6]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d101      	bne.n	8008f6e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e04d      	b.n	800900a <HAL_UART_Transmit_DMA+0xc6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d101      	bne.n	8008f7c <HAL_UART_Transmit_DMA+0x38>
 8008f78:	2302      	movs	r3, #2
 8008f7a:	e046      	b.n	800900a <HAL_UART_Transmit_DMA+0xc6>
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pTxBuffPtr = pData;
 8008f84:	68ba      	ldr	r2, [r7, #8]
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	88fa      	ldrh	r2, [r7, #6]
 8008f8e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	88fa      	ldrh	r2, [r7, #6]
 8008f96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2221      	movs	r2, #33	; 0x21
 8008fa4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fac:	4a19      	ldr	r2, [pc, #100]	; (8009014 <HAL_UART_Transmit_DMA+0xd0>)
 8008fae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fb4:	4a18      	ldr	r2, [pc, #96]	; (8009018 <HAL_UART_Transmit_DMA+0xd4>)
 8008fb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fbc:	4a17      	ldr	r2, [pc, #92]	; (800901c <HAL_UART_Transmit_DMA+0xd8>)
 8008fbe:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t*)&pData;
 8008fc8:	f107 0308 	add.w	r3, r7, #8
 8008fcc:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->TDR, Size);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	6819      	ldr	r1, [r3, #0]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	3328      	adds	r3, #40	; 0x28
 8008fdc:	461a      	mov	r2, r3
 8008fde:	88fb      	ldrh	r3, [r7, #6]
 8008fe0:	f7f8 fabe 	bl	8001560 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_IT(huart, UART_FLAG_TC);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	2240      	movs	r2, #64	; 0x40
 8008fea:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	6812      	ldr	r2, [r2, #0]
 8008ffc:	6892      	ldr	r2, [r2, #8]
 8008ffe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009002:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8009004:	2300      	movs	r3, #0
 8009006:	e000      	b.n	800900a <HAL_UART_Transmit_DMA+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8009008:	2302      	movs	r3, #2
  }
}
 800900a:	4618      	mov	r0, r3
 800900c:	3718      	adds	r7, #24
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	08009445 	.word	0x08009445
 8009018:	08009499 	.word	0x08009499
 800901c:	0800953b 	.word	0x0800953b

08009020 <HAL_UART_Receive_DMA>:
  * @note   When the UART parity is enabled (PCE = 1), the received data contain
  *         the parity bit (MSB position).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b086      	sub	sp, #24
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	4613      	mov	r3, r2
 800902c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8009034:	b2db      	uxtb	r3, r3
 8009036:	2b20      	cmp	r3, #32
 8009038:	d15c      	bne.n	80090f4 <HAL_UART_Receive_DMA+0xd4>
  {
    if((pData == NULL ) || (Size == 0U))
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d002      	beq.n	8009046 <HAL_UART_Receive_DMA+0x26>
 8009040:	88fb      	ldrh	r3, [r7, #6]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d101      	bne.n	800904a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	e055      	b.n	80090f6 <HAL_UART_Receive_DMA+0xd6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8009050:	2b01      	cmp	r3, #1
 8009052:	d101      	bne.n	8009058 <HAL_UART_Receive_DMA+0x38>
 8009054:	2302      	movs	r3, #2
 8009056:	e04e      	b.n	80090f6 <HAL_UART_Receive_DMA+0xd6>
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pRxBuffPtr = pData;
 8009060:	68ba      	ldr	r2, [r7, #8]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	88fa      	ldrh	r2, [r7, #6]
 800906a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2200      	movs	r2, #0
 8009072:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2222      	movs	r2, #34	; 0x22
 8009078:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009080:	4a1f      	ldr	r2, [pc, #124]	; (8009100 <HAL_UART_Receive_DMA+0xe0>)
 8009082:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009088:	4a1e      	ldr	r2, [pc, #120]	; (8009104 <HAL_UART_Receive_DMA+0xe4>)
 800908a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009090:	4a1d      	ldr	r2, [pc, #116]	; (8009108 <HAL_UART_Receive_DMA+0xe8>)
 8009092:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009098:	2200      	movs	r2, #0
 800909a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 800909c:	f107 0308 	add.w	r3, r7, #8
 80090a0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	6e58      	ldr	r0, [r3, #100]	; 0x64
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	3324      	adds	r3, #36	; 0x24
 80090ac:	4619      	mov	r1, r3
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	88fb      	ldrh	r3, [r7, #6]
 80090b4:	f7f8 fa54 	bl	8001560 <HAL_DMA_Start_IT>

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	6812      	ldr	r2, [r2, #0]
 80090c8:	6812      	ldr	r2, [r2, #0]
 80090ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80090ce:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	68fa      	ldr	r2, [r7, #12]
 80090d6:	6812      	ldr	r2, [r2, #0]
 80090d8:	6892      	ldr	r2, [r2, #8]
 80090da:	f042 0201 	orr.w	r2, r2, #1
 80090de:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	68fa      	ldr	r2, [r7, #12]
 80090e6:	6812      	ldr	r2, [r2, #0]
 80090e8:	6892      	ldr	r2, [r2, #8]
 80090ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090ee:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80090f0:	2300      	movs	r3, #0
 80090f2:	e000      	b.n	80090f6 <HAL_UART_Receive_DMA+0xd6>
  }
  else
  {
    return HAL_BUSY;
 80090f4:	2302      	movs	r3, #2
  }
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3718      	adds	r7, #24
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	080094b5 	.word	0x080094b5
 8009104:	0800951f 	.word	0x0800951f
 8009108:	0800953b 	.word	0x0800953b

0800910c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  /* Stop UART DMA Tx request if ongoing */
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800911a:	b2db      	uxtb	r3, r3
 800911c:	2b21      	cmp	r3, #33	; 0x21
 800911e:	d11a      	bne.n	8009156 <HAL_UART_DMAStop+0x4a>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	689b      	ldr	r3, [r3, #8]
 8009126:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 800912a:	2b00      	cmp	r3, #0
 800912c:	d013      	beq.n	8009156 <HAL_UART_DMAStop+0x4a>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	687a      	ldr	r2, [r7, #4]
 8009134:	6812      	ldr	r2, [r2, #0]
 8009136:	6892      	ldr	r2, [r2, #8]
 8009138:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800913c:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009142:	2b00      	cmp	r3, #0
 8009144:	d004      	beq.n	8009150 <HAL_UART_DMAStop+0x44>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800914a:	4618      	mov	r0, r3
 800914c:	f7f8 fa68 	bl	8001620 <HAL_DMA_Abort>
    }

    UART_EndTxTransfer(huart);
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 fb45 	bl	80097e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800915c:	b2db      	uxtb	r3, r3
 800915e:	2b22      	cmp	r3, #34	; 0x22
 8009160:	d11a      	bne.n	8009198 <HAL_UART_DMAStop+0x8c>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 800916c:	2b00      	cmp	r3, #0
 800916e:	d013      	beq.n	8009198 <HAL_UART_DMAStop+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	687a      	ldr	r2, [r7, #4]
 8009176:	6812      	ldr	r2, [r2, #0]
 8009178:	6892      	ldr	r2, [r2, #8]
 800917a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800917e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009184:	2b00      	cmp	r3, #0
 8009186:	d004      	beq.n	8009192 <HAL_UART_DMAStop+0x86>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800918c:	4618      	mov	r0, r3
 800918e:	f7f8 fa47 	bl	8001620 <HAL_DMA_Abort>
    }

    UART_EndRxTransfer(huart);
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fb3a 	bl	800980c <UART_EndRxTransfer>
  }

  return HAL_OK;
 8009198:	2300      	movs	r3, #0
}
 800919a:	4618      	mov	r0, r3
 800919c:	3708      	adds	r7, #8
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
	...

080091a4 <HAL_UART_IRQHandler>:
  * @brief This function handles UART interrupt request.
  * @param huart uart handle
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b086      	sub	sp, #24
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	69db      	ldr	r3, [r3, #28]
 80091b2:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	f003 030f 	and.w	r3, r3, #15
 80091ca:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d10d      	bne.n	80091ee <HAL_UART_IRQHandler+0x4a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	f003 0320 	and.w	r3, r3, #32
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d008      	beq.n	80091ee <HAL_UART_IRQHandler+0x4a>
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	f003 0320 	and.w	r3, r3, #32
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d003      	beq.n	80091ee <HAL_UART_IRQHandler+0x4a>
    {
      UART_Receive_IT(huart);
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 fa8f 	bl	800970a <UART_Receive_IT>
      return;
 80091ec:	e0da      	b.n	80093a4 <HAL_UART_IRQHandler+0x200>
    }
  }

  /* If some errors occur */
  if(   (errorflags != RESET)
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	f000 80b9 	beq.w	8009368 <HAL_UART_IRQHandler+0x1c4>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	f003 0301 	and.w	r3, r3, #1
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d105      	bne.n	800920c <HAL_UART_IRQHandler+0x68>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009206:	2b00      	cmp	r3, #0
 8009208:	f000 80ae 	beq.w	8009368 <HAL_UART_IRQHandler+0x1c4>
  {

    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	f003 0301 	and.w	r3, r3, #1
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00e      	beq.n	8009234 <HAL_UART_IRQHandler+0x90>
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800921c:	2b00      	cmp	r3, #0
 800921e:	d009      	beq.n	8009234 <HAL_UART_IRQHandler+0x90>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2201      	movs	r2, #1
 8009226:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800922c:	f043 0201 	orr.w	r2, r3, #1
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	f003 0302 	and.w	r3, r3, #2
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00e      	beq.n	800925c <HAL_UART_IRQHandler+0xb8>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f003 0301 	and.w	r3, r3, #1
 8009244:	2b00      	cmp	r3, #0
 8009246:	d009      	beq.n	800925c <HAL_UART_IRQHandler+0xb8>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2202      	movs	r2, #2
 800924e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009254:	f043 0204 	orr.w	r2, r3, #4
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	f003 0304 	and.w	r3, r3, #4
 8009262:	2b00      	cmp	r3, #0
 8009264:	d00e      	beq.n	8009284 <HAL_UART_IRQHandler+0xe0>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	f003 0301 	and.w	r3, r3, #1
 800926c:	2b00      	cmp	r3, #0
 800926e:	d009      	beq.n	8009284 <HAL_UART_IRQHandler+0xe0>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	2204      	movs	r2, #4
 8009276:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800927c:	f043 0202 	orr.w	r2, r3, #2
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	f003 0308 	and.w	r3, r3, #8
 800928a:	2b00      	cmp	r3, #0
 800928c:	d013      	beq.n	80092b6 <HAL_UART_IRQHandler+0x112>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	f003 0320 	and.w	r3, r3, #32
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8009294:	2b00      	cmp	r3, #0
 8009296:	d104      	bne.n	80092a2 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f003 0301 	and.w	r3, r3, #1
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d009      	beq.n	80092b6 <HAL_UART_IRQHandler+0x112>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	2208      	movs	r2, #8
 80092a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092ae:	f043 0208 	orr.w	r2, r3, #8
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d071      	beq.n	80093a2 <HAL_UART_IRQHandler+0x1fe>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	f003 0320 	and.w	r3, r3, #32
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d007      	beq.n	80092d8 <HAL_UART_IRQHandler+0x134>
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	f003 0320 	and.w	r3, r3, #32
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d002      	beq.n	80092d8 <HAL_UART_IRQHandler+0x134>
      {
        UART_Receive_IT(huart);
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 fa19 	bl	800970a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092dc:	f003 0308 	and.w	r3, r3, #8
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d106      	bne.n	80092f2 <HAL_UART_IRQHandler+0x14e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d031      	beq.n	8009356 <HAL_UART_IRQHandler+0x1b2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f000 fa8a 	bl	800980c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	689b      	ldr	r3, [r3, #8]
 80092fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009302:	2b00      	cmp	r3, #0
 8009304:	d023      	beq.n	800934e <HAL_UART_IRQHandler+0x1aa>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	6812      	ldr	r2, [r2, #0]
 800930e:	6892      	ldr	r2, [r2, #8]
 8009310:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009314:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800931a:	2b00      	cmp	r3, #0
 800931c:	d013      	beq.n	8009346 <HAL_UART_IRQHandler+0x1a2>
          {
            /* Set the UART DMA Abort callback :
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009322:	4a22      	ldr	r2, [pc, #136]	; (80093ac <HAL_UART_IRQHandler+0x208>)
 8009324:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800932a:	4618      	mov	r0, r3
 800932c:	f7f8 f9e8 	bl	8001700 <HAL_DMA_Abort_IT>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d016      	beq.n	8009364 <HAL_UART_IRQHandler+0x1c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800933a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800933c:	687a      	ldr	r2, [r7, #4]
 800933e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8009340:	4610      	mov	r0, r2
 8009342:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009344:	e00e      	b.n	8009364 <HAL_UART_IRQHandler+0x1c0>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f000 f967 	bl	800961a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800934c:	e00a      	b.n	8009364 <HAL_UART_IRQHandler+0x1c0>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 f963 	bl	800961a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009354:	e006      	b.n	8009364 <HAL_UART_IRQHandler+0x1c0>
      }
      else
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 f95f 	bl	800961a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 8009362:	e01e      	b.n	80093a2 <HAL_UART_IRQHandler+0x1fe>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009364:	bf00      	nop
    return;
 8009366:	e01c      	b.n	80093a2 <HAL_UART_IRQHandler+0x1fe>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800936e:	2b00      	cmp	r3, #0
 8009370:	d008      	beq.n	8009384 <HAL_UART_IRQHandler+0x1e0>
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009378:	2b00      	cmp	r3, #0
 800937a:	d003      	beq.n	8009384 <HAL_UART_IRQHandler+0x1e0>
  {
    UART_Transmit_IT(huart);
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 f956 	bl	800962e <UART_Transmit_IT>
    return;
 8009382:	e00f      	b.n	80093a4 <HAL_UART_IRQHandler+0x200>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800938a:	2b00      	cmp	r3, #0
 800938c:	d00a      	beq.n	80093a4 <HAL_UART_IRQHandler+0x200>
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009394:	2b00      	cmp	r3, #0
 8009396:	d005      	beq.n	80093a4 <HAL_UART_IRQHandler+0x200>
  {
    UART_EndTransmit_IT(huart);
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 f99e 	bl	80096da <UART_EndTransmit_IT>
    return;
 800939e:	bf00      	nop
 80093a0:	e000      	b.n	80093a4 <HAL_UART_IRQHandler+0x200>
    return;
 80093a2:	bf00      	nop
  }

}
 80093a4:	3718      	adds	r7, #24
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	080095b3 	.word	0x080095b3

080093b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b084      	sub	sp, #16
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	60f8      	str	r0, [r7, #12]
 80093b8:	60b9      	str	r1, [r7, #8]
 80093ba:	603b      	str	r3, [r7, #0]
 80093bc:	4613      	mov	r3, r2
 80093be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093c0:	e02c      	b.n	800941c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093c8:	d028      	beq.n	800941c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d007      	beq.n	80093e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80093d0:	f7f7 f90c 	bl	80005ec <HAL_GetTick>
 80093d4:	4602      	mov	r2, r0
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	1ad2      	subs	r2, r2, r3
 80093da:	69bb      	ldr	r3, [r7, #24]
 80093dc:	429a      	cmp	r2, r3
 80093de:	d31d      	bcc.n	800941c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	68fa      	ldr	r2, [r7, #12]
 80093e6:	6812      	ldr	r2, [r2, #0]
 80093e8:	6812      	ldr	r2, [r2, #0]
 80093ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80093ee:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	68fa      	ldr	r2, [r7, #12]
 80093f6:	6812      	ldr	r2, [r2, #0]
 80093f8:	6892      	ldr	r2, [r2, #8]
 80093fa:	f022 0201 	bic.w	r2, r2, #1
 80093fe:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2220      	movs	r2, #32
 8009404:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2220      	movs	r2, #32
 800940c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2200      	movs	r2, #0
 8009414:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8009418:	2303      	movs	r3, #3
 800941a:	e00f      	b.n	800943c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	69da      	ldr	r2, [r3, #28]
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	401a      	ands	r2, r3
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	429a      	cmp	r2, r3
 800942a:	bf0c      	ite	eq
 800942c:	2301      	moveq	r3, #1
 800942e:	2300      	movne	r3, #0
 8009430:	b2db      	uxtb	r3, r3
 8009432:	461a      	mov	r2, r3
 8009434:	79fb      	ldrb	r3, [r7, #7]
 8009436:	429a      	cmp	r2, r3
 8009438:	d0c3      	beq.n	80093c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800943a:	2300      	movs	r3, #0
}
 800943c:	4618      	mov	r0, r3
 800943e:	3710      	adds	r7, #16
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009450:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800945c:	2b00      	cmp	r3, #0
 800945e:	d114      	bne.n	800948a <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2200      	movs	r2, #0
 8009464:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	68fa      	ldr	r2, [r7, #12]
 800946e:	6812      	ldr	r2, [r2, #0]
 8009470:	6892      	ldr	r2, [r2, #8]
 8009472:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009476:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68fa      	ldr	r2, [r7, #12]
 800947e:	6812      	ldr	r2, [r2, #0]
 8009480:	6812      	ldr	r2, [r2, #0]
 8009482:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009486:	601a      	str	r2, [r3, #0]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8009488:	e002      	b.n	8009490 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f000 f8a7 	bl	80095de <HAL_UART_TxCpltCallback>
}
 8009490:	bf00      	nop
 8009492:	3710      	adds	r7, #16
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094a4:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 80094a6:	68f8      	ldr	r0, [r7, #12]
 80094a8:	f000 f8a3 	bl	80095f2 <HAL_UART_TxHalfCpltCallback>
}
 80094ac:	bf00      	nop
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094c0:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d11f      	bne.n	8009510 <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	68fa      	ldr	r2, [r7, #12]
 80094de:	6812      	ldr	r2, [r2, #0]
 80094e0:	6812      	ldr	r2, [r2, #0]
 80094e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80094e6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	68fa      	ldr	r2, [r7, #12]
 80094ee:	6812      	ldr	r2, [r2, #0]
 80094f0:	6892      	ldr	r2, [r2, #8]
 80094f2:	f022 0201 	bic.w	r2, r2, #1
 80094f6:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	6812      	ldr	r2, [r2, #0]
 8009500:	6892      	ldr	r2, [r2, #8]
 8009502:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009506:	609a      	str	r2, [r3, #8]

	/* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2220      	movs	r2, #32
 800950c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  }
  HAL_UART_RxCpltCallback(huart);
 8009510:	68f8      	ldr	r0, [r7, #12]
 8009512:	f00a f86d 	bl	80135f0 <HAL_UART_RxCpltCallback>
}
 8009516:	bf00      	nop
 8009518:	3710      	adds	r7, #16
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b084      	sub	sp, #16
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800952a:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart);
 800952c:	68f8      	ldr	r0, [r7, #12]
 800952e:	f000 f86a 	bl	8009606 <HAL_UART_RxHalfCpltCallback>
}
 8009532:	bf00      	nop
 8009534:	3710      	adds	r7, #16
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <UART_DMAError>:
  * @brief DMA UART communication error callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800953a:	b580      	push	{r7, lr}
 800953c:	b084      	sub	sp, #16
 800953e:	af00      	add	r7, sp, #0
 8009540:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009546:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2200      	movs	r2, #0
 800954c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2200      	movs	r2, #0
 8009554:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800955e:	b2db      	uxtb	r3, r3
 8009560:	2b21      	cmp	r3, #33	; 0x21
 8009562:	d109      	bne.n	8009578 <UART_DMAError+0x3e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	689b      	ldr	r3, [r3, #8]
 800956a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800956e:	2b00      	cmp	r3, #0
 8009570:	d002      	beq.n	8009578 <UART_DMAError+0x3e>
  {
    UART_EndTxTransfer(huart);
 8009572:	68f8      	ldr	r0, [r7, #12]
 8009574:	f000 f934 	bl	80097e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800957e:	b2db      	uxtb	r3, r3
 8009580:	2b22      	cmp	r3, #34	; 0x22
 8009582:	d109      	bne.n	8009598 <UART_DMAError+0x5e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800958e:	2b00      	cmp	r3, #0
 8009590:	d002      	beq.n	8009598 <UART_DMAError+0x5e>
  {
    UART_EndRxTransfer(huart);
 8009592:	68f8      	ldr	r0, [r7, #12]
 8009594:	f000 f93a 	bl	800980c <UART_EndRxTransfer>
  }
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800959c:	f043 0210 	orr.w	r2, r3, #16
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80095a4:	68f8      	ldr	r0, [r7, #12]
 80095a6:	f000 f838 	bl	800961a <HAL_UART_ErrorCallback>
}
 80095aa:	bf00      	nop
 80095ac:	3710      	adds	r7, #16
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <UART_DMAAbortOnError>:
  *        (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b084      	sub	sp, #16
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	2200      	movs	r2, #0
 80095c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2200      	movs	r2, #0
 80095cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	f000 f822 	bl	800961a <HAL_UART_ErrorCallback>
}
 80095d6:	bf00      	nop
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80095de:	b480      	push	{r7}
 80095e0:	b083      	sub	sp, #12
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file
   */
}
 80095e6:	bf00      	nop
 80095e8:	370c      	adds	r7, #12
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr

080095f2 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80095f2:	b480      	push	{r7}
 80095f4:	b083      	sub	sp, #12
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file
   */
}
 80095fa:	bf00      	nop
 80095fc:	370c      	adds	r7, #12
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr

08009606 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009606:	b480      	push	{r7}
 8009608:	b083      	sub	sp, #12
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file
   */
}
 800960e:	bf00      	nop
 8009610:	370c      	adds	r7, #12
 8009612:	46bd      	mov	sp, r7
 8009614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009618:	4770      	bx	lr

0800961a <HAL_UART_ErrorCallback>:
  * @brief UART error callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800961a:	b480      	push	{r7}
 800961c:	b083      	sub	sp, #12
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file
   */
}
 8009622:	bf00      	nop
 8009624:	370c      	adds	r7, #12
 8009626:	46bd      	mov	sp, r7
 8009628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962c:	4770      	bx	lr

0800962e <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800962e:	b480      	push	{r7}
 8009630:	b085      	sub	sp, #20
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800963c:	b2db      	uxtb	r3, r3
 800963e:	2b21      	cmp	r3, #33	; 0x21
 8009640:	d144      	bne.n	80096cc <UART_Transmit_IT+0x9e>
  {

    if(huart->TxXferCount == 0U)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009648:	b29b      	uxth	r3, r3
 800964a:	2b00      	cmp	r3, #0
 800964c:	d111      	bne.n	8009672 <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	6812      	ldr	r2, [r2, #0]
 8009656:	6812      	ldr	r2, [r2, #0]
 8009658:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800965c:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	687a      	ldr	r2, [r7, #4]
 8009664:	6812      	ldr	r2, [r2, #0]
 8009666:	6812      	ldr	r2, [r2, #0]
 8009668:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800966c:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 800966e:	2300      	movs	r3, #0
 8009670:	e02d      	b.n	80096ce <UART_Transmit_IT+0xa0>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800967a:	d113      	bne.n	80096a4 <UART_Transmit_IT+0x76>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	691b      	ldr	r3, [r3, #16]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d10f      	bne.n	80096a4 <UART_Transmit_IT+0x76>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009688:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	68fa      	ldr	r2, [r7, #12]
 8009690:	8812      	ldrh	r2, [r2, #0]
 8009692:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009696:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800969c:	1c9a      	adds	r2, r3, #2
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80096a2:	e008      	b.n	80096b6 <UART_Transmit_IT+0x88>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096ac:	1c58      	adds	r0, r3, #1
 80096ae:	6879      	ldr	r1, [r7, #4]
 80096b0:	64c8      	str	r0, [r1, #76]	; 0x4c
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	6293      	str	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80096bc:	b29b      	uxth	r3, r3
 80096be:	3b01      	subs	r3, #1
 80096c0:	b29a      	uxth	r2, r3
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 80096c8:	2300      	movs	r3, #0
 80096ca:	e000      	b.n	80096ce <UART_Transmit_IT+0xa0>
    }
  }
  else
  {
    return HAL_BUSY;
 80096cc:	2302      	movs	r3, #2
  }
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3714      	adds	r7, #20
 80096d2:	46bd      	mov	sp, r7
 80096d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d8:	4770      	bx	lr

080096da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096da:	b580      	push	{r7, lr}
 80096dc:	b082      	sub	sp, #8
 80096de:	af00      	add	r7, sp, #0
 80096e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	687a      	ldr	r2, [r7, #4]
 80096e8:	6812      	ldr	r2, [r2, #0]
 80096ea:	6812      	ldr	r2, [r2, #0]
 80096ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096f0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2220      	movs	r2, #32
 80096f6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f7ff ff6f 	bl	80095de <HAL_UART_TxCpltCallback>

  return HAL_OK;
 8009700:	2300      	movs	r3, #0
}
 8009702:	4618      	mov	r0, r3
 8009704:	3708      	adds	r7, #8
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}

0800970a <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800970a:	b580      	push	{r7, lr}
 800970c:	b084      	sub	sp, #16
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009718:	81fb      	strh	r3, [r7, #14]

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8009720:	b2db      	uxtb	r3, r3
 8009722:	2b22      	cmp	r3, #34	; 0x22
 8009724:	d14f      	bne.n	80097c6 <UART_Receive_IT+0xbc>
  {

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	689b      	ldr	r3, [r3, #8]
 800972a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800972e:	d115      	bne.n	800975c <UART_Receive_IT+0x52>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	691b      	ldr	r3, [r3, #16]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d111      	bne.n	800975c <UART_Receive_IT+0x52>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800973c:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009744:	b29a      	uxth	r2, r3
 8009746:	89fb      	ldrh	r3, [r7, #14]
 8009748:	4013      	ands	r3, r2
 800974a:	b29a      	uxth	r2, r3
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009754:	1c9a      	adds	r2, r3, #2
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	655a      	str	r2, [r3, #84]	; 0x54
 800975a:	e00d      	b.n	8009778 <UART_Receive_IT+0x6e>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009760:	1c59      	adds	r1, r3, #1
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	6551      	str	r1, [r2, #84]	; 0x54
 8009766:	687a      	ldr	r2, [r7, #4]
 8009768:	6812      	ldr	r2, [r2, #0]
 800976a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800976c:	b2d1      	uxtb	r1, r2
 800976e:	89fa      	ldrh	r2, [r7, #14]
 8009770:	b2d2      	uxtb	r2, r2
 8009772:	400a      	ands	r2, r1
 8009774:	b2d2      	uxtb	r2, r2
 8009776:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800977e:	b29b      	uxth	r3, r3
 8009780:	3b01      	subs	r3, #1
 8009782:	b29b      	uxth	r3, r3
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	4619      	mov	r1, r3
 8009788:	f8a2 105a 	strh.w	r1, [r2, #90]	; 0x5a
 800978c:	2b00      	cmp	r3, #0
 800978e:	d118      	bne.n	80097c2 <UART_Receive_IT+0xb8>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	6812      	ldr	r2, [r2, #0]
 8009798:	6812      	ldr	r2, [r2, #0]
 800979a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800979e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	687a      	ldr	r2, [r7, #4]
 80097a6:	6812      	ldr	r2, [r2, #0]
 80097a8:	6892      	ldr	r2, [r2, #8]
 80097aa:	f022 0201 	bic.w	r2, r2, #1
 80097ae:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2220      	movs	r2, #32
 80097b4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f009 ff19 	bl	80135f0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80097be:	2300      	movs	r3, #0
 80097c0:	e00a      	b.n	80097d8 <UART_Receive_IT+0xce>
    }

    return HAL_OK;
 80097c2:	2300      	movs	r3, #0
 80097c4:	e008      	b.n	80097d8 <UART_Receive_IT+0xce>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	6812      	ldr	r2, [r2, #0]
 80097ce:	6992      	ldr	r2, [r2, #24]
 80097d0:	f042 0208 	orr.w	r2, r2, #8
 80097d4:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 80097d6:	2302      	movs	r3, #2
  }
}
 80097d8:	4618      	mov	r0, r3
 80097da:	3710      	adds	r7, #16
 80097dc:	46bd      	mov	sp, r7
 80097de:	bd80      	pop	{r7, pc}

080097e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b083      	sub	sp, #12
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	6812      	ldr	r2, [r2, #0]
 80097f0:	6812      	ldr	r2, [r2, #0]
 80097f2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80097f6:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2220      	movs	r2, #32
 80097fc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
}
 8009800:	bf00      	nop
 8009802:	370c      	adds	r7, #12
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr

0800980c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800980c:	b480      	push	{r7}
 800980e:	b083      	sub	sp, #12
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	687a      	ldr	r2, [r7, #4]
 800981a:	6812      	ldr	r2, [r2, #0]
 800981c:	6812      	ldr	r2, [r2, #0]
 800981e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009822:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	6812      	ldr	r2, [r2, #0]
 800982c:	6892      	ldr	r2, [r2, #8]
 800982e:	f022 0201 	bic.w	r2, r2, #1
 8009832:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2220      	movs	r2, #32
 8009838:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
}
 800983c:	bf00      	nop
 800983e:	370c      	adds	r7, #12
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr

08009848 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009848:	b590      	push	{r4, r7, lr}
 800984a:	b087      	sub	sp, #28
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8009850:	2300      	movs	r3, #0
 8009852:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8009854:	2310      	movs	r3, #16
 8009856:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8009858:	2300      	movs	r3, #0
 800985a:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 800985c:	2300      	movs	r3, #0
 800985e:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8009860:	2300      	movs	r3, #0
 8009862:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	689a      	ldr	r2, [r3, #8]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	691b      	ldr	r3, [r3, #16]
 800986c:	431a      	orrs	r2, r3
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	695b      	ldr	r3, [r3, #20]
 8009872:	431a      	orrs	r2, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	69db      	ldr	r3, [r3, #28]
 8009878:	4313      	orrs	r3, r2
 800987a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681a      	ldr	r2, [r3, #0]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	6819      	ldr	r1, [r3, #0]
 8009886:	4baa      	ldr	r3, [pc, #680]	; (8009b30 <UART_SetConfig+0x2e8>)
 8009888:	400b      	ands	r3, r1
 800988a:	68f9      	ldr	r1, [r7, #12]
 800988c:	430b      	orrs	r3, r1
 800988e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	6812      	ldr	r2, [r2, #0]
 8009898:	6852      	ldr	r2, [r2, #4]
 800989a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	68d2      	ldr	r2, [r2, #12]
 80098a2:	430a      	orrs	r2, r1
 80098a4:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	699a      	ldr	r2, [r3, #24]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6a1b      	ldr	r3, [r3, #32]
 80098ae:	4313      	orrs	r3, r2
 80098b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	687a      	ldr	r2, [r7, #4]
 80098b8:	6812      	ldr	r2, [r2, #0]
 80098ba:	6892      	ldr	r2, [r2, #8]
 80098bc:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80098c0:	68fa      	ldr	r2, [r7, #12]
 80098c2:	430a      	orrs	r2, r1
 80098c4:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a9a      	ldr	r2, [pc, #616]	; (8009b34 <UART_SetConfig+0x2ec>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d11f      	bne.n	8009910 <UART_SetConfig+0xc8>
 80098d0:	4b99      	ldr	r3, [pc, #612]	; (8009b38 <UART_SetConfig+0x2f0>)
 80098d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098d6:	f003 0303 	and.w	r3, r3, #3
 80098da:	2b03      	cmp	r3, #3
 80098dc:	f200 813e 	bhi.w	8009b5c <UART_SetConfig+0x314>
 80098e0:	a201      	add	r2, pc, #4	; (adr r2, 80098e8 <UART_SetConfig+0xa0>)
 80098e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e6:	bf00      	nop
 80098e8:	080098f9 	.word	0x080098f9
 80098ec:	08009905 	.word	0x08009905
 80098f0:	080098ff 	.word	0x080098ff
 80098f4:	0800990b 	.word	0x0800990b
 80098f8:	2301      	movs	r3, #1
 80098fa:	75fb      	strb	r3, [r7, #23]
 80098fc:	e12e      	b.n	8009b5c <UART_SetConfig+0x314>
 80098fe:	2302      	movs	r3, #2
 8009900:	75fb      	strb	r3, [r7, #23]
 8009902:	e12b      	b.n	8009b5c <UART_SetConfig+0x314>
 8009904:	2304      	movs	r3, #4
 8009906:	75fb      	strb	r3, [r7, #23]
 8009908:	e128      	b.n	8009b5c <UART_SetConfig+0x314>
 800990a:	2308      	movs	r3, #8
 800990c:	75fb      	strb	r3, [r7, #23]
 800990e:	e125      	b.n	8009b5c <UART_SetConfig+0x314>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a89      	ldr	r2, [pc, #548]	; (8009b3c <UART_SetConfig+0x2f4>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d130      	bne.n	800997c <UART_SetConfig+0x134>
 800991a:	4b87      	ldr	r3, [pc, #540]	; (8009b38 <UART_SetConfig+0x2f0>)
 800991c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009920:	f003 030c 	and.w	r3, r3, #12
 8009924:	2b0c      	cmp	r3, #12
 8009926:	f200 8119 	bhi.w	8009b5c <UART_SetConfig+0x314>
 800992a:	a201      	add	r2, pc, #4	; (adr r2, 8009930 <UART_SetConfig+0xe8>)
 800992c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009930:	08009965 	.word	0x08009965
 8009934:	08009b5d 	.word	0x08009b5d
 8009938:	08009b5d 	.word	0x08009b5d
 800993c:	08009b5d 	.word	0x08009b5d
 8009940:	08009971 	.word	0x08009971
 8009944:	08009b5d 	.word	0x08009b5d
 8009948:	08009b5d 	.word	0x08009b5d
 800994c:	08009b5d 	.word	0x08009b5d
 8009950:	0800996b 	.word	0x0800996b
 8009954:	08009b5d 	.word	0x08009b5d
 8009958:	08009b5d 	.word	0x08009b5d
 800995c:	08009b5d 	.word	0x08009b5d
 8009960:	08009977 	.word	0x08009977
 8009964:	2300      	movs	r3, #0
 8009966:	75fb      	strb	r3, [r7, #23]
 8009968:	e0f8      	b.n	8009b5c <UART_SetConfig+0x314>
 800996a:	2302      	movs	r3, #2
 800996c:	75fb      	strb	r3, [r7, #23]
 800996e:	e0f5      	b.n	8009b5c <UART_SetConfig+0x314>
 8009970:	2304      	movs	r3, #4
 8009972:	75fb      	strb	r3, [r7, #23]
 8009974:	e0f2      	b.n	8009b5c <UART_SetConfig+0x314>
 8009976:	2308      	movs	r3, #8
 8009978:	75fb      	strb	r3, [r7, #23]
 800997a:	e0ef      	b.n	8009b5c <UART_SetConfig+0x314>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a6f      	ldr	r2, [pc, #444]	; (8009b40 <UART_SetConfig+0x2f8>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d11c      	bne.n	80099c0 <UART_SetConfig+0x178>
 8009986:	4b6c      	ldr	r3, [pc, #432]	; (8009b38 <UART_SetConfig+0x2f0>)
 8009988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800998c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009990:	2b10      	cmp	r3, #16
 8009992:	d00f      	beq.n	80099b4 <UART_SetConfig+0x16c>
 8009994:	2b10      	cmp	r3, #16
 8009996:	d802      	bhi.n	800999e <UART_SetConfig+0x156>
 8009998:	2b00      	cmp	r3, #0
 800999a:	d005      	beq.n	80099a8 <UART_SetConfig+0x160>
 800999c:	e0de      	b.n	8009b5c <UART_SetConfig+0x314>
 800999e:	2b20      	cmp	r3, #32
 80099a0:	d005      	beq.n	80099ae <UART_SetConfig+0x166>
 80099a2:	2b30      	cmp	r3, #48	; 0x30
 80099a4:	d009      	beq.n	80099ba <UART_SetConfig+0x172>
 80099a6:	e0d9      	b.n	8009b5c <UART_SetConfig+0x314>
 80099a8:	2300      	movs	r3, #0
 80099aa:	75fb      	strb	r3, [r7, #23]
 80099ac:	e0d6      	b.n	8009b5c <UART_SetConfig+0x314>
 80099ae:	2302      	movs	r3, #2
 80099b0:	75fb      	strb	r3, [r7, #23]
 80099b2:	e0d3      	b.n	8009b5c <UART_SetConfig+0x314>
 80099b4:	2304      	movs	r3, #4
 80099b6:	75fb      	strb	r3, [r7, #23]
 80099b8:	e0d0      	b.n	8009b5c <UART_SetConfig+0x314>
 80099ba:	2308      	movs	r3, #8
 80099bc:	75fb      	strb	r3, [r7, #23]
 80099be:	e0cd      	b.n	8009b5c <UART_SetConfig+0x314>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a5f      	ldr	r2, [pc, #380]	; (8009b44 <UART_SetConfig+0x2fc>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d11c      	bne.n	8009a04 <UART_SetConfig+0x1bc>
 80099ca:	4b5b      	ldr	r3, [pc, #364]	; (8009b38 <UART_SetConfig+0x2f0>)
 80099cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099d0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80099d4:	2b40      	cmp	r3, #64	; 0x40
 80099d6:	d00f      	beq.n	80099f8 <UART_SetConfig+0x1b0>
 80099d8:	2b40      	cmp	r3, #64	; 0x40
 80099da:	d802      	bhi.n	80099e2 <UART_SetConfig+0x19a>
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d005      	beq.n	80099ec <UART_SetConfig+0x1a4>
 80099e0:	e0bc      	b.n	8009b5c <UART_SetConfig+0x314>
 80099e2:	2b80      	cmp	r3, #128	; 0x80
 80099e4:	d005      	beq.n	80099f2 <UART_SetConfig+0x1aa>
 80099e6:	2bc0      	cmp	r3, #192	; 0xc0
 80099e8:	d009      	beq.n	80099fe <UART_SetConfig+0x1b6>
 80099ea:	e0b7      	b.n	8009b5c <UART_SetConfig+0x314>
 80099ec:	2300      	movs	r3, #0
 80099ee:	75fb      	strb	r3, [r7, #23]
 80099f0:	e0b4      	b.n	8009b5c <UART_SetConfig+0x314>
 80099f2:	2302      	movs	r3, #2
 80099f4:	75fb      	strb	r3, [r7, #23]
 80099f6:	e0b1      	b.n	8009b5c <UART_SetConfig+0x314>
 80099f8:	2304      	movs	r3, #4
 80099fa:	75fb      	strb	r3, [r7, #23]
 80099fc:	e0ae      	b.n	8009b5c <UART_SetConfig+0x314>
 80099fe:	2308      	movs	r3, #8
 8009a00:	75fb      	strb	r3, [r7, #23]
 8009a02:	e0ab      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a4f      	ldr	r2, [pc, #316]	; (8009b48 <UART_SetConfig+0x300>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d120      	bne.n	8009a50 <UART_SetConfig+0x208>
 8009a0e:	4b4a      	ldr	r3, [pc, #296]	; (8009b38 <UART_SetConfig+0x2f0>)
 8009a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a1c:	d012      	beq.n	8009a44 <UART_SetConfig+0x1fc>
 8009a1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a22:	d802      	bhi.n	8009a2a <UART_SetConfig+0x1e2>
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d007      	beq.n	8009a38 <UART_SetConfig+0x1f0>
 8009a28:	e098      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a2e:	d006      	beq.n	8009a3e <UART_SetConfig+0x1f6>
 8009a30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a34:	d009      	beq.n	8009a4a <UART_SetConfig+0x202>
 8009a36:	e091      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a38:	2300      	movs	r3, #0
 8009a3a:	75fb      	strb	r3, [r7, #23]
 8009a3c:	e08e      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a3e:	2302      	movs	r3, #2
 8009a40:	75fb      	strb	r3, [r7, #23]
 8009a42:	e08b      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a44:	2304      	movs	r3, #4
 8009a46:	75fb      	strb	r3, [r7, #23]
 8009a48:	e088      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a4a:	2308      	movs	r3, #8
 8009a4c:	75fb      	strb	r3, [r7, #23]
 8009a4e:	e085      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	4a3d      	ldr	r2, [pc, #244]	; (8009b4c <UART_SetConfig+0x304>)
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d120      	bne.n	8009a9c <UART_SetConfig+0x254>
 8009a5a:	4b37      	ldr	r3, [pc, #220]	; (8009b38 <UART_SetConfig+0x2f0>)
 8009a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009a64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a68:	d012      	beq.n	8009a90 <UART_SetConfig+0x248>
 8009a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a6e:	d802      	bhi.n	8009a76 <UART_SetConfig+0x22e>
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d007      	beq.n	8009a84 <UART_SetConfig+0x23c>
 8009a74:	e072      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a7a:	d006      	beq.n	8009a8a <UART_SetConfig+0x242>
 8009a7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009a80:	d009      	beq.n	8009a96 <UART_SetConfig+0x24e>
 8009a82:	e06b      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a84:	2301      	movs	r3, #1
 8009a86:	75fb      	strb	r3, [r7, #23]
 8009a88:	e068      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a8a:	2302      	movs	r3, #2
 8009a8c:	75fb      	strb	r3, [r7, #23]
 8009a8e:	e065      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a90:	2304      	movs	r3, #4
 8009a92:	75fb      	strb	r3, [r7, #23]
 8009a94:	e062      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a96:	2308      	movs	r3, #8
 8009a98:	75fb      	strb	r3, [r7, #23]
 8009a9a:	e05f      	b.n	8009b5c <UART_SetConfig+0x314>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a2b      	ldr	r2, [pc, #172]	; (8009b50 <UART_SetConfig+0x308>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d120      	bne.n	8009ae8 <UART_SetConfig+0x2a0>
 8009aa6:	4b24      	ldr	r3, [pc, #144]	; (8009b38 <UART_SetConfig+0x2f0>)
 8009aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009aac:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8009ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ab4:	d012      	beq.n	8009adc <UART_SetConfig+0x294>
 8009ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009aba:	d802      	bhi.n	8009ac2 <UART_SetConfig+0x27a>
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d007      	beq.n	8009ad0 <UART_SetConfig+0x288>
 8009ac0:	e04c      	b.n	8009b5c <UART_SetConfig+0x314>
 8009ac2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ac6:	d006      	beq.n	8009ad6 <UART_SetConfig+0x28e>
 8009ac8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009acc:	d009      	beq.n	8009ae2 <UART_SetConfig+0x29a>
 8009ace:	e045      	b.n	8009b5c <UART_SetConfig+0x314>
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	75fb      	strb	r3, [r7, #23]
 8009ad4:	e042      	b.n	8009b5c <UART_SetConfig+0x314>
 8009ad6:	2302      	movs	r3, #2
 8009ad8:	75fb      	strb	r3, [r7, #23]
 8009ada:	e03f      	b.n	8009b5c <UART_SetConfig+0x314>
 8009adc:	2304      	movs	r3, #4
 8009ade:	75fb      	strb	r3, [r7, #23]
 8009ae0:	e03c      	b.n	8009b5c <UART_SetConfig+0x314>
 8009ae2:	2308      	movs	r3, #8
 8009ae4:	75fb      	strb	r3, [r7, #23]
 8009ae6:	e039      	b.n	8009b5c <UART_SetConfig+0x314>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a19      	ldr	r2, [pc, #100]	; (8009b54 <UART_SetConfig+0x30c>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d135      	bne.n	8009b5e <UART_SetConfig+0x316>
 8009af2:	4b11      	ldr	r3, [pc, #68]	; (8009b38 <UART_SetConfig+0x2f0>)
 8009af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009af8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009afc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b00:	d012      	beq.n	8009b28 <UART_SetConfig+0x2e0>
 8009b02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b06:	d802      	bhi.n	8009b0e <UART_SetConfig+0x2c6>
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d007      	beq.n	8009b1c <UART_SetConfig+0x2d4>
 8009b0c:	e026      	b.n	8009b5c <UART_SetConfig+0x314>
 8009b0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b12:	d006      	beq.n	8009b22 <UART_SetConfig+0x2da>
 8009b14:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009b18:	d01e      	beq.n	8009b58 <UART_SetConfig+0x310>
 8009b1a:	e01f      	b.n	8009b5c <UART_SetConfig+0x314>
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	75fb      	strb	r3, [r7, #23]
 8009b20:	e01c      	b.n	8009b5c <UART_SetConfig+0x314>
 8009b22:	2302      	movs	r3, #2
 8009b24:	75fb      	strb	r3, [r7, #23]
 8009b26:	e019      	b.n	8009b5c <UART_SetConfig+0x314>
 8009b28:	2304      	movs	r3, #4
 8009b2a:	75fb      	strb	r3, [r7, #23]
 8009b2c:	e016      	b.n	8009b5c <UART_SetConfig+0x314>
 8009b2e:	bf00      	nop
 8009b30:	efff69f3 	.word	0xefff69f3
 8009b34:	40011000 	.word	0x40011000
 8009b38:	40023800 	.word	0x40023800
 8009b3c:	40004400 	.word	0x40004400
 8009b40:	40004800 	.word	0x40004800
 8009b44:	40004c00 	.word	0x40004c00
 8009b48:	40005000 	.word	0x40005000
 8009b4c:	40011400 	.word	0x40011400
 8009b50:	40007800 	.word	0x40007800
 8009b54:	40007c00 	.word	0x40007c00
 8009b58:	2308      	movs	r3, #8
 8009b5a:	75fb      	strb	r3, [r7, #23]
 8009b5c:	bf00      	nop

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	69db      	ldr	r3, [r3, #28]
 8009b62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b66:	d16c      	bne.n	8009c42 <UART_SetConfig+0x3fa>
  {
    switch (clocksource)
 8009b68:	7dfb      	ldrb	r3, [r7, #23]
 8009b6a:	2b08      	cmp	r3, #8
 8009b6c:	d854      	bhi.n	8009c18 <UART_SetConfig+0x3d0>
 8009b6e:	a201      	add	r2, pc, #4	; (adr r2, 8009b74 <UART_SetConfig+0x32c>)
 8009b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b74:	08009b99 	.word	0x08009b99
 8009b78:	08009bb5 	.word	0x08009bb5
 8009b7c:	08009bd1 	.word	0x08009bd1
 8009b80:	08009c19 	.word	0x08009c19
 8009b84:	08009be7 	.word	0x08009be7
 8009b88:	08009c19 	.word	0x08009c19
 8009b8c:	08009c19 	.word	0x08009c19
 8009b90:	08009c19 	.word	0x08009c19
 8009b94:	08009c03 	.word	0x08009c03
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009b98:	f7fc fe02 	bl	80067a0 <HAL_RCC_GetPCLK1Freq>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	005a      	lsls	r2, r3, #1
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	085b      	lsrs	r3, r3, #1
 8009ba6:	441a      	add	r2, r3
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bb0:	82bb      	strh	r3, [r7, #20]
      break;
 8009bb2:	e034      	b.n	8009c1e <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009bb4:	f7fc fe08 	bl	80067c8 <HAL_RCC_GetPCLK2Freq>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	005a      	lsls	r2, r3, #1
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	085b      	lsrs	r3, r3, #1
 8009bc2:	441a      	add	r2, r3
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bcc:	82bb      	strh	r3, [r7, #20]
      break;
 8009bce:	e026      	b.n	8009c1e <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	085a      	lsrs	r2, r3, #1
 8009bd6:	4b51      	ldr	r3, [pc, #324]	; (8009d1c <UART_SetConfig+0x4d4>)
 8009bd8:	4413      	add	r3, r2
 8009bda:	687a      	ldr	r2, [r7, #4]
 8009bdc:	6852      	ldr	r2, [r2, #4]
 8009bde:	fbb3 f3f2 	udiv	r3, r3, r2
 8009be2:	82bb      	strh	r3, [r7, #20]
      break;
 8009be4:	e01b      	b.n	8009c1e <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009be6:	f7fc fd19 	bl	800661c <HAL_RCC_GetSysClockFreq>
 8009bea:	4603      	mov	r3, r0
 8009bec:	005a      	lsls	r2, r3, #1
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	085b      	lsrs	r3, r3, #1
 8009bf4:	441a      	add	r2, r3
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bfe:	82bb      	strh	r3, [r7, #20]
      break;
 8009c00:	e00d      	b.n	8009c1e <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	685b      	ldr	r3, [r3, #4]
 8009c06:	085b      	lsrs	r3, r3, #1
 8009c08:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	685b      	ldr	r3, [r3, #4]
 8009c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c14:	82bb      	strh	r3, [r7, #20]
      break;
 8009c16:	e002      	b.n	8009c1e <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	74fb      	strb	r3, [r7, #19]
      break;
 8009c1c:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8009c1e:	8abb      	ldrh	r3, [r7, #20]
 8009c20:	f023 030f 	bic.w	r3, r3, #15
 8009c24:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c26:	8abb      	ldrh	r3, [r7, #20]
 8009c28:	105b      	asrs	r3, r3, #1
 8009c2a:	b29b      	uxth	r3, r3
 8009c2c:	f003 0307 	and.w	r3, r3, #7
 8009c30:	b29a      	uxth	r2, r3
 8009c32:	897b      	ldrh	r3, [r7, #10]
 8009c34:	4313      	orrs	r3, r2
 8009c36:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	897a      	ldrh	r2, [r7, #10]
 8009c3e:	60da      	str	r2, [r3, #12]
 8009c40:	e067      	b.n	8009d12 <UART_SetConfig+0x4ca>
  }
  else
  {
    switch (clocksource)
 8009c42:	7dfb      	ldrb	r3, [r7, #23]
 8009c44:	2b08      	cmp	r3, #8
 8009c46:	d861      	bhi.n	8009d0c <UART_SetConfig+0x4c4>
 8009c48:	a201      	add	r2, pc, #4	; (adr r2, 8009c50 <UART_SetConfig+0x408>)
 8009c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c4e:	bf00      	nop
 8009c50:	08009c75 	.word	0x08009c75
 8009c54:	08009c95 	.word	0x08009c95
 8009c58:	08009cb5 	.word	0x08009cb5
 8009c5c:	08009d0d 	.word	0x08009d0d
 8009c60:	08009cd1 	.word	0x08009cd1
 8009c64:	08009d0d 	.word	0x08009d0d
 8009c68:	08009d0d 	.word	0x08009d0d
 8009c6c:	08009d0d 	.word	0x08009d0d
 8009c70:	08009cf1 	.word	0x08009cf1
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681c      	ldr	r4, [r3, #0]
 8009c78:	f7fc fd92 	bl	80067a0 <HAL_RCC_GetPCLK1Freq>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	085b      	lsrs	r3, r3, #1
 8009c84:	441a      	add	r2, r3
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	60e3      	str	r3, [r4, #12]
      break;
 8009c92:	e03e      	b.n	8009d12 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681c      	ldr	r4, [r3, #0]
 8009c98:	f7fc fd96 	bl	80067c8 <HAL_RCC_GetPCLK2Freq>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	685b      	ldr	r3, [r3, #4]
 8009ca2:	085b      	lsrs	r3, r3, #1
 8009ca4:	441a      	add	r2, r3
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	60e3      	str	r3, [r4, #12]
      break;
 8009cb2:	e02e      	b.n	8009d12 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681a      	ldr	r2, [r3, #0]
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	0859      	lsrs	r1, r3, #1
 8009cbe:	4b18      	ldr	r3, [pc, #96]	; (8009d20 <UART_SetConfig+0x4d8>)
 8009cc0:	440b      	add	r3, r1
 8009cc2:	6879      	ldr	r1, [r7, #4]
 8009cc4:	6849      	ldr	r1, [r1, #4]
 8009cc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8009cca:	b29b      	uxth	r3, r3
 8009ccc:	60d3      	str	r3, [r2, #12]
      break;
 8009cce:	e020      	b.n	8009d12 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681c      	ldr	r4, [r3, #0]
 8009cd4:	f7fc fca2 	bl	800661c <HAL_RCC_GetSysClockFreq>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	085b      	lsrs	r3, r3, #1
 8009ce0:	441a      	add	r2, r3
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	60e3      	str	r3, [r4, #12]
      break;
 8009cee:	e010      	b.n	8009d12 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	6852      	ldr	r2, [r2, #4]
 8009cf8:	0852      	lsrs	r2, r2, #1
 8009cfa:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	6852      	ldr	r2, [r2, #4]
 8009d02:	fbb1 f2f2 	udiv	r2, r1, r2
 8009d06:	b292      	uxth	r2, r2
 8009d08:	60da      	str	r2, [r3, #12]
      break;
 8009d0a:	e002      	b.n	8009d12 <UART_SetConfig+0x4ca>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	74fb      	strb	r3, [r7, #19]
      break;
 8009d10:	bf00      	nop
    }
  }

  return ret;
 8009d12:	7cfb      	ldrb	r3, [r7, #19]

}
 8009d14:	4618      	mov	r0, r3
 8009d16:	371c      	adds	r7, #28
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd90      	pop	{r4, r7, pc}
 8009d1c:	01e84800 	.word	0x01e84800
 8009d20:	00f42400 	.word	0x00f42400

08009d24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features
  * @param huart uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b083      	sub	sp, #12
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d30:	f003 0301 	and.w	r3, r3, #1
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d00a      	beq.n	8009d4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	6812      	ldr	r2, [r2, #0]
 8009d40:	6852      	ldr	r2, [r2, #4]
 8009d42:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8009d46:	687a      	ldr	r2, [r7, #4]
 8009d48:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009d4a:	430a      	orrs	r2, r1
 8009d4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d52:	f003 0302 	and.w	r3, r3, #2
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d00a      	beq.n	8009d70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	687a      	ldr	r2, [r7, #4]
 8009d60:	6812      	ldr	r2, [r2, #0]
 8009d62:	6852      	ldr	r2, [r2, #4]
 8009d64:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8009d68:	687a      	ldr	r2, [r7, #4]
 8009d6a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009d6c:	430a      	orrs	r2, r1
 8009d6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d74:	f003 0304 	and.w	r3, r3, #4
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d00a      	beq.n	8009d92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	687a      	ldr	r2, [r7, #4]
 8009d82:	6812      	ldr	r2, [r2, #0]
 8009d84:	6852      	ldr	r2, [r2, #4]
 8009d86:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8009d8a:	687a      	ldr	r2, [r7, #4]
 8009d8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009d8e:	430a      	orrs	r2, r1
 8009d90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d96:	f003 0308 	and.w	r3, r3, #8
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d00a      	beq.n	8009db4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	687a      	ldr	r2, [r7, #4]
 8009da4:	6812      	ldr	r2, [r2, #0]
 8009da6:	6852      	ldr	r2, [r2, #4]
 8009da8:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8009dac:	687a      	ldr	r2, [r7, #4]
 8009dae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009db0:	430a      	orrs	r2, r1
 8009db2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009db8:	f003 0310 	and.w	r3, r3, #16
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d00a      	beq.n	8009dd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	687a      	ldr	r2, [r7, #4]
 8009dc6:	6812      	ldr	r2, [r2, #0]
 8009dc8:	6892      	ldr	r2, [r2, #8]
 8009dca:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8009dce:	687a      	ldr	r2, [r7, #4]
 8009dd0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009dd2:	430a      	orrs	r2, r1
 8009dd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dda:	f003 0320 	and.w	r3, r3, #32
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d00a      	beq.n	8009df8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	6812      	ldr	r2, [r2, #0]
 8009dea:	6892      	ldr	r2, [r2, #8]
 8009dec:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009df4:	430a      	orrs	r2, r1
 8009df6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d01a      	beq.n	8009e3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	6812      	ldr	r2, [r2, #0]
 8009e0c:	6852      	ldr	r2, [r2, #4]
 8009e0e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009e16:	430a      	orrs	r2, r1
 8009e18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e22:	d10a      	bne.n	8009e3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	687a      	ldr	r2, [r7, #4]
 8009e2a:	6812      	ldr	r2, [r2, #0]
 8009e2c:	6852      	ldr	r2, [r2, #4]
 8009e2e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009e36:	430a      	orrs	r2, r1
 8009e38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d00a      	beq.n	8009e5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	687a      	ldr	r2, [r7, #4]
 8009e4c:	6812      	ldr	r2, [r2, #0]
 8009e4e:	6852      	ldr	r2, [r2, #4]
 8009e50:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8009e54:	687a      	ldr	r2, [r7, #4]
 8009e56:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009e58:	430a      	orrs	r2, r1
 8009e5a:	605a      	str	r2, [r3, #4]
  }
}
 8009e5c:	bf00      	nop
 8009e5e:	370c      	adds	r7, #12
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b086      	sub	sp, #24
 8009e6c:	af02      	add	r7, sp, #8
 8009e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009e70:	2300      	movs	r3, #0
 8009e72:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2200      	movs	r2, #0
 8009e78:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009e7a:	f7f6 fbb7 	bl	80005ec <HAL_GetTick>
 8009e7e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f003 0308 	and.w	r3, r3, #8
 8009e8a:	2b08      	cmp	r3, #8
 8009e8c:	d10e      	bne.n	8009eac <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e8e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009e92:	9300      	str	r3, [sp, #0]
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f7ff fa87 	bl	80093b0 <UART_WaitOnFlagUntilTimeout>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d001      	beq.n	8009eac <UART_CheckIdleState+0x44>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 8009ea8:	2303      	movs	r3, #3
 8009eaa:	e00c      	b.n	8009ec6 <UART_CheckIdleState+0x5e>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2220      	movs	r2, #32
 8009eb0:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2220      	movs	r2, #32
 8009eb8:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8009ec4:	2300      	movs	r3, #0
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3710      	adds	r7, #16
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
	...

08009ed0 <FMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
{ 
 8009ed0:	b480      	push	{r7}
 8009ed2:	b085      	sub	sp, #20
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
 8009ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0;
 8009eda:	2300      	movs	r3, #0
 8009edc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock)); 
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	681a      	ldr	r2, [r3, #0]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ee8:	60fb      	str	r3, [r7, #12]
  
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 8009eea:	68fa      	ldr	r2, [r7, #12]
 8009eec:	4b2f      	ldr	r3, [pc, #188]	; (8009fac <FMC_NORSRAM_Init+0xdc>)
 8009eee:	4013      	ands	r3, r2
 8009ef0:	60fb      	str	r3, [r7, #12]
                       FMC_BCR1_WAITPOL   | FMC_BCR1_CPSIZE    | FMC_BCR1_WAITCFG  | \
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN | FMC_BCR1_WFDIS));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	685a      	ldr	r2, [r3, #4]
                    Init->MemoryType           |\
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009efa:	431a      	orrs	r2, r3
                    Init->MemoryDataWidth      |\
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	68db      	ldr	r3, [r3, #12]
                    Init->MemoryType           |\
 8009f00:	431a      	orrs	r2, r3
                    Init->BurstAccessMode      |\
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	691b      	ldr	r3, [r3, #16]
                    Init->MemoryDataWidth      |\
 8009f06:	431a      	orrs	r2, r3
                    Init->WaitSignalPolarity   |\
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	695b      	ldr	r3, [r3, #20]
                    Init->BurstAccessMode      |\
 8009f0c:	431a      	orrs	r2, r3
                    Init->WaitSignalActive     |\
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	699b      	ldr	r3, [r3, #24]
                    Init->WaitSignalPolarity   |\
 8009f12:	431a      	orrs	r2, r3
                    Init->WriteOperation       |\
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	69db      	ldr	r3, [r3, #28]
                    Init->WaitSignalActive     |\
 8009f18:	431a      	orrs	r2, r3
                    Init->WaitSignal           |\
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	6a1b      	ldr	r3, [r3, #32]
                    Init->WriteOperation       |\
 8009f1e:	431a      	orrs	r2, r3
                    Init->ExtendedMode         |\
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                    Init->WaitSignal           |\
 8009f24:	431a      	orrs	r2, r3
                    Init->AsynchronousWait     |\
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                    Init->ExtendedMode         |\
 8009f2a:	431a      	orrs	r2, r3
                    Init->WriteBurst           |\
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                    Init->AsynchronousWait     |\
 8009f30:	431a      	orrs	r2, r3
                    Init->ContinuousClock      |\
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                    Init->WriteBurst           |\
 8009f36:	431a      	orrs	r2, r3
                    Init->PageSize             |\
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                    Init->ContinuousClock      |\
 8009f3c:	431a      	orrs	r2, r3
                    Init->WriteFifo);
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                    Init->PageSize             |\
 8009f42:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009f44:	68fa      	ldr	r2, [r7, #12]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	60fb      	str	r3, [r7, #12]
                    
  if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	689b      	ldr	r3, [r3, #8]
 8009f4e:	2b08      	cmp	r3, #8
 8009f50:	d103      	bne.n	8009f5a <FMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f58:	60fb      	str	r3, [r7, #12]
  }
  
  Device->BTCR[Init->NSBank] = tmpr;
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	681a      	ldr	r2, [r3, #0]
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	68f9      	ldr	r1, [r7, #12]
 8009f62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f6e:	d10a      	bne.n	8009f86 <FMC_NORSRAM_Init+0xb6>
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d006      	beq.n	8009f86 <FMC_NORSRAM_Init+0xb6>
  { 
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f80:	431a      	orrs	r2, r3
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	601a      	str	r2, [r3, #0]
  }
  if(Init->NSBank != FMC_NORSRAM_BANK1)
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d006      	beq.n	8009f9c <FMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f96:	431a      	orrs	r2, r3
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	601a      	str	r2, [r3, #0]
  }
  
  return HAL_OK;
 8009f9c:	2300      	movs	r3, #0
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3714      	adds	r7, #20
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa8:	4770      	bx	lr
 8009faa:	bf00      	nop
 8009fac:	ffc00480 	.word	0xffc00480

08009fb0 <FMC_NORSRAM_DeInit>:
  * @param  ExDevice Pointer to NORSRAM extended mode device instance  
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	60f8      	str	r0, [r7, #12]
 8009fb8:	60b9      	str	r1, [r7, #8]
 8009fba:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Disable the FMC_NORSRAM device */
  __FMC_NORSRAM_DISABLE(Device, Bank);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fc4:	f023 0101 	bic.w	r1, r3, #1
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if(Bank == FMC_NORSRAM_BANK1)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d106      	bne.n	8009fe4 <FMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DB;    
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	687a      	ldr	r2, [r7, #4]
 8009fda:	f243 01db 	movw	r1, #12507	; 0x30db
 8009fde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009fe2:	e005      	b.n	8009ff0 <FMC_NORSRAM_DeInit+0x40>
  }
  /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
  else
  {   
    Device->BTCR[Bank] = 0x000030D2; 
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	687a      	ldr	r2, [r7, #4]
 8009fe8:	f243 01d2 	movw	r1, #12498	; 0x30d2
 8009fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  
  Device->BTCR[Bank + 1] = 0x0FFFFFFF;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	1c5a      	adds	r2, r3, #1
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8009ffa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]   = 0x0FFFFFFF;
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	687a      	ldr	r2, [r7, #4]
 800a002:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a006:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   
  return HAL_OK;
 800a00a:	2300      	movs	r3, #0
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3714      	adds	r7, #20
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <FMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a018:	b480      	push	{r7}
 800a01a:	b087      	sub	sp, #28
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0;
 800a024:	2300      	movs	r3, #0
 800a026:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1];
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	1c5a      	adds	r2, r3, #1
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a032:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a03a:	617b      	str	r3, [r7, #20]
                       FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
                       FMC_BTR1_ACCMOD));
  
  /* Set FMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	681a      	ldr	r2, [r3, #0]
                   ((Timing->AddressHoldTime) << 4)          |\
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a046:	431a      	orrs	r2, r3
                   ((Timing->DataSetupTime) << 8)            |\
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	021b      	lsls	r3, r3, #8
                   ((Timing->AddressHoldTime) << 4)          |\
 800a04e:	431a      	orrs	r2, r3
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	68db      	ldr	r3, [r3, #12]
 800a054:	041b      	lsls	r3, r3, #16
                   ((Timing->DataSetupTime) << 8)            |\
 800a056:	431a      	orrs	r2, r3
                   (((Timing->CLKDivision)-1) << 20)         |\
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	691b      	ldr	r3, [r3, #16]
 800a05c:	3b01      	subs	r3, #1
 800a05e:	051b      	lsls	r3, r3, #20
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 800a060:	431a      	orrs	r2, r3
                   (((Timing->DataLatency)-2) << 24)         |\
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	695b      	ldr	r3, [r3, #20]
 800a066:	3b02      	subs	r3, #2
 800a068:	061b      	lsls	r3, r3, #24
                   (((Timing->CLKDivision)-1) << 20)         |\
 800a06a:	431a      	orrs	r2, r3
                    (Timing->AccessMode)
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a070:	4313      	orrs	r3, r2
 800a072:	697a      	ldr	r2, [r7, #20]
 800a074:	4313      	orrs	r3, r2
 800a076:	617b      	str	r3, [r7, #20]
                    );
  
  Device->BTCR[Bank + 1] = tmpr;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	1c5a      	adds	r2, r3, #1
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	6979      	ldr	r1, [r7, #20]
 800a080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d00e      	beq.n	800a0ae <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1] & ~(((uint32_t)0x0F) << 20)); 
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	685b      	ldr	r3, [r3, #4]
 800a094:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a098:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20);
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	691b      	ldr	r3, [r3, #16]
 800a09e:	3b01      	subs	r3, #1
 800a0a0:	051b      	lsls	r3, r3, #20
 800a0a2:	697a      	ldr	r2, [r7, #20]
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	617b      	str	r3, [r7, #20]
    Device->BTCR[FMC_NORSRAM_BANK1 + 1] = tmpr;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	697a      	ldr	r2, [r7, #20]
 800a0ac:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;   
 800a0ae:	2300      	movs	r3, #0
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	371c      	adds	r7, #28
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr

0800a0bc <FMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{  
 800a0bc:	b480      	push	{r7}
 800a0be:	b087      	sub	sp, #28
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	60f8      	str	r0, [r7, #12]
 800a0c4:	60b9      	str	r1, [r7, #8]
 800a0c6:	607a      	str	r2, [r7, #4]
 800a0c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	617b      	str	r3, [r7, #20]
 
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
  
  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a0d4:	d122      	bne.n	800a11c <FMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));  
    
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	687a      	ldr	r2, [r7, #4]
 800a0da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0de:	617b      	str	r3, [r7, #20]

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 800a0e0:	697a      	ldr	r2, [r7, #20]
 800a0e2:	4b15      	ldr	r3, [pc, #84]	; (800a138 <FMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800a0e4:	4013      	ands	r3, r2
 800a0e6:	617b      	str	r3, [r7, #20]
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4)          |\
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	685b      	ldr	r3, [r3, #4]
 800a0f0:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a0f2:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8)            |\
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4)          |\
 800a0fa:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	68db      	ldr	r3, [r3, #12]
 800a100:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8)            |\
 800a102:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800a108:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a10a:	697a      	ldr	r2, [r7, #20]
 800a10c:	4313      	orrs	r3, r2
 800a10e:	617b      	str	r3, [r7, #20]

    Device->BWTR[Bank] = tmpr;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	687a      	ldr	r2, [r7, #4]
 800a114:	6979      	ldr	r1, [r7, #20]
 800a116:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a11a:	e005      	b.n	800a128 <FMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFF;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	687a      	ldr	r2, [r7, #4]
 800a120:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a124:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800a128:	2300      	movs	r3, #0
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	371c      	adds	r7, #28
 800a12e:	46bd      	mov	sp, r7
 800a130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a134:	4770      	bx	lr
 800a136:	bf00      	nop
 800a138:	cff00000 	.word	0xcff00000

0800a13c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a13c:	b084      	sub	sp, #16
 800a13e:	b580      	push	{r7, lr}
 800a140:	b082      	sub	sp, #8
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
 800a146:	f107 0014 	add.w	r0, r7, #20
 800a14a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a14e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a150:	2b01      	cmp	r3, #1
 800a152:	d11e      	bne.n	800a192 <USB_CoreInit+0x56>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a158:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	68da      	ldr	r2, [r3, #12]
 800a164:	4b1d      	ldr	r3, [pc, #116]	; (800a1dc <USB_CoreInit+0xa0>)
 800a166:	4013      	ands	r3, r2
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	68db      	ldr	r3, [r3, #12]
 800a170:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	60da      	str	r2, [r3, #12]
    if(cfg.use_external_vbus == 1U)
 800a178:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a17a:	2b01      	cmp	r3, #1
 800a17c:	d105      	bne.n	800a18a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	68db      	ldr	r3, [r3, #12]
 800a182:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    (void)USB_CoreReset(USBx);
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f000 f93c 	bl	800a408 <USB_CoreReset>
 800a190:	e00c      	b.n	800a1ac <USB_CoreInit+0x70>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	68db      	ldr	r3, [r3, #12]
 800a196:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    (void)USB_CoreReset(USBx);
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f000 f932 	bl	800a408 <USB_CoreReset>

    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a1aa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(cfg.dma_enable == 1U)
 800a1ac:	6a3b      	ldr	r3, [r7, #32]
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d10b      	bne.n	800a1ca <USB_CoreInit+0x8e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	f043 0206 	orr.w	r2, r3, #6
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	689b      	ldr	r3, [r3, #8]
 800a1c2:	f043 0220 	orr.w	r2, r3, #32
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	609a      	str	r2, [r3, #8]
  }

  return HAL_OK;
 800a1ca:	2300      	movs	r3, #0
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3708      	adds	r7, #8
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a1d6:	b004      	add	sp, #16
 800a1d8:	4770      	bx	lr
 800a1da:	bf00      	nop
 800a1dc:	ffbdffbf 	.word	0xffbdffbf

0800a1e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b083      	sub	sp, #12
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	689b      	ldr	r3, [r3, #8]
 800a1ec:	f043 0201 	orr.w	r2, r3, #1
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a1f4:	2300      	movs	r3, #0
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	370c      	adds	r7, #12
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr

0800a202 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a202:	b480      	push	{r7}
 800a204:	b083      	sub	sp, #12
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	689b      	ldr	r3, [r3, #8]
 800a20e:	f023 0201 	bic.w	r2, r3, #1
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a216:	2300      	movs	r3, #0
}
 800a218:	4618      	mov	r0, r3
 800a21a:	370c      	adds	r7, #12
 800a21c:	46bd      	mov	sp, r7
 800a21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a222:	4770      	bx	lr

0800a224 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b082      	sub	sp, #8
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
 800a22c:	460b      	mov	r3, r1
 800a22e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	68db      	ldr	r3, [r3, #12]
 800a234:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a23c:	78fb      	ldrb	r3, [r7, #3]
 800a23e:	2b01      	cmp	r3, #1
 800a240:	d106      	bne.n	800a250 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	68db      	ldr	r3, [r3, #12]
 800a246:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	60da      	str	r2, [r3, #12]
 800a24e:	e00b      	b.n	800a268 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a250:	78fb      	ldrb	r3, [r7, #3]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d106      	bne.n	800a264 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	68db      	ldr	r3, [r3, #12]
 800a25a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	60da      	str	r2, [r3, #12]
 800a262:	e001      	b.n	800a268 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a264:	2301      	movs	r3, #1
 800a266:	e003      	b.n	800a270 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a268:	2032      	movs	r0, #50	; 0x32
 800a26a:	f7f6 f9cb 	bl	8000604 <HAL_Delay>

  return HAL_OK;
 800a26e:	2300      	movs	r3, #0
}
 800a270:	4618      	mov	r0, r3
 800a272:	3708      	adds	r7, #8
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a278:	b480      	push	{r7}
 800a27a:	b085      	sub	sp, #20
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
 800a280:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a282:	2300      	movs	r3, #0
 800a284:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	019b      	lsls	r3, r3, #6
 800a28a:	f043 0220 	orr.w	r2, r3, #32
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	3301      	adds	r3, #1
 800a296:	60fb      	str	r3, [r7, #12]
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	4a09      	ldr	r2, [pc, #36]	; (800a2c0 <USB_FlushTxFifo+0x48>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d901      	bls.n	800a2a4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a2a0:	2303      	movs	r3, #3
 800a2a2:	e006      	b.n	800a2b2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	691b      	ldr	r3, [r3, #16]
 800a2a8:	f003 0320 	and.w	r3, r3, #32
 800a2ac:	2b20      	cmp	r3, #32
 800a2ae:	d0f0      	beq.n	800a292 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a2b0:	2300      	movs	r3, #0
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3714      	adds	r7, #20
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
 800a2be:	bf00      	nop
 800a2c0:	00030d40 	.word	0x00030d40

0800a2c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b085      	sub	sp, #20
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2210      	movs	r2, #16
 800a2d4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	3301      	adds	r3, #1
 800a2da:	60fb      	str	r3, [r7, #12]
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	4a09      	ldr	r2, [pc, #36]	; (800a304 <USB_FlushRxFifo+0x40>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d901      	bls.n	800a2e8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	e006      	b.n	800a2f6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	691b      	ldr	r3, [r3, #16]
 800a2ec:	f003 0310 	and.w	r3, r3, #16
 800a2f0:	2b10      	cmp	r3, #16
 800a2f2:	d0f0      	beq.n	800a2d6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a2f4:	2300      	movs	r3, #0
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3714      	adds	r7, #20
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a300:	4770      	bx	lr
 800a302:	bf00      	nop
 800a304:	00030d40 	.word	0x00030d40

0800a308 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a308:	b480      	push	{r7}
 800a30a:	b089      	sub	sp, #36	; 0x24
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	4611      	mov	r1, r2
 800a314:	461a      	mov	r2, r3
 800a316:	460b      	mov	r3, r1
 800a318:	71fb      	strb	r3, [r7, #7]
 800a31a:	4613      	mov	r3, r2
 800a31c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800a326:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d11a      	bne.n	800a364 <USB_WritePacket+0x5c>
  {
    count32b =  ((uint32_t)len + 3U) / 4U;
 800a32e:	88bb      	ldrh	r3, [r7, #4]
 800a330:	3303      	adds	r3, #3
 800a332:	089b      	lsrs	r3, r3, #2
 800a334:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a336:	2300      	movs	r3, #0
 800a338:	61bb      	str	r3, [r7, #24]
 800a33a:	e00f      	b.n	800a35c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 800a33c:	79fb      	ldrb	r3, [r7, #7]
 800a33e:	031a      	lsls	r2, r3, #12
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	4413      	add	r3, r2
 800a344:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a348:	461a      	mov	r2, r3
 800a34a:	69fb      	ldr	r3, [r7, #28]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a350:	69fb      	ldr	r3, [r7, #28]
 800a352:	3304      	adds	r3, #4
 800a354:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a356:	69bb      	ldr	r3, [r7, #24]
 800a358:	3301      	adds	r3, #1
 800a35a:	61bb      	str	r3, [r7, #24]
 800a35c:	69ba      	ldr	r2, [r7, #24]
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	429a      	cmp	r2, r3
 800a362:	d3eb      	bcc.n	800a33c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a364:	2300      	movs	r3, #0
}
 800a366:	4618      	mov	r0, r3
 800a368:	3724      	adds	r7, #36	; 0x24
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr

0800a372 <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a372:	b480      	push	{r7}
 800a374:	b089      	sub	sp, #36	; 0x24
 800a376:	af00      	add	r7, sp, #0
 800a378:	60f8      	str	r0, [r7, #12]
 800a37a:	60b9      	str	r1, [r7, #8]
 800a37c:	4613      	mov	r3, r2
 800a37e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a388:	88fb      	ldrh	r3, [r7, #6]
 800a38a:	3303      	adds	r3, #3
 800a38c:	089b      	lsrs	r3, r3, #2
 800a38e:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a390:	2300      	movs	r3, #0
 800a392:	61bb      	str	r3, [r7, #24]
 800a394:	e00b      	b.n	800a3ae <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	69fb      	ldr	r3, [r7, #28]
 800a3a0:	601a      	str	r2, [r3, #0]
    pDest++;
 800a3a2:	69fb      	ldr	r3, [r7, #28]
 800a3a4:	3304      	adds	r3, #4
 800a3a6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a3a8:	69bb      	ldr	r3, [r7, #24]
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	61bb      	str	r3, [r7, #24]
 800a3ae:	69ba      	ldr	r2, [r7, #24]
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d3ef      	bcc.n	800a396 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a3b6:	69fb      	ldr	r3, [r7, #28]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3724      	adds	r7, #36	; 0x24
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr

0800a3c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b085      	sub	sp, #20
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	695b      	ldr	r3, [r3, #20]
 800a3d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	699b      	ldr	r3, [r3, #24]
 800a3d6:	68fa      	ldr	r2, [r7, #12]
 800a3d8:	4013      	ands	r3, r2
 800a3da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	3714      	adds	r7, #20
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr

0800a3ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a3ea:	b480      	push	{r7}
 800a3ec:	b083      	sub	sp, #12
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	695b      	ldr	r3, [r3, #20]
 800a3f6:	f003 0301 	and.w	r3, r3, #1
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	370c      	adds	r7, #12
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr
	...

0800a408 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a408:	b480      	push	{r7}
 800a40a:	b085      	sub	sp, #20
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a410:	2300      	movs	r3, #0
 800a412:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	3301      	adds	r3, #1
 800a418:	60fb      	str	r3, [r7, #12]
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	4a13      	ldr	r2, [pc, #76]	; (800a46c <USB_CoreReset+0x64>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d901      	bls.n	800a426 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a422:	2303      	movs	r3, #3
 800a424:	e01b      	b.n	800a45e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	691b      	ldr	r3, [r3, #16]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	daf2      	bge.n	800a414 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a42e:	2300      	movs	r3, #0
 800a430:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	691b      	ldr	r3, [r3, #16]
 800a436:	f043 0201 	orr.w	r2, r3, #1
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	3301      	adds	r3, #1
 800a442:	60fb      	str	r3, [r7, #12]
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	4a09      	ldr	r2, [pc, #36]	; (800a46c <USB_CoreReset+0x64>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d901      	bls.n	800a450 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a44c:	2303      	movs	r3, #3
 800a44e:	e006      	b.n	800a45e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	691b      	ldr	r3, [r3, #16]
 800a454:	f003 0301 	and.w	r3, r3, #1
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d0f0      	beq.n	800a43e <USB_CoreReset+0x36>

  return HAL_OK;
 800a45c:	2300      	movs	r3, #0
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3714      	adds	r7, #20
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr
 800a46a:	bf00      	nop
 800a46c:	00030d40 	.word	0x00030d40

0800a470 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a470:	b084      	sub	sp, #16
 800a472:	b580      	push	{r7, lr}
 800a474:	b084      	sub	sp, #16
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
 800a47a:	f107 001c 	add.w	r0, r7, #28
 800a47e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a48c:	461a      	mov	r2, r3
 800a48e:	2300      	movs	r3, #0
 800a490:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a496:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable the FS/LS support mode only */
  if ((cfg.speed == USB_OTG_SPEED_FULL) && (USBx != USB_OTG_FS))
 800a49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a0:	2b03      	cmp	r3, #3
 800a4a2:	d10f      	bne.n	800a4c4 <USB_HostInit+0x54>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a4aa:	d00b      	beq.n	800a4c4 <USB_HostInit+0x54>
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f043 0304 	orr.w	r3, r3, #4
 800a4c0:	6013      	str	r3, [r2, #0]
 800a4c2:	e00a      	b.n	800a4da <USB_HostInit+0x6a>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f023 0304 	bic.w	r3, r3, #4
 800a4d8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a4da:	2110      	movs	r1, #16
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f7ff fecb 	bl	800a278 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f7ff feee 	bl	800a2c4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	60fb      	str	r3, [r7, #12]
 800a4ec:	e015      	b.n	800a51a <USB_HostInit+0xaa>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	015a      	lsls	r2, r3, #5
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	f04f 33ff 	mov.w	r3, #4294967295
 800a500:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	015a      	lsls	r2, r3, #5
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	4413      	add	r3, r2
 800a50a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a50e:	461a      	mov	r2, r3
 800a510:	2300      	movs	r3, #0
 800a512:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	3301      	adds	r3, #1
 800a518:	60fb      	str	r3, [r7, #12]
 800a51a:	6a3a      	ldr	r2, [r7, #32]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	429a      	cmp	r2, r3
 800a520:	d8e5      	bhi.n	800a4ee <USB_HostInit+0x7e>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a522:	2101      	movs	r1, #1
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f000 f881 	bl	800a62c <USB_DriveVbus>

  HAL_Delay(200U);
 800a52a:	20c8      	movs	r0, #200	; 0xc8
 800a52c:	f7f6 f86a 	bl	8000604 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2200      	movs	r2, #0
 800a534:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f04f 32ff 	mov.w	r2, #4294967295
 800a53c:	615a      	str	r2, [r3, #20]

  if(USBx == USB_OTG_FS)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a544:	d10a      	bne.n	800a55c <USB_HostInit+0xec>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2280      	movs	r2, #128	; 0x80
 800a54a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	4a14      	ldr	r2, [pc, #80]	; (800a5a0 <USB_HostInit+0x130>)
 800a550:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	4a13      	ldr	r2, [pc, #76]	; (800a5a4 <USB_HostInit+0x134>)
 800a556:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a55a:	e00a      	b.n	800a572 <USB_HostInit+0x102>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a562:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a10      	ldr	r2, [pc, #64]	; (800a5a8 <USB_HostInit+0x138>)
 800a568:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	4a0f      	ldr	r2, [pc, #60]	; (800a5ac <USB_HostInit+0x13c>)
 800a56e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a574:	2b00      	cmp	r3, #0
 800a576:	d105      	bne.n	800a584 <USB_HostInit+0x114>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	699b      	ldr	r3, [r3, #24]
 800a57c:	f043 0210 	orr.w	r2, r3, #16
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM |\
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	699a      	ldr	r2, [r3, #24]
 800a588:	4b09      	ldr	r3, [pc, #36]	; (800a5b0 <USB_HostInit+0x140>)
 800a58a:	4313      	orrs	r3, r2
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a590:	2300      	movs	r3, #0
}
 800a592:	4618      	mov	r0, r3
 800a594:	3710      	adds	r7, #16
 800a596:	46bd      	mov	sp, r7
 800a598:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a59c:	b004      	add	sp, #16
 800a59e:	4770      	bx	lr
 800a5a0:	00600080 	.word	0x00600080
 800a5a4:	004000e0 	.word	0x004000e0
 800a5a8:	01000200 	.word	0x01000200
 800a5ac:	00e00300 	.word	0x00e00300
 800a5b0:	a3200008 	.word	0xa3200008

0800a5b4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b085      	sub	sp, #20
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
 800a5bc:	460b      	mov	r3, r1
 800a5be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f023 0303 	bic.w	r3, r3, #3
 800a5d8:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5e8:	681a      	ldr	r2, [r3, #0]
 800a5ea:	78fb      	ldrb	r3, [r7, #3]
 800a5ec:	f003 0303 	and.w	r3, r3, #3
 800a5f0:	4313      	orrs	r3, r2
 800a5f2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a5f4:	78fb      	ldrb	r3, [r7, #3]
 800a5f6:	2b01      	cmp	r3, #1
 800a5f8:	d107      	bne.n	800a60a <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a600:	461a      	mov	r2, r3
 800a602:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a606:	6053      	str	r3, [r2, #4]
 800a608:	e009      	b.n	800a61e <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 800a60a:	78fb      	ldrb	r3, [r7, #3]
 800a60c:	2b02      	cmp	r3, #2
 800a60e:	d106      	bne.n	800a61e <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a616:	461a      	mov	r2, r3
 800a618:	f241 7370 	movw	r3, #6000	; 0x1770
 800a61c:	6053      	str	r3, [r2, #4]
  else
  {
     /* ... */
  }

  return HAL_OK;
 800a61e:	2300      	movs	r3, #0
}
 800a620:	4618      	mov	r0, r3
 800a622:	3714      	adds	r7, #20
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr

0800a62c <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b085      	sub	sp, #20
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
 800a634:	460b      	mov	r3, r1
 800a636:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a63c:	2300      	movs	r3, #0
 800a63e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a650:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a652:	68bb      	ldr	r3, [r7, #8]
 800a654:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d10a      	bne.n	800a672 <USB_DriveVbus+0x46>
 800a65c:	78fb      	ldrb	r3, [r7, #3]
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d107      	bne.n	800a672 <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a668:	461a      	mov	r2, r3
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a670:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a67c:	d10a      	bne.n	800a694 <USB_DriveVbus+0x68>
 800a67e:	78fb      	ldrb	r3, [r7, #3]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d107      	bne.n	800a694 <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a68a:	461a      	mov	r2, r3
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a692:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3714      	adds	r7, #20
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr

0800a6a2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)
{
 800a6a2:	b480      	push	{r7}
 800a6a4:	b085      	sub	sp, #20
 800a6a6:	af00      	add	r7, sp, #0
 800a6a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	b29b      	uxth	r3, r3
}
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	3714      	adds	r7, #20
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b087      	sub	sp, #28
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
 800a6cc:	4608      	mov	r0, r1
 800a6ce:	4611      	mov	r1, r2
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	70fb      	strb	r3, [r7, #3]
 800a6d6:	460b      	mov	r3, r1
 800a6d8:	70bb      	strb	r3, [r7, #2]
 800a6da:	4613      	mov	r3, r2
 800a6dc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a6e6:	78fb      	ldrb	r3, [r7, #3]
 800a6e8:	015a      	lsls	r2, r3, #5
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	4413      	add	r3, r2
 800a6ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	f04f 33ff 	mov.w	r3, #4294967295
 800a6f8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a6fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a6fe:	2b03      	cmp	r3, #3
 800a700:	f200 8082 	bhi.w	800a808 <USB_HC_Init+0x144>
 800a704:	a201      	add	r2, pc, #4	; (adr r2, 800a70c <USB_HC_Init+0x48>)
 800a706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a70a:	bf00      	nop
 800a70c:	0800a71d 	.word	0x0800a71d
 800a710:	0800a7c9 	.word	0x0800a7c9
 800a714:	0800a71d 	.word	0x0800a71d
 800a718:	0800a789 	.word	0x0800a789
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a71c:	78fb      	ldrb	r3, [r7, #3]
 800a71e:	015a      	lsls	r2, r3, #5
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	4413      	add	r3, r2
 800a724:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a728:	461a      	mov	r2, r3
 800a72a:	f240 439d 	movw	r3, #1181	; 0x49d
 800a72e:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_TXERRM |
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_NAKM;

    if ((epnum & 0x80U) == 0x80U)
 800a730:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a734:	2b00      	cmp	r3, #0
 800a736:	da11      	bge.n	800a75c <USB_HC_Init+0x98>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a738:	78fb      	ldrb	r3, [r7, #3]
 800a73a:	015a      	lsls	r2, r3, #5
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	4413      	add	r3, r2
 800a740:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a744:	4619      	mov	r1, r3
 800a746:	78fb      	ldrb	r3, [r7, #3]
 800a748:	015a      	lsls	r2, r3, #5
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	4413      	add	r3, r2
 800a74e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a752:	68db      	ldr	r3, [r3, #12]
 800a754:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a758:	60cb      	str	r3, [r1, #12]
      if(USBx != USB_OTG_FS)
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
      }
    }
    break;
 800a75a:	e058      	b.n	800a80e <USB_HC_Init+0x14a>
      if(USBx != USB_OTG_FS)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a762:	d054      	beq.n	800a80e <USB_HC_Init+0x14a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800a764:	78fb      	ldrb	r3, [r7, #3]
 800a766:	015a      	lsls	r2, r3, #5
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	4413      	add	r3, r2
 800a76c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a770:	4619      	mov	r1, r3
 800a772:	78fb      	ldrb	r3, [r7, #3]
 800a774:	015a      	lsls	r2, r3, #5
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	4413      	add	r3, r2
 800a77a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a784:	60cb      	str	r3, [r1, #12]
    break;
 800a786:	e042      	b.n	800a80e <USB_HC_Init+0x14a>

  case EP_TYPE_INTR:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a788:	78fb      	ldrb	r3, [r7, #3]
 800a78a:	015a      	lsls	r2, r3, #5
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	4413      	add	r3, r2
 800a790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a794:	461a      	mov	r2, r3
 800a796:	f240 639d 	movw	r3, #1693	; 0x69d
 800a79a:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_NAKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800a79c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	da36      	bge.n	800a812 <USB_HC_Init+0x14e>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a7a4:	78fb      	ldrb	r3, [r7, #3]
 800a7a6:	015a      	lsls	r2, r3, #5
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	4413      	add	r3, r2
 800a7ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	78fb      	ldrb	r3, [r7, #3]
 800a7b4:	015a      	lsls	r2, r3, #5
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7be:	68db      	ldr	r3, [r3, #12]
 800a7c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7c4:	60cb      	str	r3, [r1, #12]
    }

    break;
 800a7c6:	e024      	b.n	800a812 <USB_HC_Init+0x14e>

  case EP_TYPE_ISOC:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a7c8:	78fb      	ldrb	r3, [r7, #3]
 800a7ca:	015a      	lsls	r2, r3, #5
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	4413      	add	r3, r2
 800a7d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7d4:	461a      	mov	r2, r3
 800a7d6:	f240 2325 	movw	r3, #549	; 0x225
 800a7da:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_ACKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800a7dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	da18      	bge.n	800a816 <USB_HC_Init+0x152>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a7e4:	78fb      	ldrb	r3, [r7, #3]
 800a7e6:	015a      	lsls	r2, r3, #5
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	4413      	add	r3, r2
 800a7ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	78fb      	ldrb	r3, [r7, #3]
 800a7f4:	015a      	lsls	r2, r3, #5
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	4413      	add	r3, r2
 800a7fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7fe:	68db      	ldr	r3, [r3, #12]
 800a800:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a804:	60cb      	str	r3, [r1, #12]
    }
    break;
 800a806:	e006      	b.n	800a816 <USB_HC_Init+0x152>

  default:
    ret = HAL_ERROR;
 800a808:	2301      	movs	r3, #1
 800a80a:	75fb      	strb	r3, [r7, #23]
    break;
 800a80c:	e004      	b.n	800a818 <USB_HC_Init+0x154>
    break;
 800a80e:	bf00      	nop
 800a810:	e002      	b.n	800a818 <USB_HC_Init+0x154>
    break;
 800a812:	bf00      	nop
 800a814:	e000      	b.n	800a818 <USB_HC_Init+0x154>
    break;
 800a816:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a81e:	4618      	mov	r0, r3
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a826:	699a      	ldr	r2, [r3, #24]
 800a828:	78fb      	ldrb	r3, [r7, #3]
 800a82a:	f003 030f 	and.w	r3, r3, #15
 800a82e:	2101      	movs	r1, #1
 800a830:	fa01 f303 	lsl.w	r3, r1, r3
 800a834:	4313      	orrs	r3, r2
 800a836:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	699b      	ldr	r3, [r3, #24]
 800a83c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if((epnum & 0x80U) == 0x80U)
 800a844:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	da03      	bge.n	800a854 <USB_HC_Init+0x190>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a84c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a850:	613b      	str	r3, [r7, #16]
 800a852:	e001      	b.n	800a858 <USB_HC_Init+0x194>
  }
  else
  {
    HCcharEpDir = 0U;
 800a854:	2300      	movs	r3, #0
 800a856:	613b      	str	r3, [r7, #16]
  }

  if(speed == HPRT0_PRTSPD_LOW_SPEED)
 800a858:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a85c:	2b02      	cmp	r3, #2
 800a85e:	d103      	bne.n	800a868 <USB_HC_Init+0x1a4>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a860:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a864:	60fb      	str	r3, [r7, #12]
 800a866:	e001      	b.n	800a86c <USB_HC_Init+0x1a8>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a868:	2300      	movs	r3, #0
 800a86a:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a86c:	78fb      	ldrb	r3, [r7, #3]
 800a86e:	015a      	lsls	r2, r3, #5
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	4413      	add	r3, r2
 800a874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a878:	4619      	mov	r1, r3
 800a87a:	787b      	ldrb	r3, [r7, #1]
 800a87c:	059b      	lsls	r3, r3, #22
 800a87e:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a882:	78bb      	ldrb	r3, [r7, #2]
 800a884:	02db      	lsls	r3, r3, #11
 800a886:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a88a:	431a      	orrs	r2, r3
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a88c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a890:	049b      	lsls	r3, r3, #18
 800a892:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a896:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a898:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a89a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a89e:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	431a      	orrs	r2, r3
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a8a8:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a8aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a8ae:	2b03      	cmp	r3, #3
 800a8b0:	d110      	bne.n	800a8d4 <USB_HC_Init+0x210>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a8b2:	78fb      	ldrb	r3, [r7, #3]
 800a8b4:	015a      	lsls	r2, r3, #5
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	4413      	add	r3, r2
 800a8ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8be:	4619      	mov	r1, r3
 800a8c0:	78fb      	ldrb	r3, [r7, #3]
 800a8c2:	015a      	lsls	r2, r3, #5
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	4413      	add	r3, r2
 800a8c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a8d2:	600b      	str	r3, [r1, #0]
  }

  return ret;
 800a8d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	371c      	adds	r7, #28
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e0:	4770      	bx	lr
 800a8e2:	bf00      	nop

0800a8e4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b08c      	sub	sp, #48	; 0x30
 800a8e8:	af02      	add	r7, sp, #8
 800a8ea:	60f8      	str	r0, [r7, #12]
 800a8ec:	60b9      	str	r1, [r7, #8]
 800a8ee:	4613      	mov	r3, r2
 800a8f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	785b      	ldrb	r3, [r3, #1]
 800a8fa:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a8fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a900:	837b      	strh	r3, [r7, #26]

  if((USBx != USB_OTG_FS) && (hc->speed == USB_OTG_SPEED_HIGH))
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a908:	d029      	beq.n	800a95e <USB_HC_StartXfer+0x7a>
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	791b      	ldrb	r3, [r3, #4]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d125      	bne.n	800a95e <USB_HC_StartXfer+0x7a>
  {
    if((dma == 0U) && (hc->do_ping == 1U))
 800a912:	79fb      	ldrb	r3, [r7, #7]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d10b      	bne.n	800a930 <USB_HC_StartXfer+0x4c>
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	795b      	ldrb	r3, [r3, #5]
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d107      	bne.n	800a930 <USB_HC_StartXfer+0x4c>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	785b      	ldrb	r3, [r3, #1]
 800a924:	4619      	mov	r1, r3
 800a926:	68f8      	ldr	r0, [r7, #12]
 800a928:	f000 fa3c 	bl	800ada4 <USB_DoPing>
      return HAL_OK;
 800a92c:	2300      	movs	r3, #0
 800a92e:	e116      	b.n	800ab5e <USB_HC_StartXfer+0x27a>
    }
    else if(dma == 1U)
 800a930:	79fb      	ldrb	r3, [r7, #7]
 800a932:	2b01      	cmp	r3, #1
 800a934:	d113      	bne.n	800a95e <USB_HC_StartXfer+0x7a>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800a936:	69fb      	ldr	r3, [r7, #28]
 800a938:	015a      	lsls	r2, r3, #5
 800a93a:	6a3b      	ldr	r3, [r7, #32]
 800a93c:	4413      	add	r3, r2
 800a93e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a942:	4619      	mov	r1, r3
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	015a      	lsls	r2, r3, #5
 800a948:	6a3b      	ldr	r3, [r7, #32]
 800a94a:	4413      	add	r3, r2
 800a94c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800a956:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	2200      	movs	r2, #0
 800a95c:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	691b      	ldr	r3, [r3, #16]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d018      	beq.n	800a998 <USB_HC_StartXfer+0xb4>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	691b      	ldr	r3, [r3, #16]
 800a96a:	68ba      	ldr	r2, [r7, #8]
 800a96c:	8912      	ldrh	r2, [r2, #8]
 800a96e:	4413      	add	r3, r2
 800a970:	3b01      	subs	r3, #1
 800a972:	68ba      	ldr	r2, [r7, #8]
 800a974:	8912      	ldrh	r2, [r2, #8]
 800a976:	fbb3 f3f2 	udiv	r3, r3, r2
 800a97a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800a97c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a97e:	8b7b      	ldrh	r3, [r7, #26]
 800a980:	429a      	cmp	r2, r3
 800a982:	d90b      	bls.n	800a99c <USB_HC_StartXfer+0xb8>
    {
      num_packets = max_hc_pkt_count;
 800a984:	8b7b      	ldrh	r3, [r7, #26]
 800a986:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a988:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a98a:	68ba      	ldr	r2, [r7, #8]
 800a98c:	8912      	ldrh	r2, [r2, #8]
 800a98e:	fb02 f203 	mul.w	r2, r2, r3
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	611a      	str	r2, [r3, #16]
 800a996:	e001      	b.n	800a99c <USB_HC_StartXfer+0xb8>
    }
  }
  else
  {
    num_packets = 1U;
 800a998:	2301      	movs	r3, #1
 800a99a:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	78db      	ldrb	r3, [r3, #3]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d006      	beq.n	800a9b2 <USB_HC_StartXfer+0xce>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a9a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a9a6:	68ba      	ldr	r2, [r7, #8]
 800a9a8:	8912      	ldrh	r2, [r2, #8]
 800a9aa:	fb02 f203 	mul.w	r2, r2, r3
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9b2:	69fb      	ldr	r3, [r7, #28]
 800a9b4:	015a      	lsls	r2, r3, #5
 800a9b6:	6a3b      	ldr	r3, [r7, #32]
 800a9b8:	4413      	add	r3, r2
 800a9ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9be:	4618      	mov	r0, r3
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	691b      	ldr	r3, [r3, #16]
 800a9c4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a9c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a9ca:	04d9      	lsls	r1, r3, #19
 800a9cc:	4b66      	ldr	r3, [pc, #408]	; (800ab68 <USB_HC_StartXfer+0x284>)
 800a9ce:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9d0:	431a      	orrs	r2, r3
                                (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	7a9b      	ldrb	r3, [r3, #10]
 800a9d6:	075b      	lsls	r3, r3, #29
 800a9d8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a9dc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9de:	6103      	str	r3, [r0, #16]

  if (dma != 0U)
 800a9e0:	79fb      	ldrb	r3, [r7, #7]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d009      	beq.n	800a9fa <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a9e6:	69fb      	ldr	r3, [r7, #28]
 800a9e8:	015a      	lsls	r2, r3, #5
 800a9ea:	6a3b      	ldr	r3, [r7, #32]
 800a9ec:	4413      	add	r3, r2
 800a9ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9f2:	461a      	mov	r2, r3
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	68db      	ldr	r3, [r3, #12]
 800a9f8:	6153      	str	r3, [r2, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a9fa:	6a3b      	ldr	r3, [r7, #32]
 800a9fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	f003 0301 	and.w	r3, r3, #1
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	bf0c      	ite	eq
 800aa0a:	2301      	moveq	r3, #1
 800aa0c:	2300      	movne	r3, #0
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800aa12:	69fb      	ldr	r3, [r7, #28]
 800aa14:	015a      	lsls	r2, r3, #5
 800aa16:	6a3b      	ldr	r3, [r7, #32]
 800aa18:	4413      	add	r3, r2
 800aa1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa1e:	4619      	mov	r1, r3
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	015a      	lsls	r2, r3, #5
 800aa24:	6a3b      	ldr	r3, [r7, #32]
 800aa26:	4413      	add	r3, r2
 800aa28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aa32:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800aa34:	69fb      	ldr	r3, [r7, #28]
 800aa36:	015a      	lsls	r2, r3, #5
 800aa38:	6a3b      	ldr	r3, [r7, #32]
 800aa3a:	4413      	add	r3, r2
 800aa3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa40:	4619      	mov	r1, r3
 800aa42:	69fb      	ldr	r3, [r7, #28]
 800aa44:	015a      	lsls	r2, r3, #5
 800aa46:	6a3b      	ldr	r3, [r7, #32]
 800aa48:	4413      	add	r3, r2
 800aa4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa4e:	681a      	ldr	r2, [r3, #0]
 800aa50:	7e7b      	ldrb	r3, [r7, #25]
 800aa52:	075b      	lsls	r3, r3, #29
 800aa54:	4313      	orrs	r3, r2
 800aa56:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800aa58:	69fb      	ldr	r3, [r7, #28]
 800aa5a:	015a      	lsls	r2, r3, #5
 800aa5c:	6a3b      	ldr	r3, [r7, #32]
 800aa5e:	4413      	add	r3, r2
 800aa60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a41      	ldr	r2, [pc, #260]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aa68:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800aa6a:	4b40      	ldr	r3, [pc, #256]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800aa72:	4a3e      	ldr	r2, [pc, #248]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aa74:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	78db      	ldrb	r3, [r3, #3]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d006      	beq.n	800aa8c <USB_HC_StartXfer+0x1a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800aa7e:	4b3b      	ldr	r3, [pc, #236]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa86:	4a39      	ldr	r2, [pc, #228]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aa88:	6013      	str	r3, [r2, #0]
 800aa8a:	e005      	b.n	800aa98 <USB_HC_StartXfer+0x1b4>
  }
  else
  {
     tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800aa8c:	4b37      	ldr	r3, [pc, #220]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aa94:	4a35      	ldr	r2, [pc, #212]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aa96:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800aa98:	4b34      	ldr	r3, [pc, #208]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aaa0:	4a32      	ldr	r2, [pc, #200]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aaa2:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800aaa4:	69fb      	ldr	r3, [r7, #28]
 800aaa6:	015a      	lsls	r2, r3, #5
 800aaa8:	6a3b      	ldr	r3, [r7, #32]
 800aaaa:	4413      	add	r3, r2
 800aaac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aab0:	461a      	mov	r2, r3
 800aab2:	4b2e      	ldr	r3, [pc, #184]	; (800ab6c <USB_HC_StartXfer+0x288>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800aab8:	79fb      	ldrb	r3, [r7, #7]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d14e      	bne.n	800ab5c <USB_HC_StartXfer+0x278>
  {
    if((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	78db      	ldrb	r3, [r3, #3]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d14a      	bne.n	800ab5c <USB_HC_StartXfer+0x278>
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d046      	beq.n	800ab5c <USB_HC_StartXfer+0x278>
    {
      switch(hc->ep_type)
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	79db      	ldrb	r3, [r3, #7]
 800aad2:	2b03      	cmp	r3, #3
 800aad4:	d830      	bhi.n	800ab38 <USB_HC_StartXfer+0x254>
 800aad6:	a201      	add	r2, pc, #4	; (adr r2, 800aadc <USB_HC_StartXfer+0x1f8>)
 800aad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aadc:	0800aaed 	.word	0x0800aaed
 800aae0:	0800ab11 	.word	0x0800ab11
 800aae4:	0800aaed 	.word	0x0800aaed
 800aae8:	0800ab11 	.word	0x0800ab11
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	3303      	adds	r3, #3
 800aaf2:	089b      	lsrs	r3, r3, #2
 800aaf4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if(len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800aaf6:	8afa      	ldrh	r2, [r7, #22]
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aafc:	b29b      	uxth	r3, r3
 800aafe:	429a      	cmp	r2, r3
 800ab00:	d91c      	bls.n	800ab3c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	699b      	ldr	r3, [r3, #24]
 800ab06:	f043 0220 	orr.w	r2, r3, #32
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	619a      	str	r2, [r3, #24]
        }
        break;
 800ab0e:	e015      	b.n	800ab3c <USB_HC_StartXfer+0x258>

        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	691b      	ldr	r3, [r3, #16]
 800ab14:	3303      	adds	r3, #3
 800ab16:	089b      	lsrs	r3, r3, #2
 800ab18:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if(len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ab1a:	8afa      	ldrh	r2, [r7, #22]
 800ab1c:	6a3b      	ldr	r3, [r7, #32]
 800ab1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab22:	691b      	ldr	r3, [r3, #16]
 800ab24:	b29b      	uxth	r3, r3
 800ab26:	429a      	cmp	r2, r3
 800ab28:	d90a      	bls.n	800ab40 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	699b      	ldr	r3, [r3, #24]
 800ab2e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	619a      	str	r2, [r3, #24]
        }
        break;
 800ab36:	e003      	b.n	800ab40 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800ab38:	bf00      	nop
 800ab3a:	e002      	b.n	800ab42 <USB_HC_StartXfer+0x25e>
        break;
 800ab3c:	bf00      	nop
 800ab3e:	e000      	b.n	800ab42 <USB_HC_StartXfer+0x25e>
        break;
 800ab40:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	68d9      	ldr	r1, [r3, #12]
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	785a      	ldrb	r2, [r3, #1]
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	691b      	ldr	r3, [r3, #16]
 800ab4e:	b298      	uxth	r0, r3
 800ab50:	2300      	movs	r3, #0
 800ab52:	9300      	str	r3, [sp, #0]
 800ab54:	4603      	mov	r3, r0
 800ab56:	68f8      	ldr	r0, [r7, #12]
 800ab58:	f7ff fbd6 	bl	800a308 <USB_WritePacket>
    }
  }

  return HAL_OK;
 800ab5c:	2300      	movs	r3, #0
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3728      	adds	r7, #40	; 0x28
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	bf00      	nop
 800ab68:	1ff80000 	.word	0x1ff80000
 800ab6c:	20020608 	.word	0x20020608

0800ab70 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 800ab70:	b480      	push	{r7}
 800ab72:	b085      	sub	sp, #20
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab82:	695b      	ldr	r3, [r3, #20]
 800ab84:	b29b      	uxth	r3, r3
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	3714      	adds	r7, #20
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab90:	4770      	bx	lr

0800ab92 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 800ab92:	b480      	push	{r7}
 800ab94:	b087      	sub	sp, #28
 800ab96:	af00      	add	r7, sp, #0
 800ab98:	6078      	str	r0, [r7, #4]
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800aba2:	78fb      	ldrb	r3, [r7, #3]
 800aba4:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800aba6:	2300      	movs	r3, #0
 800aba8:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	015a      	lsls	r2, r3, #5
 800abae:	693b      	ldr	r3, [r7, #16]
 800abb0:	4413      	add	r3, r2
 800abb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	0c9b      	lsrs	r3, r3, #18
 800abba:	f003 0303 	and.w	r3, r3, #3
 800abbe:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d002      	beq.n	800abcc <USB_HC_Halt+0x3a>
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	2b02      	cmp	r3, #2
 800abca:	d171      	bne.n	800acb0 <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	015a      	lsls	r2, r3, #5
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	4413      	add	r3, r2
 800abd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abd8:	4619      	mov	r1, r3
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	015a      	lsls	r2, r3, #5
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	4413      	add	r3, r2
 800abe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800abec:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abf2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d146      	bne.n	800ac88 <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	015a      	lsls	r2, r3, #5
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	4413      	add	r3, r2
 800ac02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac06:	4619      	mov	r1, r3
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	015a      	lsls	r2, r3, #5
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	4413      	add	r3, r2
 800ac10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac1a:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	015a      	lsls	r2, r3, #5
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	4413      	add	r3, r2
 800ac24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac28:	4619      	mov	r1, r3
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	015a      	lsls	r2, r3, #5
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	4413      	add	r3, r2
 800ac32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac3c:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	015a      	lsls	r2, r3, #5
 800ac42:	693b      	ldr	r3, [r7, #16]
 800ac44:	4413      	add	r3, r2
 800ac46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac4a:	4619      	mov	r1, r3
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	015a      	lsls	r2, r3, #5
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	4413      	add	r3, r2
 800ac54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ac5e:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800ac60:	697b      	ldr	r3, [r7, #20]
 800ac62:	3301      	adds	r3, #1
 800ac64:	617b      	str	r3, [r7, #20]
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ac6c:	d81e      	bhi.n	800acac <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	015a      	lsls	r2, r3, #5
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	4413      	add	r3, r2
 800ac76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ac80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ac84:	d0ec      	beq.n	800ac60 <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ac86:	e086      	b.n	800ad96 <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	015a      	lsls	r2, r3, #5
 800ac8c:	693b      	ldr	r3, [r7, #16]
 800ac8e:	4413      	add	r3, r2
 800ac90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac94:	4619      	mov	r1, r3
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	015a      	lsls	r2, r3, #5
 800ac9a:	693b      	ldr	r3, [r7, #16]
 800ac9c:	4413      	add	r3, r2
 800ac9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aca8:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800acaa:	e074      	b.n	800ad96 <USB_HC_Halt+0x204>
          break;
 800acac:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800acae:	e072      	b.n	800ad96 <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	015a      	lsls	r2, r3, #5
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	4413      	add	r3, r2
 800acb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acbc:	4619      	mov	r1, r3
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	015a      	lsls	r2, r3, #5
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	4413      	add	r3, r2
 800acc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800acd0:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800acd8:	691b      	ldr	r3, [r3, #16]
 800acda:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d146      	bne.n	800ad70 <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	015a      	lsls	r2, r3, #5
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	4413      	add	r3, r2
 800acea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acee:	4619      	mov	r1, r3
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	015a      	lsls	r2, r3, #5
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	4413      	add	r3, r2
 800acf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad02:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	015a      	lsls	r2, r3, #5
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad10:	4619      	mov	r1, r3
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	015a      	lsls	r2, r3, #5
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	4413      	add	r3, r2
 800ad1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad24:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	015a      	lsls	r2, r3, #5
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	4413      	add	r3, r2
 800ad2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad32:	4619      	mov	r1, r3
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	015a      	lsls	r2, r3, #5
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	4413      	add	r3, r2
 800ad3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ad46:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	3301      	adds	r3, #1
 800ad4c:	617b      	str	r3, [r7, #20]
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad54:	d81e      	bhi.n	800ad94 <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	015a      	lsls	r2, r3, #5
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad6c:	d0ec      	beq.n	800ad48 <USB_HC_Halt+0x1b6>
 800ad6e:	e012      	b.n	800ad96 <USB_HC_Halt+0x204>
    }
    else
    {
       USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	015a      	lsls	r2, r3, #5
 800ad74:	693b      	ldr	r3, [r7, #16]
 800ad76:	4413      	add	r3, r2
 800ad78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	015a      	lsls	r2, r3, #5
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	4413      	add	r3, r2
 800ad86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad90:	600b      	str	r3, [r1, #0]
 800ad92:	e000      	b.n	800ad96 <USB_HC_Halt+0x204>
          break;
 800ad94:	bf00      	nop
    }
  }

  return HAL_OK;
 800ad96:	2300      	movs	r3, #0
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	371c      	adds	r7, #28
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada2:	4770      	bx	lr

0800ada4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx , uint8_t ch_num)
{
 800ada4:	b480      	push	{r7}
 800ada6:	b087      	sub	sp, #28
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	460b      	mov	r3, r1
 800adae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800adb4:	78fb      	ldrb	r3, [r7, #3]
 800adb6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800adb8:	2301      	movs	r3, #1
 800adba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	015a      	lsls	r2, r3, #5
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	4413      	add	r3, r2
 800adc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adc8:	4619      	mov	r1, r3
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	04da      	lsls	r2, r3, #19
 800adce:	4b12      	ldr	r3, [pc, #72]	; (800ae18 <USB_DoPing+0x74>)
 800add0:	4013      	ands	r3, r2
 800add2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800add6:	610b      	str	r3, [r1, #16]
                            USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800add8:	693b      	ldr	r3, [r7, #16]
 800adda:	015a      	lsls	r2, r3, #5
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	4413      	add	r3, r2
 800ade0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800adee:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800adf6:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800adf8:	693b      	ldr	r3, [r7, #16]
 800adfa:	015a      	lsls	r2, r3, #5
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	4413      	add	r3, r2
 800ae00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae04:	461a      	mov	r2, r3
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800ae0a:	2300      	movs	r3, #0
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	371c      	adds	r7, #28
 800ae10:	46bd      	mov	sp, r7
 800ae12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae16:	4770      	bx	lr
 800ae18:	1ff80000 	.word	0x1ff80000

0800ae1c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b086      	sub	sp, #24
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800ae2c:	6878      	ldr	r0, [r7, #4]
 800ae2e:	f7ff f9e8 	bl	800a202 <USB_DisableGlobalInt>

    /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800ae32:	2110      	movs	r1, #16
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f7ff fa1f 	bl	800a278 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f7ff fa42 	bl	800a2c4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ae40:	2300      	movs	r3, #0
 800ae42:	613b      	str	r3, [r7, #16]
 800ae44:	e01f      	b.n	800ae86 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800ae46:	693b      	ldr	r3, [r7, #16]
 800ae48:	015a      	lsls	r2, r3, #5
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	4413      	add	r3, r2
 800ae4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ae5c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ae64:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ae6c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	015a      	lsls	r2, r3, #5
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	4413      	add	r3, r2
 800ae76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ae80:	693b      	ldr	r3, [r7, #16]
 800ae82:	3301      	adds	r3, #1
 800ae84:	613b      	str	r3, [r7, #16]
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	2b0f      	cmp	r3, #15
 800ae8a:	d9dc      	bls.n	800ae46 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	613b      	str	r3, [r7, #16]
 800ae90:	e034      	b.n	800aefc <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	015a      	lsls	r2, r3, #5
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	4413      	add	r3, r2
 800ae9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aea8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aeb0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aeb8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800aeba:	693b      	ldr	r3, [r7, #16]
 800aebc:	015a      	lsls	r2, r3, #5
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	4413      	add	r3, r2
 800aec2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aec6:	461a      	mov	r2, r3
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800aecc:	697b      	ldr	r3, [r7, #20]
 800aece:	3301      	adds	r3, #1
 800aed0:	617b      	str	r3, [r7, #20]
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aed8:	d80c      	bhi.n	800aef4 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aeda:	693b      	ldr	r3, [r7, #16]
 800aedc:	015a      	lsls	r2, r3, #5
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	4413      	add	r3, r2
 800aee2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aeec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aef0:	d0ec      	beq.n	800aecc <USB_StopHost+0xb0>
 800aef2:	e000      	b.n	800aef6 <USB_StopHost+0xda>
        break;
 800aef4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	3301      	adds	r3, #1
 800aefa:	613b      	str	r3, [r7, #16]
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	2b0f      	cmp	r3, #15
 800af00:	d9c7      	bls.n	800ae92 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af08:	461a      	mov	r2, r3
 800af0a:	f04f 33ff 	mov.w	r3, #4294967295
 800af0e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f04f 32ff 	mov.w	r2, #4294967295
 800af16:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f7ff f961 	bl	800a1e0 <USB_EnableGlobalInt>

  return HAL_OK;
 800af1e:	2300      	movs	r3, #0
}
 800af20:	4618      	mov	r0, r3
 800af22:	3718      	adds	r7, #24
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}

0800af28 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800af28:	b590      	push	{r4, r7, lr}
 800af2a:	b089      	sub	sp, #36	; 0x24
 800af2c:	af04      	add	r7, sp, #16
 800af2e:	6078      	str	r0, [r7, #4]
  uint8_t interface = 0U;
 800af30:	2300      	movs	r3, #0
 800af32:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef status = USBH_FAIL;
 800af34:	2302      	movs	r3, #2
 800af36:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800af3e:	7919      	ldrb	r1, [r3, #4]
 800af40:	2350      	movs	r3, #80	; 0x50
 800af42:	2206      	movs	r2, #6
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f001 fc4f 	bl	800c7e8 <USBH_FindInterface>
 800af4a:	4603      	mov	r3, r0
 800af4c:	73bb      	strb	r3, [r7, #14]

  if(interface == 0xFFU) /* Not Valid Interface */
 800af4e:	7bbb      	ldrb	r3, [r7, #14]
 800af50:	2bff      	cmp	r3, #255	; 0xff
 800af52:	d102      	bne.n	800af5a <USBH_MSC_InterfaceInit+0x32>
  {
    USBH_DbgLog ("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    status = USBH_FAIL;
 800af54:	2302      	movs	r3, #2
 800af56:	73fb      	strb	r3, [r7, #15]
 800af58:	e10b      	b.n	800b172 <USBH_MSC_InterfaceInit+0x24a>
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800af5a:	7bbb      	ldrb	r3, [r7, #14]
 800af5c:	4619      	mov	r1, r3
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	f001 fc26 	bl	800c7b0 <USBH_SelectInterface>

    phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc (sizeof(MSC_HandleTypeDef));
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800af6a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800af6e:	f008 fc0d 	bl	801378c <malloc>
 800af72:	4603      	mov	r3, r0
 800af74:	61e3      	str	r3, [r4, #28]
    MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800af7c:	69db      	ldr	r3, [r3, #28]
 800af7e:	60bb      	str	r3, [r7, #8]

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800af86:	4619      	mov	r1, r3
 800af88:	687a      	ldr	r2, [r7, #4]
 800af8a:	231a      	movs	r3, #26
 800af8c:	fb03 f301 	mul.w	r3, r3, r1
 800af90:	4413      	add	r3, r2
 800af92:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	b25b      	sxtb	r3, r3
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	da1c      	bge.n	800afd8 <USBH_MSC_InterfaceInit+0xb0>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800afa4:	4619      	mov	r1, r3
 800afa6:	687a      	ldr	r2, [r7, #4]
 800afa8:	231a      	movs	r3, #26
 800afaa:	fb03 f301 	mul.w	r3, r3, r1
 800afae:	4413      	add	r3, r2
 800afb0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800afb4:	781a      	ldrb	r2, [r3, #0]
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800afc0:	4619      	mov	r1, r3
 800afc2:	687a      	ldr	r2, [r7, #4]
 800afc4:	231a      	movs	r3, #26
 800afc6:	fb03 f301 	mul.w	r3, r3, r1
 800afca:	4413      	add	r3, r2
 800afcc:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800afd0:	881a      	ldrh	r2, [r3, #0]
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	815a      	strh	r2, [r3, #10]
 800afd6:	e01b      	b.n	800b010 <USBH_MSC_InterfaceInit+0xe8>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800afde:	4619      	mov	r1, r3
 800afe0:	687a      	ldr	r2, [r7, #4]
 800afe2:	231a      	movs	r3, #26
 800afe4:	fb03 f301 	mul.w	r3, r3, r1
 800afe8:	4413      	add	r3, r2
 800afea:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800afee:	781a      	ldrb	r2, [r3, #0]
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800affa:	4619      	mov	r1, r3
 800affc:	687a      	ldr	r2, [r7, #4]
 800affe:	231a      	movs	r3, #26
 800b000:	fb03 f301 	mul.w	r3, r3, r1
 800b004:	4413      	add	r3, r2
 800b006:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b00a:	881a      	ldrh	r2, [r3, #0]
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	811a      	strh	r2, [r3, #8]
    }

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b016:	4619      	mov	r1, r3
 800b018:	687a      	ldr	r2, [r7, #4]
 800b01a:	231a      	movs	r3, #26
 800b01c:	fb03 f301 	mul.w	r3, r3, r1
 800b020:	4413      	add	r3, r2
 800b022:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b026:	781b      	ldrb	r3, [r3, #0]
 800b028:	b25b      	sxtb	r3, r3
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	da1c      	bge.n	800b068 <USBH_MSC_InterfaceInit+0x140>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b034:	4619      	mov	r1, r3
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	231a      	movs	r3, #26
 800b03a:	fb03 f301 	mul.w	r3, r3, r1
 800b03e:	4413      	add	r3, r2
 800b040:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b044:	781a      	ldrb	r2, [r3, #0]
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b050:	4619      	mov	r1, r3
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	231a      	movs	r3, #26
 800b056:	fb03 f301 	mul.w	r3, r3, r1
 800b05a:	4413      	add	r3, r2
 800b05c:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b060:	881a      	ldrh	r2, [r3, #0]
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	815a      	strh	r2, [r3, #10]
 800b066:	e01b      	b.n	800b0a0 <USBH_MSC_InterfaceInit+0x178>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b06e:	4619      	mov	r1, r3
 800b070:	687a      	ldr	r2, [r7, #4]
 800b072:	231a      	movs	r3, #26
 800b074:	fb03 f301 	mul.w	r3, r3, r1
 800b078:	4413      	add	r3, r2
 800b07a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b07e:	781a      	ldrb	r2, [r3, #0]
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b08a:	4619      	mov	r1, r3
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	231a      	movs	r3, #26
 800b090:	fb03 f301 	mul.w	r3, r3, r1
 800b094:	4413      	add	r3, r2
 800b096:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b09a:	881a      	ldrh	r2, [r3, #0]
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	811a      	strh	r2, [r3, #8]
    }

    MSC_Handle->current_lun = 0U;
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->rw_lun = 0U;
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
    MSC_Handle->state = MSC_INIT;
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	731a      	strb	r2, [r3, #12]
    MSC_Handle->error = MSC_OK;
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	735a      	strb	r2, [r3, #13]
    MSC_Handle->req_state = MSC_REQ_IDLE;
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	739a      	strb	r2, [r3, #14]
    MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	799b      	ldrb	r3, [r3, #6]
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f001 ff32 	bl	800cf32 <USBH_AllocPipe>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	715a      	strb	r2, [r3, #5]
    MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800b0d6:	68bb      	ldr	r3, [r7, #8]
 800b0d8:	79db      	ldrb	r3, [r3, #7]
 800b0da:	4619      	mov	r1, r3
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f001 ff28 	bl	800cf32 <USBH_AllocPipe>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	711a      	strb	r2, [r3, #4]

    USBH_MSC_BOT_Init(phost);
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f000 fdac 	bl	800bc48 <USBH_MSC_BOT_Init>

    /* De-Initialize LUNs information */
    USBH_memset(MSC_Handle->unit, 0, sizeof(MSC_Handle->unit));
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	3390      	adds	r3, #144	; 0x90
 800b0f4:	2268      	movs	r2, #104	; 0x68
 800b0f6:	2100      	movs	r1, #0
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f008 fd70 	bl	8013bde <memset>

    /* Open the new channels */
    USBH_OpenPipe  (phost,
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	7959      	ldrb	r1, [r3, #5]
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	7998      	ldrb	r0, [r3, #6]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b112:	68ba      	ldr	r2, [r7, #8]
 800b114:	8912      	ldrh	r2, [r2, #8]
 800b116:	9202      	str	r2, [sp, #8]
 800b118:	2202      	movs	r2, #2
 800b11a:	9201      	str	r2, [sp, #4]
 800b11c:	9300      	str	r3, [sp, #0]
 800b11e:	4623      	mov	r3, r4
 800b120:	4602      	mov	r2, r0
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f001 fed6 	bl	800ced4 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->OutEpSize);

    USBH_OpenPipe  (phost,
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	7919      	ldrb	r1, [r3, #4]
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	79d8      	ldrb	r0, [r3, #7]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b13c:	68ba      	ldr	r2, [r7, #8]
 800b13e:	8952      	ldrh	r2, [r2, #10]
 800b140:	9202      	str	r2, [sp, #8]
 800b142:	2202      	movs	r2, #2
 800b144:	9201      	str	r2, [sp, #4]
 800b146:	9300      	str	r3, [sp, #0]
 800b148:	4623      	mov	r3, r4
 800b14a:	4602      	mov	r2, r0
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f001 fec1 	bl	800ced4 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->InEpSize);

    USBH_LL_SetToggle (phost, MSC_Handle->InPipe, 0U);
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	791b      	ldrb	r3, [r3, #4]
 800b156:	2200      	movs	r2, #0
 800b158:	4619      	mov	r1, r3
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f003 faa8 	bl	800e6b0 <USBH_LL_SetToggle>
    USBH_LL_SetToggle (phost, MSC_Handle->OutPipe, 0U);
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	795b      	ldrb	r3, [r3, #5]
 800b164:	2200      	movs	r2, #0
 800b166:	4619      	mov	r1, r3
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f003 faa1 	bl	800e6b0 <USBH_LL_SetToggle>
    status = USBH_OK;
 800b16e:	2300      	movs	r3, #0
 800b170:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800b172:	7bfb      	ldrb	r3, [r7, #15]
}
 800b174:	4618      	mov	r0, r3
 800b176:	3714      	adds	r7, #20
 800b178:	46bd      	mov	sp, r7
 800b17a:	bd90      	pop	{r4, r7, pc}

0800b17c <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b084      	sub	sp, #16
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b18a:	69db      	ldr	r3, [r3, #28]
 800b18c:	60fb      	str	r3, [r7, #12]

  if ( MSC_Handle->OutPipe)
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	795b      	ldrb	r3, [r3, #5]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d00e      	beq.n	800b1b4 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	795b      	ldrb	r3, [r3, #5]
 800b19a:	4619      	mov	r1, r3
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f001 feb8 	bl	800cf12 <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->OutPipe);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	795b      	ldrb	r3, [r3, #5]
 800b1a6:	4619      	mov	r1, r3
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f001 fee0 	bl	800cf6e <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	715a      	strb	r2, [r3, #5]
  }

  if ( MSC_Handle->InPipe)
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	791b      	ldrb	r3, [r3, #4]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d00e      	beq.n	800b1da <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	791b      	ldrb	r3, [r3, #4]
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f001 fea5 	bl	800cf12 <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->InPipe);
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	791b      	ldrb	r3, [r3, #4]
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f001 fecd 	bl	800cf6e <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	711a      	strb	r2, [r3, #4]
  }

  if(phost->pActiveClass->pData)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b1e0:	69db      	ldr	r3, [r3, #28]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00b      	beq.n	800b1fe <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free (phost->pActiveClass->pData);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b1ec:	69db      	ldr	r3, [r3, #28]
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f008 fad4 	bl	801379c <free>
    phost->pActiveClass->pData = 0;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b1fe:	2300      	movs	r3, #0
}
 800b200:	4618      	mov	r0, r3
 800b202:	3710      	adds	r7, #16
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}

0800b208 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b084      	sub	sp, #16
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b216:	69db      	ldr	r3, [r3, #28]
 800b218:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b21a:	2301      	movs	r3, #1
 800b21c:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	7b9b      	ldrb	r3, [r3, #14]
 800b222:	2b02      	cmp	r3, #2
 800b224:	d004      	beq.n	800b230 <USBH_MSC_ClassRequest+0x28>
 800b226:	2b03      	cmp	r3, #3
 800b228:	d03e      	beq.n	800b2a8 <USBH_MSC_ClassRequest+0xa0>
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d000      	beq.n	800b230 <USBH_MSC_ClassRequest+0x28>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
    }
    break;

  default:
    break;
 800b22e:	e04a      	b.n	800b2c6 <USBH_MSC_ClassRequest+0xbe>
    status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, (uint8_t *)(void *)&MSC_Handle->max_lun);
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	4619      	mov	r1, r3
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 fce9 	bl	800bc0c <USBH_MSC_BOT_REQ_GetMaxLUN>
 800b23a:	4603      	mov	r3, r0
 800b23c:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_NOT_SUPPORTED)
 800b23e:	7bfb      	ldrb	r3, [r7, #15]
 800b240:	2b03      	cmp	r3, #3
 800b242:	d104      	bne.n	800b24e <USBH_MSC_ClassRequest+0x46>
      MSC_Handle->max_lun = 0U;
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	2200      	movs	r2, #0
 800b248:	601a      	str	r2, [r3, #0]
      status = USBH_OK;
 800b24a:	2300      	movs	r3, #0
 800b24c:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_OK)
 800b24e:	7bfb      	ldrb	r3, [r7, #15]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d135      	bne.n	800b2c0 <USBH_MSC_ClassRequest+0xb8>
      MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN)? MAX_SUPPORTED_LUN : (uint8_t )(MSC_Handle->max_lun) + 1U;
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	2b02      	cmp	r3, #2
 800b25a:	d804      	bhi.n	800b266 <USBH_MSC_ClassRequest+0x5e>
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	b2db      	uxtb	r3, r3
 800b262:	3301      	adds	r3, #1
 800b264:	e000      	b.n	800b268 <USBH_MSC_ClassRequest+0x60>
 800b266:	2302      	movs	r3, #2
 800b268:	68ba      	ldr	r2, [r7, #8]
 800b26a:	6013      	str	r3, [r2, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800b26c:	2300      	movs	r3, #0
 800b26e:	73bb      	strb	r3, [r7, #14]
 800b270:	e014      	b.n	800b29c <USBH_MSC_ClassRequest+0x94>
        MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800b272:	7bbb      	ldrb	r3, [r7, #14]
 800b274:	68ba      	ldr	r2, [r7, #8]
 800b276:	2134      	movs	r1, #52	; 0x34
 800b278:	fb01 f303 	mul.w	r3, r1, r3
 800b27c:	4413      	add	r3, r2
 800b27e:	3392      	adds	r3, #146	; 0x92
 800b280:	2202      	movs	r2, #2
 800b282:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[i].state_changed = 0U;
 800b284:	7bbb      	ldrb	r3, [r7, #14]
 800b286:	68ba      	ldr	r2, [r7, #8]
 800b288:	2134      	movs	r1, #52	; 0x34
 800b28a:	fb01 f303 	mul.w	r3, r1, r3
 800b28e:	4413      	add	r3, r2
 800b290:	33c1      	adds	r3, #193	; 0xc1
 800b292:	2200      	movs	r2, #0
 800b294:	701a      	strb	r2, [r3, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800b296:	7bbb      	ldrb	r3, [r7, #14]
 800b298:	3301      	adds	r3, #1
 800b29a:	73bb      	strb	r3, [r7, #14]
 800b29c:	7bba      	ldrb	r2, [r7, #14]
 800b29e:	68bb      	ldr	r3, [r7, #8]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d3e5      	bcc.n	800b272 <USBH_MSC_ClassRequest+0x6a>
    break;
 800b2a6:	e00b      	b.n	800b2c0 <USBH_MSC_ClassRequest+0xb8>
    if(USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800b2a8:	2100      	movs	r1, #0
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f001 fb9a 	bl	800c9e4 <USBH_ClrFeature>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d106      	bne.n	800b2c4 <USBH_MSC_ClassRequest+0xbc>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	7bda      	ldrb	r2, [r3, #15]
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	739a      	strb	r2, [r3, #14]
    break;
 800b2be:	e001      	b.n	800b2c4 <USBH_MSC_ClassRequest+0xbc>
    break;
 800b2c0:	bf00      	nop
 800b2c2:	e000      	b.n	800b2c6 <USBH_MSC_ClassRequest+0xbe>
    break;
 800b2c4:	bf00      	nop
  }

  return status;
 800b2c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	3710      	adds	r7, #16
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}

0800b2d0 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	b086      	sub	sp, #24
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2de:	69db      	ldr	r3, [r3, #28]
 800b2e0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY ;
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	7b1b      	ldrb	r3, [r3, #12]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d003      	beq.n	800b2fe <USBH_MSC_Process+0x2e>
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	f000 8271 	beq.w	800b7de <USBH_MSC_Process+0x50e>
  case MSC_IDLE:
    error = USBH_OK;
    break;

  default:
    break;
 800b2fc:	e272      	b.n	800b7e4 <USBH_MSC_Process+0x514>
    if(MSC_Handle->current_lun < MSC_Handle->max_lun)
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b304:	461a      	mov	r2, r3
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	429a      	cmp	r2, r3
 800b30c:	f080 824f 	bcs.w	800b7ae <USBH_MSC_Process+0x4de>
      MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b316:	4619      	mov	r1, r3
 800b318:	693a      	ldr	r2, [r7, #16]
 800b31a:	2334      	movs	r3, #52	; 0x34
 800b31c:	fb03 f301 	mul.w	r3, r3, r1
 800b320:	4413      	add	r3, r2
 800b322:	3391      	adds	r3, #145	; 0x91
 800b324:	2201      	movs	r2, #1
 800b326:	701a      	strb	r2, [r3, #0]
      switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b32e:	4619      	mov	r1, r3
 800b330:	693a      	ldr	r2, [r7, #16]
 800b332:	2334      	movs	r3, #52	; 0x34
 800b334:	fb03 f301 	mul.w	r3, r3, r1
 800b338:	4413      	add	r3, r2
 800b33a:	3390      	adds	r3, #144	; 0x90
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	2b08      	cmp	r3, #8
 800b340:	f200 8243 	bhi.w	800b7ca <USBH_MSC_Process+0x4fa>
 800b344:	a201      	add	r2, pc, #4	; (adr r2, 800b34c <USBH_MSC_Process+0x7c>)
 800b346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b34a:	bf00      	nop
 800b34c:	0800b371 	.word	0x0800b371
 800b350:	0800b7cb 	.word	0x0800b7cb
 800b354:	0800b439 	.word	0x0800b439
 800b358:	0800b5bd 	.word	0x0800b5bd
 800b35c:	0800b397 	.word	0x0800b397
 800b360:	0800b689 	.word	0x0800b689
 800b364:	0800b7cb 	.word	0x0800b7cb
 800b368:	0800b7cb 	.word	0x0800b7cb
 800b36c:	0800b79d 	.word	0x0800b79d
        MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b376:	4619      	mov	r1, r3
 800b378:	693a      	ldr	r2, [r7, #16]
 800b37a:	2334      	movs	r3, #52	; 0x34
 800b37c:	fb03 f301 	mul.w	r3, r3, r1
 800b380:	4413      	add	r3, r2
 800b382:	3390      	adds	r3, #144	; 0x90
 800b384:	2204      	movs	r2, #4
 800b386:	701a      	strb	r2, [r3, #0]
        MSC_Handle->timer = phost->Timer;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800b38e:	693b      	ldr	r3, [r7, #16]
 800b390:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
        break;
 800b394:	e222      	b.n	800b7dc <USBH_MSC_Process+0x50c>
        scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b39c:	b2d9      	uxtb	r1, r3
 800b39e:	693b      	ldr	r3, [r7, #16]
 800b3a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b3a4:	461a      	mov	r2, r3
 800b3a6:	2334      	movs	r3, #52	; 0x34
 800b3a8:	fb03 f302 	mul.w	r3, r3, r2
 800b3ac:	3398      	adds	r3, #152	; 0x98
 800b3ae:	693a      	ldr	r2, [r7, #16]
 800b3b0:	4413      	add	r3, r2
 800b3b2:	3307      	adds	r3, #7
 800b3b4:	461a      	mov	r2, r3
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f000 ff68 	bl	800c28c <USBH_MSC_SCSI_Inquiry>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	73fb      	strb	r3, [r7, #15]
        if (scsi_status == USBH_OK)
 800b3c0:	7bfb      	ldrb	r3, [r7, #15]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d10b      	bne.n	800b3de <USBH_MSC_Process+0x10e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b3c6:	693b      	ldr	r3, [r7, #16]
 800b3c8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b3cc:	4619      	mov	r1, r3
 800b3ce:	693a      	ldr	r2, [r7, #16]
 800b3d0:	2334      	movs	r3, #52	; 0x34
 800b3d2:	fb03 f301 	mul.w	r3, r3, r1
 800b3d6:	4413      	add	r3, r2
 800b3d8:	3390      	adds	r3, #144	; 0x90
 800b3da:	2202      	movs	r2, #2
 800b3dc:	701a      	strb	r2, [r3, #0]
        if (scsi_status == USBH_FAIL)
 800b3de:	7bfb      	ldrb	r3, [r7, #15]
 800b3e0:	2b02      	cmp	r3, #2
 800b3e2:	d10c      	bne.n	800b3fe <USBH_MSC_Process+0x12e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b3ea:	4619      	mov	r1, r3
 800b3ec:	693a      	ldr	r2, [r7, #16]
 800b3ee:	2334      	movs	r3, #52	; 0x34
 800b3f0:	fb03 f301 	mul.w	r3, r3, r1
 800b3f4:	4413      	add	r3, r2
 800b3f6:	3390      	adds	r3, #144	; 0x90
 800b3f8:	2205      	movs	r2, #5
 800b3fa:	701a      	strb	r2, [r3, #0]
        break;
 800b3fc:	e1e7      	b.n	800b7ce <USBH_MSC_Process+0x4fe>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b3fe:	7bfb      	ldrb	r3, [r7, #15]
 800b400:	2b04      	cmp	r3, #4
 800b402:	f040 81e4 	bne.w	800b7ce <USBH_MSC_Process+0x4fe>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b40c:	4619      	mov	r1, r3
 800b40e:	693a      	ldr	r2, [r7, #16]
 800b410:	2334      	movs	r3, #52	; 0x34
 800b412:	fb03 f301 	mul.w	r3, r3, r1
 800b416:	4413      	add	r3, r2
 800b418:	3390      	adds	r3, #144	; 0x90
 800b41a:	2201      	movs	r2, #1
 800b41c:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b424:	4619      	mov	r1, r3
 800b426:	693a      	ldr	r2, [r7, #16]
 800b428:	2334      	movs	r3, #52	; 0x34
 800b42a:	fb03 f301 	mul.w	r3, r3, r1
 800b42e:	4413      	add	r3, r2
 800b430:	3391      	adds	r3, #145	; 0x91
 800b432:	2202      	movs	r2, #2
 800b434:	701a      	strb	r2, [r3, #0]
        break;
 800b436:	e1ca      	b.n	800b7ce <USBH_MSC_Process+0x4fe>
        ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b43e:	b2db      	uxtb	r3, r3
 800b440:	4619      	mov	r1, r3
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f000 fe64 	bl	800c110 <USBH_MSC_SCSI_TestUnitReady>
 800b448:	4603      	mov	r3, r0
 800b44a:	73bb      	strb	r3, [r7, #14]
        if (ready_status == USBH_OK)
 800b44c:	7bbb      	ldrb	r3, [r7, #14]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d149      	bne.n	800b4e6 <USBH_MSC_Process+0x216>
          if(MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800b452:	693b      	ldr	r3, [r7, #16]
 800b454:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b458:	4619      	mov	r1, r3
 800b45a:	693a      	ldr	r2, [r7, #16]
 800b45c:	2334      	movs	r3, #52	; 0x34
 800b45e:	fb03 f301 	mul.w	r3, r3, r1
 800b462:	4413      	add	r3, r2
 800b464:	3392      	adds	r3, #146	; 0x92
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d00c      	beq.n	800b486 <USBH_MSC_Process+0x1b6>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b472:	4619      	mov	r1, r3
 800b474:	693a      	ldr	r2, [r7, #16]
 800b476:	2334      	movs	r3, #52	; 0x34
 800b478:	fb03 f301 	mul.w	r3, r3, r1
 800b47c:	4413      	add	r3, r2
 800b47e:	33c1      	adds	r3, #193	; 0xc1
 800b480:	2201      	movs	r2, #1
 800b482:	701a      	strb	r2, [r3, #0]
 800b484:	e00b      	b.n	800b49e <USBH_MSC_Process+0x1ce>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b48c:	4619      	mov	r1, r3
 800b48e:	693a      	ldr	r2, [r7, #16]
 800b490:	2334      	movs	r3, #52	; 0x34
 800b492:	fb03 f301 	mul.w	r3, r3, r1
 800b496:	4413      	add	r3, r2
 800b498:	33c1      	adds	r3, #193	; 0xc1
 800b49a:	2200      	movs	r2, #0
 800b49c:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800b49e:	693b      	ldr	r3, [r7, #16]
 800b4a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4a4:	4619      	mov	r1, r3
 800b4a6:	693a      	ldr	r2, [r7, #16]
 800b4a8:	2334      	movs	r3, #52	; 0x34
 800b4aa:	fb03 f301 	mul.w	r3, r3, r1
 800b4ae:	4413      	add	r3, r2
 800b4b0:	3390      	adds	r3, #144	; 0x90
 800b4b2:	2203      	movs	r2, #3
 800b4b4:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4bc:	4619      	mov	r1, r3
 800b4be:	693a      	ldr	r2, [r7, #16]
 800b4c0:	2334      	movs	r3, #52	; 0x34
 800b4c2:	fb03 f301 	mul.w	r3, r3, r1
 800b4c6:	4413      	add	r3, r2
 800b4c8:	3391      	adds	r3, #145	; 0x91
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800b4ce:	693b      	ldr	r3, [r7, #16]
 800b4d0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4d4:	4619      	mov	r1, r3
 800b4d6:	693a      	ldr	r2, [r7, #16]
 800b4d8:	2334      	movs	r3, #52	; 0x34
 800b4da:	fb03 f301 	mul.w	r3, r3, r1
 800b4de:	4413      	add	r3, r2
 800b4e0:	3392      	adds	r3, #146	; 0x92
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	701a      	strb	r2, [r3, #0]
        if (ready_status == USBH_FAIL)
 800b4e6:	7bbb      	ldrb	r3, [r7, #14]
 800b4e8:	2b02      	cmp	r3, #2
 800b4ea:	d14a      	bne.n	800b582 <USBH_MSC_Process+0x2b2>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b4f2:	4619      	mov	r1, r3
 800b4f4:	693a      	ldr	r2, [r7, #16]
 800b4f6:	2334      	movs	r3, #52	; 0x34
 800b4f8:	fb03 f301 	mul.w	r3, r3, r1
 800b4fc:	4413      	add	r3, r2
 800b4fe:	3392      	adds	r3, #146	; 0x92
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	2b02      	cmp	r3, #2
 800b504:	d00c      	beq.n	800b520 <USBH_MSC_Process+0x250>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b506:	693b      	ldr	r3, [r7, #16]
 800b508:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b50c:	4619      	mov	r1, r3
 800b50e:	693a      	ldr	r2, [r7, #16]
 800b510:	2334      	movs	r3, #52	; 0x34
 800b512:	fb03 f301 	mul.w	r3, r3, r1
 800b516:	4413      	add	r3, r2
 800b518:	33c1      	adds	r3, #193	; 0xc1
 800b51a:	2201      	movs	r2, #1
 800b51c:	701a      	strb	r2, [r3, #0]
 800b51e:	e00b      	b.n	800b538 <USBH_MSC_Process+0x268>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b526:	4619      	mov	r1, r3
 800b528:	693a      	ldr	r2, [r7, #16]
 800b52a:	2334      	movs	r3, #52	; 0x34
 800b52c:	fb03 f301 	mul.w	r3, r3, r1
 800b530:	4413      	add	r3, r2
 800b532:	33c1      	adds	r3, #193	; 0xc1
 800b534:	2200      	movs	r2, #0
 800b536:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b53e:	4619      	mov	r1, r3
 800b540:	693a      	ldr	r2, [r7, #16]
 800b542:	2334      	movs	r3, #52	; 0x34
 800b544:	fb03 f301 	mul.w	r3, r3, r1
 800b548:	4413      	add	r3, r2
 800b54a:	3390      	adds	r3, #144	; 0x90
 800b54c:	2205      	movs	r2, #5
 800b54e:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b550:	693b      	ldr	r3, [r7, #16]
 800b552:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b556:	4619      	mov	r1, r3
 800b558:	693a      	ldr	r2, [r7, #16]
 800b55a:	2334      	movs	r3, #52	; 0x34
 800b55c:	fb03 f301 	mul.w	r3, r3, r1
 800b560:	4413      	add	r3, r2
 800b562:	3391      	adds	r3, #145	; 0x91
 800b564:	2201      	movs	r2, #1
 800b566:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800b568:	693b      	ldr	r3, [r7, #16]
 800b56a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b56e:	4619      	mov	r1, r3
 800b570:	693a      	ldr	r2, [r7, #16]
 800b572:	2334      	movs	r3, #52	; 0x34
 800b574:	fb03 f301 	mul.w	r3, r3, r1
 800b578:	4413      	add	r3, r2
 800b57a:	3392      	adds	r3, #146	; 0x92
 800b57c:	2202      	movs	r2, #2
 800b57e:	701a      	strb	r2, [r3, #0]
        break;
 800b580:	e127      	b.n	800b7d2 <USBH_MSC_Process+0x502>
          if (ready_status == USBH_UNRECOVERED_ERROR)
 800b582:	7bbb      	ldrb	r3, [r7, #14]
 800b584:	2b04      	cmp	r3, #4
 800b586:	f040 8124 	bne.w	800b7d2 <USBH_MSC_Process+0x502>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b58a:	693b      	ldr	r3, [r7, #16]
 800b58c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b590:	4619      	mov	r1, r3
 800b592:	693a      	ldr	r2, [r7, #16]
 800b594:	2334      	movs	r3, #52	; 0x34
 800b596:	fb03 f301 	mul.w	r3, r3, r1
 800b59a:	4413      	add	r3, r2
 800b59c:	3390      	adds	r3, #144	; 0x90
 800b59e:	2201      	movs	r2, #1
 800b5a0:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b5a2:	693b      	ldr	r3, [r7, #16]
 800b5a4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5a8:	4619      	mov	r1, r3
 800b5aa:	693a      	ldr	r2, [r7, #16]
 800b5ac:	2334      	movs	r3, #52	; 0x34
 800b5ae:	fb03 f301 	mul.w	r3, r3, r1
 800b5b2:	4413      	add	r3, r2
 800b5b4:	3391      	adds	r3, #145	; 0x91
 800b5b6:	2202      	movs	r2, #2
 800b5b8:	701a      	strb	r2, [r3, #0]
        break;
 800b5ba:	e10a      	b.n	800b7d2 <USBH_MSC_Process+0x502>
        scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5c2:	b2d9      	uxtb	r1, r3
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5ca:	461a      	mov	r2, r3
 800b5cc:	2334      	movs	r3, #52	; 0x34
 800b5ce:	fb03 f302 	mul.w	r3, r3, r2
 800b5d2:	3390      	adds	r3, #144	; 0x90
 800b5d4:	693a      	ldr	r2, [r7, #16]
 800b5d6:	4413      	add	r3, r2
 800b5d8:	3304      	adds	r3, #4
 800b5da:	461a      	mov	r2, r3
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f000 fdda 	bl	800c196 <USBH_MSC_SCSI_ReadCapacity>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	73fb      	strb	r3, [r7, #15]
        if(scsi_status == USBH_OK)
 800b5e6:	7bfb      	ldrb	r3, [r7, #15]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d120      	bne.n	800b62e <USBH_MSC_Process+0x35e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b5f2:	4619      	mov	r1, r3
 800b5f4:	693a      	ldr	r2, [r7, #16]
 800b5f6:	2334      	movs	r3, #52	; 0x34
 800b5f8:	fb03 f301 	mul.w	r3, r3, r1
 800b5fc:	4413      	add	r3, r2
 800b5fe:	3390      	adds	r3, #144	; 0x90
 800b600:	2201      	movs	r2, #1
 800b602:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b604:	693b      	ldr	r3, [r7, #16]
 800b606:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b60a:	4619      	mov	r1, r3
 800b60c:	693a      	ldr	r2, [r7, #16]
 800b60e:	2334      	movs	r3, #52	; 0x34
 800b610:	fb03 f301 	mul.w	r3, r3, r1
 800b614:	4413      	add	r3, r2
 800b616:	3391      	adds	r3, #145	; 0x91
 800b618:	2200      	movs	r2, #0
 800b61a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800b61c:	693b      	ldr	r3, [r7, #16]
 800b61e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b622:	3301      	adds	r3, #1
 800b624:	b29a      	uxth	r2, r3
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800b62c:	e0d3      	b.n	800b7d6 <USBH_MSC_Process+0x506>
        else if(scsi_status == USBH_FAIL)
 800b62e:	7bfb      	ldrb	r3, [r7, #15]
 800b630:	2b02      	cmp	r3, #2
 800b632:	d10c      	bne.n	800b64e <USBH_MSC_Process+0x37e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b63a:	4619      	mov	r1, r3
 800b63c:	693a      	ldr	r2, [r7, #16]
 800b63e:	2334      	movs	r3, #52	; 0x34
 800b640:	fb03 f301 	mul.w	r3, r3, r1
 800b644:	4413      	add	r3, r2
 800b646:	3390      	adds	r3, #144	; 0x90
 800b648:	2205      	movs	r2, #5
 800b64a:	701a      	strb	r2, [r3, #0]
        break;
 800b64c:	e0c3      	b.n	800b7d6 <USBH_MSC_Process+0x506>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b64e:	7bfb      	ldrb	r3, [r7, #15]
 800b650:	2b04      	cmp	r3, #4
 800b652:	f040 80c0 	bne.w	800b7d6 <USBH_MSC_Process+0x506>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b656:	693b      	ldr	r3, [r7, #16]
 800b658:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b65c:	4619      	mov	r1, r3
 800b65e:	693a      	ldr	r2, [r7, #16]
 800b660:	2334      	movs	r3, #52	; 0x34
 800b662:	fb03 f301 	mul.w	r3, r3, r1
 800b666:	4413      	add	r3, r2
 800b668:	3390      	adds	r3, #144	; 0x90
 800b66a:	2201      	movs	r2, #1
 800b66c:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b674:	4619      	mov	r1, r3
 800b676:	693a      	ldr	r2, [r7, #16]
 800b678:	2334      	movs	r3, #52	; 0x34
 800b67a:	fb03 f301 	mul.w	r3, r3, r1
 800b67e:	4413      	add	r3, r2
 800b680:	3391      	adds	r3, #145	; 0x91
 800b682:	2202      	movs	r2, #2
 800b684:	701a      	strb	r2, [r3, #0]
        break;
 800b686:	e0a6      	b.n	800b7d6 <USBH_MSC_Process+0x506>
        scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800b688:	693b      	ldr	r3, [r7, #16]
 800b68a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b68e:	b2d9      	uxtb	r1, r3
 800b690:	693b      	ldr	r3, [r7, #16]
 800b692:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b696:	461a      	mov	r2, r3
 800b698:	2334      	movs	r3, #52	; 0x34
 800b69a:	fb03 f302 	mul.w	r3, r3, r2
 800b69e:	3398      	adds	r3, #152	; 0x98
 800b6a0:	693a      	ldr	r2, [r7, #16]
 800b6a2:	4413      	add	r3, r2
 800b6a4:	3304      	adds	r3, #4
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f000 fe94 	bl	800c3d6 <USBH_MSC_SCSI_RequestSense>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 800b6b2:	7bfb      	ldrb	r3, [r7, #15]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d145      	bne.n	800b744 <USBH_MSC_Process+0x474>
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b6b8:	693b      	ldr	r3, [r7, #16]
 800b6ba:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6be:	4619      	mov	r1, r3
 800b6c0:	693a      	ldr	r2, [r7, #16]
 800b6c2:	2334      	movs	r3, #52	; 0x34
 800b6c4:	fb03 f301 	mul.w	r3, r3, r1
 800b6c8:	4413      	add	r3, r2
 800b6ca:	339c      	adds	r3, #156	; 0x9c
 800b6cc:	781b      	ldrb	r3, [r3, #0]
 800b6ce:	2b06      	cmp	r3, #6
 800b6d0:	d00c      	beq.n	800b6ec <USBH_MSC_Process+0x41c>
             (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY) )
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6d8:	4619      	mov	r1, r3
 800b6da:	693a      	ldr	r2, [r7, #16]
 800b6dc:	2334      	movs	r3, #52	; 0x34
 800b6de:	fb03 f301 	mul.w	r3, r3, r1
 800b6e2:	4413      	add	r3, r2
 800b6e4:	339c      	adds	r3, #156	; 0x9c
 800b6e6:	781b      	ldrb	r3, [r3, #0]
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b6e8:	2b02      	cmp	r3, #2
 800b6ea:	d117      	bne.n	800b71c <USBH_MSC_Process+0x44c>
            if((phost->Timer - MSC_Handle->timer) < 10000U)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800b6f8:	1ad3      	subs	r3, r2, r3
 800b6fa:	f242 720f 	movw	r2, #9999	; 0x270f
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d80c      	bhi.n	800b71c <USBH_MSC_Process+0x44c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b702:	693b      	ldr	r3, [r7, #16]
 800b704:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b708:	4619      	mov	r1, r3
 800b70a:	693a      	ldr	r2, [r7, #16]
 800b70c:	2334      	movs	r3, #52	; 0x34
 800b70e:	fb03 f301 	mul.w	r3, r3, r1
 800b712:	4413      	add	r3, r2
 800b714:	3390      	adds	r3, #144	; 0x90
 800b716:	2202      	movs	r2, #2
 800b718:	701a      	strb	r2, [r3, #0]
              break;
 800b71a:	e05f      	b.n	800b7dc <USBH_MSC_Process+0x50c>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b71c:	693b      	ldr	r3, [r7, #16]
 800b71e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b722:	4619      	mov	r1, r3
 800b724:	693a      	ldr	r2, [r7, #16]
 800b726:	2334      	movs	r3, #52	; 0x34
 800b728:	fb03 f301 	mul.w	r3, r3, r1
 800b72c:	4413      	add	r3, r2
 800b72e:	3390      	adds	r3, #144	; 0x90
 800b730:	2201      	movs	r2, #1
 800b732:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800b734:	693b      	ldr	r3, [r7, #16]
 800b736:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b73a:	3301      	adds	r3, #1
 800b73c:	b29a      	uxth	r2, r3
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        if(scsi_status == USBH_FAIL)
 800b744:	7bfb      	ldrb	r3, [r7, #15]
 800b746:	2b02      	cmp	r3, #2
 800b748:	d10c      	bne.n	800b764 <USBH_MSC_Process+0x494>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b750:	4619      	mov	r1, r3
 800b752:	693a      	ldr	r2, [r7, #16]
 800b754:	2334      	movs	r3, #52	; 0x34
 800b756:	fb03 f301 	mul.w	r3, r3, r1
 800b75a:	4413      	add	r3, r2
 800b75c:	3390      	adds	r3, #144	; 0x90
 800b75e:	2208      	movs	r2, #8
 800b760:	701a      	strb	r2, [r3, #0]
        break;
 800b762:	e03a      	b.n	800b7da <USBH_MSC_Process+0x50a>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b764:	7bfb      	ldrb	r3, [r7, #15]
 800b766:	2b04      	cmp	r3, #4
 800b768:	d137      	bne.n	800b7da <USBH_MSC_Process+0x50a>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b770:	4619      	mov	r1, r3
 800b772:	693a      	ldr	r2, [r7, #16]
 800b774:	2334      	movs	r3, #52	; 0x34
 800b776:	fb03 f301 	mul.w	r3, r3, r1
 800b77a:	4413      	add	r3, r2
 800b77c:	3390      	adds	r3, #144	; 0x90
 800b77e:	2201      	movs	r2, #1
 800b780:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b788:	4619      	mov	r1, r3
 800b78a:	693a      	ldr	r2, [r7, #16]
 800b78c:	2334      	movs	r3, #52	; 0x34
 800b78e:	fb03 f301 	mul.w	r3, r3, r1
 800b792:	4413      	add	r3, r2
 800b794:	3391      	adds	r3, #145	; 0x91
 800b796:	2202      	movs	r2, #2
 800b798:	701a      	strb	r2, [r3, #0]
        break;
 800b79a:	e01e      	b.n	800b7da <USBH_MSC_Process+0x50a>
        MSC_Handle->current_lun++;
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b7a2:	3301      	adds	r3, #1
 800b7a4:	b29a      	uxth	r2, r3
 800b7a6:	693b      	ldr	r3, [r7, #16]
 800b7a8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800b7ac:	e016      	b.n	800b7dc <USBH_MSC_Process+0x50c>
      MSC_Handle->current_lun = 0U;
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->state = MSC_IDLE;
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	2201      	movs	r2, #1
 800b7ba:	731a      	strb	r2, [r3, #12]
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b7c2:	2102      	movs	r1, #2
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	4798      	blx	r3
    break;
 800b7c8:	e00c      	b.n	800b7e4 <USBH_MSC_Process+0x514>
        break;
 800b7ca:	bf00      	nop
 800b7cc:	e00a      	b.n	800b7e4 <USBH_MSC_Process+0x514>
        break;
 800b7ce:	bf00      	nop
 800b7d0:	e008      	b.n	800b7e4 <USBH_MSC_Process+0x514>
        break;
 800b7d2:	bf00      	nop
 800b7d4:	e006      	b.n	800b7e4 <USBH_MSC_Process+0x514>
        break;
 800b7d6:	bf00      	nop
 800b7d8:	e004      	b.n	800b7e4 <USBH_MSC_Process+0x514>
        break;
 800b7da:	bf00      	nop
    break;
 800b7dc:	e002      	b.n	800b7e4 <USBH_MSC_Process+0x514>
    error = USBH_OK;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	75fb      	strb	r3, [r7, #23]
    break;
 800b7e2:	bf00      	nop
  }
  return error;
 800b7e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3718      	adds	r7, #24
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}
 800b7ee:	bf00      	nop

0800b7f0 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b7f0:	b480      	push	{r7}
 800b7f2:	b083      	sub	sp, #12
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]

  return USBH_OK;
 800b7f8:	2300      	movs	r3, #0
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	370c      	adds	r7, #12
 800b7fe:	46bd      	mov	sp, r7
 800b800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b804:	4770      	bx	lr

0800b806 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b806:	b580      	push	{r7, lr}
 800b808:	b088      	sub	sp, #32
 800b80a:	af02      	add	r7, sp, #8
 800b80c:	6078      	str	r0, [r7, #4]
 800b80e:	460b      	mov	r3, r1
 800b810:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b818:	69db      	ldr	r3, [r3, #28]
 800b81a:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800b81c:	2301      	movs	r3, #1
 800b81e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800b820:	2301      	movs	r3, #1
 800b822:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800b824:	78fb      	ldrb	r3, [r7, #3]
 800b826:	693a      	ldr	r2, [r7, #16]
 800b828:	2134      	movs	r1, #52	; 0x34
 800b82a:	fb01 f303 	mul.w	r3, r1, r3
 800b82e:	4413      	add	r3, r2
 800b830:	3390      	adds	r3, #144	; 0x90
 800b832:	781b      	ldrb	r3, [r3, #0]
 800b834:	2b06      	cmp	r3, #6
 800b836:	d004      	beq.n	800b842 <USBH_MSC_RdWrProcess+0x3c>
 800b838:	2b07      	cmp	r3, #7
 800b83a:	d037      	beq.n	800b8ac <USBH_MSC_RdWrProcess+0xa6>
 800b83c:	2b05      	cmp	r3, #5
 800b83e:	d06a      	beq.n	800b916 <USBH_MSC_RdWrProcess+0x110>
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0U);
#endif
    break;

  default:
    break;
 800b840:	e0a6      	b.n	800b990 <USBH_MSC_RdWrProcess+0x18a>
    scsi_status = USBH_MSC_SCSI_Read(phost,lun, 0U, NULL, 0U);
 800b842:	78f9      	ldrb	r1, [r7, #3]
 800b844:	2300      	movs	r3, #0
 800b846:	9300      	str	r3, [sp, #0]
 800b848:	2300      	movs	r3, #0
 800b84a:	2200      	movs	r2, #0
 800b84c:	6878      	ldr	r0, [r7, #4]
 800b84e:	f000 fea6 	bl	800c59e <USBH_MSC_SCSI_Read>
 800b852:	4603      	mov	r3, r0
 800b854:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800b856:	7bfb      	ldrb	r3, [r7, #15]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d10b      	bne.n	800b874 <USBH_MSC_RdWrProcess+0x6e>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800b85c:	78fb      	ldrb	r3, [r7, #3]
 800b85e:	693a      	ldr	r2, [r7, #16]
 800b860:	2134      	movs	r1, #52	; 0x34
 800b862:	fb01 f303 	mul.w	r3, r1, r3
 800b866:	4413      	add	r3, r2
 800b868:	3390      	adds	r3, #144	; 0x90
 800b86a:	2201      	movs	r2, #1
 800b86c:	701a      	strb	r2, [r3, #0]
      error = USBH_OK;
 800b86e:	2300      	movs	r3, #0
 800b870:	75fb      	strb	r3, [r7, #23]
    break;
 800b872:	e088      	b.n	800b986 <USBH_MSC_RdWrProcess+0x180>
    else if( scsi_status == USBH_FAIL)
 800b874:	7bfb      	ldrb	r3, [r7, #15]
 800b876:	2b02      	cmp	r3, #2
 800b878:	d109      	bne.n	800b88e <USBH_MSC_RdWrProcess+0x88>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b87a:	78fb      	ldrb	r3, [r7, #3]
 800b87c:	693a      	ldr	r2, [r7, #16]
 800b87e:	2134      	movs	r1, #52	; 0x34
 800b880:	fb01 f303 	mul.w	r3, r1, r3
 800b884:	4413      	add	r3, r2
 800b886:	3390      	adds	r3, #144	; 0x90
 800b888:	2205      	movs	r2, #5
 800b88a:	701a      	strb	r2, [r3, #0]
    break;
 800b88c:	e07b      	b.n	800b986 <USBH_MSC_RdWrProcess+0x180>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b88e:	7bfb      	ldrb	r3, [r7, #15]
 800b890:	2b04      	cmp	r3, #4
 800b892:	d178      	bne.n	800b986 <USBH_MSC_RdWrProcess+0x180>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b894:	78fb      	ldrb	r3, [r7, #3]
 800b896:	693a      	ldr	r2, [r7, #16]
 800b898:	2134      	movs	r1, #52	; 0x34
 800b89a:	fb01 f303 	mul.w	r3, r1, r3
 800b89e:	4413      	add	r3, r2
 800b8a0:	3390      	adds	r3, #144	; 0x90
 800b8a2:	2208      	movs	r2, #8
 800b8a4:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800b8a6:	2302      	movs	r3, #2
 800b8a8:	75fb      	strb	r3, [r7, #23]
    break;
 800b8aa:	e06c      	b.n	800b986 <USBH_MSC_RdWrProcess+0x180>
    scsi_status = USBH_MSC_SCSI_Write(phost,lun, 0U, NULL, 0U);
 800b8ac:	78f9      	ldrb	r1, [r7, #3]
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	9300      	str	r3, [sp, #0]
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f000 fe06 	bl	800c4c8 <USBH_MSC_SCSI_Write>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800b8c0:	7bfb      	ldrb	r3, [r7, #15]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d10b      	bne.n	800b8de <USBH_MSC_RdWrProcess+0xd8>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b8c6:	78fb      	ldrb	r3, [r7, #3]
 800b8c8:	693a      	ldr	r2, [r7, #16]
 800b8ca:	2134      	movs	r1, #52	; 0x34
 800b8cc:	fb01 f303 	mul.w	r3, r1, r3
 800b8d0:	4413      	add	r3, r2
 800b8d2:	3390      	adds	r3, #144	; 0x90
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b8d8:	2300      	movs	r3, #0
 800b8da:	75fb      	strb	r3, [r7, #23]
    break;
 800b8dc:	e055      	b.n	800b98a <USBH_MSC_RdWrProcess+0x184>
    else if( scsi_status == USBH_FAIL)
 800b8de:	7bfb      	ldrb	r3, [r7, #15]
 800b8e0:	2b02      	cmp	r3, #2
 800b8e2:	d109      	bne.n	800b8f8 <USBH_MSC_RdWrProcess+0xf2>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b8e4:	78fb      	ldrb	r3, [r7, #3]
 800b8e6:	693a      	ldr	r2, [r7, #16]
 800b8e8:	2134      	movs	r1, #52	; 0x34
 800b8ea:	fb01 f303 	mul.w	r3, r1, r3
 800b8ee:	4413      	add	r3, r2
 800b8f0:	3390      	adds	r3, #144	; 0x90
 800b8f2:	2205      	movs	r2, #5
 800b8f4:	701a      	strb	r2, [r3, #0]
    break;
 800b8f6:	e048      	b.n	800b98a <USBH_MSC_RdWrProcess+0x184>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b8f8:	7bfb      	ldrb	r3, [r7, #15]
 800b8fa:	2b04      	cmp	r3, #4
 800b8fc:	d145      	bne.n	800b98a <USBH_MSC_RdWrProcess+0x184>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b8fe:	78fb      	ldrb	r3, [r7, #3]
 800b900:	693a      	ldr	r2, [r7, #16]
 800b902:	2134      	movs	r1, #52	; 0x34
 800b904:	fb01 f303 	mul.w	r3, r1, r3
 800b908:	4413      	add	r3, r2
 800b90a:	3390      	adds	r3, #144	; 0x90
 800b90c:	2208      	movs	r2, #8
 800b90e:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800b910:	2302      	movs	r3, #2
 800b912:	75fb      	strb	r3, [r7, #23]
    break;
 800b914:	e039      	b.n	800b98a <USBH_MSC_RdWrProcess+0x184>
    scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800b916:	78fb      	ldrb	r3, [r7, #3]
 800b918:	2234      	movs	r2, #52	; 0x34
 800b91a:	fb02 f303 	mul.w	r3, r2, r3
 800b91e:	3398      	adds	r3, #152	; 0x98
 800b920:	693a      	ldr	r2, [r7, #16]
 800b922:	4413      	add	r3, r2
 800b924:	1d1a      	adds	r2, r3, #4
 800b926:	78fb      	ldrb	r3, [r7, #3]
 800b928:	4619      	mov	r1, r3
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f000 fd53 	bl	800c3d6 <USBH_MSC_SCSI_RequestSense>
 800b930:	4603      	mov	r3, r0
 800b932:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800b934:	7bfb      	ldrb	r3, [r7, #15]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d113      	bne.n	800b962 <USBH_MSC_RdWrProcess+0x15c>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800b93a:	78fb      	ldrb	r3, [r7, #3]
 800b93c:	693a      	ldr	r2, [r7, #16]
 800b93e:	2134      	movs	r1, #52	; 0x34
 800b940:	fb01 f303 	mul.w	r3, r1, r3
 800b944:	4413      	add	r3, r2
 800b946:	3390      	adds	r3, #144	; 0x90
 800b948:	2201      	movs	r2, #1
 800b94a:	701a      	strb	r2, [r3, #0]
      MSC_Handle->unit[lun].error = MSC_ERROR;
 800b94c:	78fb      	ldrb	r3, [r7, #3]
 800b94e:	693a      	ldr	r2, [r7, #16]
 800b950:	2134      	movs	r1, #52	; 0x34
 800b952:	fb01 f303 	mul.w	r3, r1, r3
 800b956:	4413      	add	r3, r2
 800b958:	3391      	adds	r3, #145	; 0x91
 800b95a:	2202      	movs	r2, #2
 800b95c:	701a      	strb	r2, [r3, #0]
      error = USBH_FAIL;
 800b95e:	2302      	movs	r3, #2
 800b960:	75fb      	strb	r3, [r7, #23]
    if(scsi_status == USBH_FAIL)
 800b962:	7bfb      	ldrb	r3, [r7, #15]
 800b964:	2b02      	cmp	r3, #2
 800b966:	d012      	beq.n	800b98e <USBH_MSC_RdWrProcess+0x188>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800b968:	7bfb      	ldrb	r3, [r7, #15]
 800b96a:	2b04      	cmp	r3, #4
 800b96c:	d10f      	bne.n	800b98e <USBH_MSC_RdWrProcess+0x188>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b96e:	78fb      	ldrb	r3, [r7, #3]
 800b970:	693a      	ldr	r2, [r7, #16]
 800b972:	2134      	movs	r1, #52	; 0x34
 800b974:	fb01 f303 	mul.w	r3, r1, r3
 800b978:	4413      	add	r3, r2
 800b97a:	3390      	adds	r3, #144	; 0x90
 800b97c:	2208      	movs	r2, #8
 800b97e:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800b980:	2302      	movs	r3, #2
 800b982:	75fb      	strb	r3, [r7, #23]
    break;
 800b984:	e003      	b.n	800b98e <USBH_MSC_RdWrProcess+0x188>
    break;
 800b986:	bf00      	nop
 800b988:	e002      	b.n	800b990 <USBH_MSC_RdWrProcess+0x18a>
    break;
 800b98a:	bf00      	nop
 800b98c:	e000      	b.n	800b990 <USBH_MSC_RdWrProcess+0x18a>
    break;
 800b98e:	bf00      	nop

  }
  return error;
 800b990:	7dfb      	ldrb	r3, [r7, #23]
}
 800b992:	4618      	mov	r0, r3
 800b994:	3718      	adds	r7, #24
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}

0800b99a <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b99a:	b480      	push	{r7}
 800b99c:	b085      	sub	sp, #20
 800b99e:	af00      	add	r7, sp, #0
 800b9a0:	6078      	str	r0, [r7, #4]
 800b9a2:	460b      	mov	r3, r1
 800b9a4:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b9ac:	69db      	ldr	r3, [r3, #28]
 800b9ae:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	781b      	ldrb	r3, [r3, #0]
 800b9b4:	b2db      	uxtb	r3, r3
 800b9b6:	2b0b      	cmp	r3, #11
 800b9b8:	d10c      	bne.n	800b9d4 <USBH_MSC_UnitIsReady+0x3a>
 800b9ba:	78fb      	ldrb	r3, [r7, #3]
 800b9bc:	68ba      	ldr	r2, [r7, #8]
 800b9be:	2134      	movs	r1, #52	; 0x34
 800b9c0:	fb01 f303 	mul.w	r3, r1, r3
 800b9c4:	4413      	add	r3, r2
 800b9c6:	3391      	adds	r3, #145	; 0x91
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d102      	bne.n	800b9d4 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	73fb      	strb	r3, [r7, #15]
 800b9d2:	e001      	b.n	800b9d8 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800b9d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3714      	adds	r7, #20
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e4:	4770      	bx	lr

0800b9e6 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800b9e6:	b580      	push	{r7, lr}
 800b9e8:	b086      	sub	sp, #24
 800b9ea:	af00      	add	r7, sp, #0
 800b9ec:	60f8      	str	r0, [r7, #12]
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	607a      	str	r2, [r7, #4]
 800b9f2:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b9fa:	69db      	ldr	r3, [r3, #28]
 800b9fc:	617b      	str	r3, [r7, #20]
  if(phost->gState == HOST_CLASS)
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	781b      	ldrb	r3, [r3, #0]
 800ba02:	b2db      	uxtb	r3, r3
 800ba04:	2b0b      	cmp	r3, #11
 800ba06:	d10d      	bne.n	800ba24 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info,&MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800ba08:	7afb      	ldrb	r3, [r7, #11]
 800ba0a:	2234      	movs	r2, #52	; 0x34
 800ba0c:	fb02 f303 	mul.w	r3, r2, r3
 800ba10:	3390      	adds	r3, #144	; 0x90
 800ba12:	697a      	ldr	r2, [r7, #20]
 800ba14:	4413      	add	r3, r2
 800ba16:	2234      	movs	r2, #52	; 0x34
 800ba18:	4619      	mov	r1, r3
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f008 f8d4 	bl	8013bc8 <memcpy>
    return USBH_OK;
 800ba20:	2300      	movs	r3, #0
 800ba22:	e000      	b.n	800ba26 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800ba24:	2302      	movs	r3, #2
  }
}
 800ba26:	4618      	mov	r0, r3
 800ba28:	3718      	adds	r7, #24
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}

0800ba2e <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800ba2e:	b580      	push	{r7, lr}
 800ba30:	b088      	sub	sp, #32
 800ba32:	af02      	add	r7, sp, #8
 800ba34:	60f8      	str	r0, [r7, #12]
 800ba36:	607a      	str	r2, [r7, #4]
 800ba38:	603b      	str	r3, [r7, #0]
 800ba3a:	460b      	mov	r3, r1
 800ba3c:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ba44:	69db      	ldr	r3, [r3, #28]
 800ba46:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ba4e:	b2db      	uxtb	r3, r3
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d00e      	beq.n	800ba72 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	781b      	ldrb	r3, [r3, #0]
 800ba58:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800ba5a:	2b0b      	cmp	r3, #11
 800ba5c:	d109      	bne.n	800ba72 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800ba5e:	7afb      	ldrb	r3, [r7, #11]
 800ba60:	697a      	ldr	r2, [r7, #20]
 800ba62:	2134      	movs	r1, #52	; 0x34
 800ba64:	fb01 f303 	mul.w	r3, r1, r3
 800ba68:	4413      	add	r3, r2
 800ba6a:	3390      	adds	r3, #144	; 0x90
 800ba6c:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d001      	beq.n	800ba76 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800ba72:	2302      	movs	r3, #2
 800ba74:	e040      	b.n	800baf8 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	2206      	movs	r2, #6
 800ba7a:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800ba7c:	7afb      	ldrb	r3, [r7, #11]
 800ba7e:	697a      	ldr	r2, [r7, #20]
 800ba80:	2134      	movs	r1, #52	; 0x34
 800ba82:	fb01 f303 	mul.w	r3, r1, r3
 800ba86:	4413      	add	r3, r2
 800ba88:	3390      	adds	r3, #144	; 0x90
 800ba8a:	2206      	movs	r2, #6
 800ba8c:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800ba8e:	7afb      	ldrb	r3, [r7, #11]
 800ba90:	b29a      	uxth	r2, r3
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800ba98:	7af9      	ldrb	r1, [r7, #11]
 800ba9a:	6a3b      	ldr	r3, [r7, #32]
 800ba9c:	9300      	str	r3, [sp, #0]
 800ba9e:	683b      	ldr	r3, [r7, #0]
 800baa0:	687a      	ldr	r2, [r7, #4]
 800baa2:	68f8      	ldr	r0, [r7, #12]
 800baa4:	f000 fd7b 	bl	800c59e <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800baae:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800bab0:	e016      	b.n	800bae0 <USBH_MSC_Read+0xb2>
  {
    if(((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800bab8:	693b      	ldr	r3, [r7, #16]
 800baba:	1ad2      	subs	r2, r2, r3
 800babc:	6a3b      	ldr	r3, [r7, #32]
 800babe:	f242 7110 	movw	r1, #10000	; 0x2710
 800bac2:	fb01 f303 	mul.w	r3, r1, r3
 800bac6:	429a      	cmp	r2, r3
 800bac8:	d805      	bhi.n	800bad6 <USBH_MSC_Read+0xa8>
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bad0:	b2db      	uxtb	r3, r3
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d104      	bne.n	800bae0 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	2201      	movs	r2, #1
 800bada:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800badc:	2302      	movs	r3, #2
 800bade:	e00b      	b.n	800baf8 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800bae0:	7afb      	ldrb	r3, [r7, #11]
 800bae2:	4619      	mov	r1, r3
 800bae4:	68f8      	ldr	r0, [r7, #12]
 800bae6:	f7ff fe8e 	bl	800b806 <USBH_MSC_RdWrProcess>
 800baea:	4603      	mov	r3, r0
 800baec:	2b01      	cmp	r3, #1
 800baee:	d0e0      	beq.n	800bab2 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	2201      	movs	r2, #1
 800baf4:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800baf6:	2300      	movs	r3, #0
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	3718      	adds	r7, #24
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}

0800bb00 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b088      	sub	sp, #32
 800bb04:	af02      	add	r7, sp, #8
 800bb06:	60f8      	str	r0, [r7, #12]
 800bb08:	607a      	str	r2, [r7, #4]
 800bb0a:	603b      	str	r3, [r7, #0]
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bb16:	69db      	ldr	r3, [r3, #28]
 800bb18:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bb20:	b2db      	uxtb	r3, r3
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d00e      	beq.n	800bb44 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	781b      	ldrb	r3, [r3, #0]
 800bb2a:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800bb2c:	2b0b      	cmp	r3, #11
 800bb2e:	d109      	bne.n	800bb44 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800bb30:	7afb      	ldrb	r3, [r7, #11]
 800bb32:	697a      	ldr	r2, [r7, #20]
 800bb34:	2134      	movs	r1, #52	; 0x34
 800bb36:	fb01 f303 	mul.w	r3, r1, r3
 800bb3a:	4413      	add	r3, r2
 800bb3c:	3390      	adds	r3, #144	; 0x90
 800bb3e:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800bb40:	2b01      	cmp	r3, #1
 800bb42:	d001      	beq.n	800bb48 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800bb44:	2302      	movs	r3, #2
 800bb46:	e040      	b.n	800bbca <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800bb48:	697b      	ldr	r3, [r7, #20]
 800bb4a:	2207      	movs	r2, #7
 800bb4c:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800bb4e:	7afb      	ldrb	r3, [r7, #11]
 800bb50:	697a      	ldr	r2, [r7, #20]
 800bb52:	2134      	movs	r1, #52	; 0x34
 800bb54:	fb01 f303 	mul.w	r3, r1, r3
 800bb58:	4413      	add	r3, r2
 800bb5a:	3390      	adds	r3, #144	; 0x90
 800bb5c:	2207      	movs	r2, #7
 800bb5e:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800bb60:	7afb      	ldrb	r3, [r7, #11]
 800bb62:	b29a      	uxth	r2, r3
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800bb6a:	7af9      	ldrb	r1, [r7, #11]
 800bb6c:	6a3b      	ldr	r3, [r7, #32]
 800bb6e:	9300      	str	r3, [sp, #0]
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	687a      	ldr	r2, [r7, #4]
 800bb74:	68f8      	ldr	r0, [r7, #12]
 800bb76:	f000 fca7 	bl	800c4c8 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bb80:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800bb82:	e016      	b.n	800bbb2 <USBH_MSC_Write+0xb2>
  {
    if(((phost->Timer - timeout) >  (10000U * length)) || (phost->device.is_connected == 0U))
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800bb8a:	693b      	ldr	r3, [r7, #16]
 800bb8c:	1ad2      	subs	r2, r2, r3
 800bb8e:	6a3b      	ldr	r3, [r7, #32]
 800bb90:	f242 7110 	movw	r1, #10000	; 0x2710
 800bb94:	fb01 f303 	mul.w	r3, r1, r3
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	d805      	bhi.n	800bba8 <USBH_MSC_Write+0xa8>
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bba2:	b2db      	uxtb	r3, r3
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d104      	bne.n	800bbb2 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800bba8:	697b      	ldr	r3, [r7, #20]
 800bbaa:	2201      	movs	r2, #1
 800bbac:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800bbae:	2302      	movs	r3, #2
 800bbb0:	e00b      	b.n	800bbca <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800bbb2:	7afb      	ldrb	r3, [r7, #11]
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	68f8      	ldr	r0, [r7, #12]
 800bbb8:	f7ff fe25 	bl	800b806 <USBH_MSC_RdWrProcess>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	2b01      	cmp	r3, #1
 800bbc0:	d0e0      	beq.n	800bb84 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	2201      	movs	r2, #1
 800bbc6:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800bbc8:	2300      	movs	r3, #0
}
 800bbca:	4618      	mov	r0, r3
 800bbcc:	3718      	adds	r7, #24
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	bd80      	pop	{r7, pc}

0800bbd2 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800bbd2:	b580      	push	{r7, lr}
 800bbd4:	b082      	sub	sp, #8
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2221      	movs	r2, #33	; 0x21
 800bbde:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	22ff      	movs	r2, #255	; 0xff
 800bbe4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2200      	movs	r2, #0
 800bbea:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2200      	movs	r2, #0
 800bbf0:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	2100      	movs	r1, #0
 800bbfc:	6878      	ldr	r0, [r7, #4]
 800bbfe:	f000 ff15 	bl	800ca2c <USBH_CtlReq>
 800bc02:	4603      	mov	r3, r0
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3708      	adds	r7, #8
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b082      	sub	sp, #8
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	22a1      	movs	r2, #161	; 0xa1
 800bc1a:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	22fe      	movs	r2, #254	; 0xfe
 800bc20:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2200      	movs	r2, #0
 800bc26:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2201      	movs	r2, #1
 800bc32:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800bc34:	2201      	movs	r2, #1
 800bc36:	6839      	ldr	r1, [r7, #0]
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f000 fef7 	bl	800ca2c <USBH_CtlReq>
 800bc3e:	4603      	mov	r3, r0
}
 800bc40:	4618      	mov	r0, r3
 800bc42:	3708      	adds	r7, #8
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}

0800bc48 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800bc48:	b480      	push	{r7}
 800bc4a:	b085      	sub	sp, #20
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bc56:	69db      	ldr	r3, [r3, #28]
 800bc58:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	4a09      	ldr	r2, [pc, #36]	; (800bc84 <USBH_MSC_BOT_Init+0x3c>)
 800bc5e:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	4a09      	ldr	r2, [pc, #36]	; (800bc88 <USBH_MSC_BOT_Init+0x40>)
 800bc64:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	2201      	movs	r2, #1
 800bc6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	2201      	movs	r2, #1
 800bc72:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800bc76:	2300      	movs	r3, #0
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3714      	adds	r7, #20
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc82:	4770      	bx	lr
 800bc84:	43425355 	.word	0x43425355
 800bc88:	20304050 	.word	0x20304050

0800bc8c <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b088      	sub	sp, #32
 800bc90:	af02      	add	r7, sp, #8
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	460b      	mov	r3, r1
 800bc96:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800bc98:	2301      	movs	r3, #1
 800bc9a:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800bca0:	2301      	movs	r3, #1
 800bca2:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bca4:	2300      	movs	r3, #0
 800bca6:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bcae:	69db      	ldr	r3, [r3, #28]
 800bcb0:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800bcb6:	693b      	ldr	r3, [r7, #16]
 800bcb8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bcbc:	3b01      	subs	r3, #1
 800bcbe:	2b0a      	cmp	r3, #10
 800bcc0:	f200 81a1 	bhi.w	800c006 <USBH_MSC_BOT_Process+0x37a>
 800bcc4:	a201      	add	r2, pc, #4	; (adr r2, 800bccc <USBH_MSC_BOT_Process+0x40>)
 800bcc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcca:	bf00      	nop
 800bccc:	0800bcf9 	.word	0x0800bcf9
 800bcd0:	0800bd23 	.word	0x0800bd23
 800bcd4:	0800bd8d 	.word	0x0800bd8d
 800bcd8:	0800bdab 	.word	0x0800bdab
 800bcdc:	0800be2f 	.word	0x0800be2f
 800bce0:	0800be53 	.word	0x0800be53
 800bce4:	0800beed 	.word	0x0800beed
 800bce8:	0800bf09 	.word	0x0800bf09
 800bcec:	0800bf5b 	.word	0x0800bf5b
 800bcf0:	0800bf8b 	.word	0x0800bf8b
 800bcf4:	0800bfed 	.word	0x0800bfed
  {
  case BOT_SEND_CBW:
    MSC_Handle->hbot.cbw.field.LUN = lun;
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	78fa      	ldrb	r2, [r7, #3]
 800bcfc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800bd00:	693b      	ldr	r3, [r7, #16]
 800bd02:	2202      	movs	r2, #2
 800bd04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    USBH_BulkSendData (phost, MSC_Handle->hbot.cbw.data,
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800bd0e:	693b      	ldr	r3, [r7, #16]
 800bd10:	795a      	ldrb	r2, [r3, #5]
 800bd12:	2301      	movs	r3, #1
 800bd14:	9300      	str	r3, [sp, #0]
 800bd16:	4613      	mov	r3, r2
 800bd18:	221f      	movs	r2, #31
 800bd1a:	6878      	ldr	r0, [r7, #4]
 800bd1c:	f001 f897 	bl	800ce4e <USBH_BulkSendData>
                       BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

    break;
 800bd20:	e180      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>

  case BOT_SEND_CBW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	795b      	ldrb	r3, [r3, #5]
 800bd26:	4619      	mov	r1, r3
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f002 fc97 	bl	800e65c <USBH_LL_GetURBState>
 800bd2e:	4603      	mov	r3, r0
 800bd30:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800bd32:	7d3b      	ldrb	r3, [r7, #20]
 800bd34:	2b01      	cmp	r3, #1
 800bd36:	d118      	bne.n	800bd6a <USBH_MSC_BOT_Process+0xde>
    {
      if ( MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d00f      	beq.n	800bd60 <USBH_MSC_BOT_Process+0xd4>
      {
        /* If there is Data Transfer Stage */
        if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800bd40:	693b      	ldr	r3, [r7, #16]
 800bd42:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800bd46:	b25b      	sxtb	r3, r3
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	da04      	bge.n	800bd56 <USBH_MSC_BOT_Process+0xca>
        {
          /* Data Direction is IN */
          MSC_Handle->hbot.state = BOT_DATA_IN;
 800bd4c:	693b      	ldr	r3, [r7, #16]
 800bd4e:	2203      	movs	r2, #3
 800bd50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_URB_EVENT, 0U);
#endif
      }
    }
    break;
 800bd54:	e159      	b.n	800c00a <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state = BOT_DATA_OUT;
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	2205      	movs	r2, #5
 800bd5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bd5e:	e154      	b.n	800c00a <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	2207      	movs	r2, #7
 800bd64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bd68:	e14f      	b.n	800c00a <USBH_MSC_BOT_Process+0x37e>
    else if(URB_Status == USBH_URB_NOTREADY)
 800bd6a:	7d3b      	ldrb	r3, [r7, #20]
 800bd6c:	2b02      	cmp	r3, #2
 800bd6e:	d104      	bne.n	800bd7a <USBH_MSC_BOT_Process+0xee>
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	2201      	movs	r2, #1
 800bd74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bd78:	e147      	b.n	800c00a <USBH_MSC_BOT_Process+0x37e>
      if(URB_Status == USBH_URB_STALL)
 800bd7a:	7d3b      	ldrb	r3, [r7, #20]
 800bd7c:	2b05      	cmp	r3, #5
 800bd7e:	f040 8144 	bne.w	800c00a <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800bd82:	693b      	ldr	r3, [r7, #16]
 800bd84:	220a      	movs	r2, #10
 800bd86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bd8a:	e13e      	b.n	800c00a <USBH_MSC_BOT_Process+0x37e>

  case BOT_DATA_IN:
    /* Send first packet */
    USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800bd8c:	693b      	ldr	r3, [r7, #16]
 800bd8e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	895a      	ldrh	r2, [r3, #10]
 800bd96:	693b      	ldr	r3, [r7, #16]
 800bd98:	791b      	ldrb	r3, [r3, #4]
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f001 f87c 	bl	800ce98 <USBH_BulkReceiveData>
                          MSC_Handle->InEpSize, MSC_Handle->InPipe);

    MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	2204      	movs	r2, #4
 800bda4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    break;
 800bda8:	e13c      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800bdaa:	693b      	ldr	r3, [r7, #16]
 800bdac:	791b      	ldrb	r3, [r3, #4]
 800bdae:	4619      	mov	r1, r3
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f002 fc53 	bl	800e65c <USBH_LL_GetURBState>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800bdba:	7d3b      	ldrb	r3, [r7, #20]
 800bdbc:	2b01      	cmp	r3, #1
 800bdbe:	d12d      	bne.n	800be1c <USBH_MSC_BOT_Process+0x190>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800bdc0:	693b      	ldr	r3, [r7, #16]
 800bdc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdc4:	693a      	ldr	r2, [r7, #16]
 800bdc6:	8952      	ldrh	r2, [r2, #10]
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d910      	bls.n	800bdee <USBH_MSC_BOT_Process+0x162>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800bdcc:	693b      	ldr	r3, [r7, #16]
 800bdce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bdd2:	693a      	ldr	r2, [r7, #16]
 800bdd4:	8952      	ldrh	r2, [r2, #10]
 800bdd6:	441a      	add	r2, r3
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bde2:	693a      	ldr	r2, [r7, #16]
 800bde4:	8952      	ldrh	r2, [r2, #10]
 800bde6:	1a9a      	subs	r2, r3, r2
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	65da      	str	r2, [r3, #92]	; 0x5c
 800bdec:	e002      	b.n	800bdf4 <USBH_MSC_BOT_Process+0x168>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800bdee:	693b      	ldr	r3, [r7, #16]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Received */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800bdf4:	693b      	ldr	r3, [r7, #16]
 800bdf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d00a      	beq.n	800be12 <USBH_MSC_BOT_Process+0x186>
      {
        /* Send next packet */
        USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800bdfc:	693b      	ldr	r3, [r7, #16]
 800bdfe:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800be02:	693b      	ldr	r3, [r7, #16]
 800be04:	895a      	ldrh	r2, [r3, #10]
 800be06:	693b      	ldr	r3, [r7, #16]
 800be08:	791b      	ldrb	r3, [r3, #4]
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f001 f844 	bl	800ce98 <USBH_BulkReceiveData>
#endif
    }
    else
    {
    }
    break;
 800be10:	e0fd      	b.n	800c00e <USBH_MSC_BOT_Process+0x382>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	2207      	movs	r2, #7
 800be16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800be1a:	e0f8      	b.n	800c00e <USBH_MSC_BOT_Process+0x382>
    else if(URB_Status == USBH_URB_STALL)
 800be1c:	7d3b      	ldrb	r3, [r7, #20]
 800be1e:	2b05      	cmp	r3, #5
 800be20:	f040 80f5 	bne.w	800c00e <USBH_MSC_BOT_Process+0x382>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800be24:	693b      	ldr	r3, [r7, #16]
 800be26:	2209      	movs	r2, #9
 800be28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800be2c:	e0ef      	b.n	800c00e <USBH_MSC_BOT_Process+0x382>

  case BOT_DATA_OUT:

    USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800be2e:	693b      	ldr	r3, [r7, #16]
 800be30:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	891a      	ldrh	r2, [r3, #8]
 800be38:	693b      	ldr	r3, [r7, #16]
 800be3a:	7958      	ldrb	r0, [r3, #5]
 800be3c:	2301      	movs	r3, #1
 800be3e:	9300      	str	r3, [sp, #0]
 800be40:	4603      	mov	r3, r0
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f001 f803 	bl	800ce4e <USBH_BulkSendData>
                       MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

    MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800be48:	693b      	ldr	r3, [r7, #16]
 800be4a:	2206      	movs	r2, #6
 800be4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800be50:	e0e8      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_OUT_WAIT:
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800be52:	693b      	ldr	r3, [r7, #16]
 800be54:	795b      	ldrb	r3, [r3, #5]
 800be56:	4619      	mov	r1, r3
 800be58:	6878      	ldr	r0, [r7, #4]
 800be5a:	f002 fbff 	bl	800e65c <USBH_LL_GetURBState>
 800be5e:	4603      	mov	r3, r0
 800be60:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800be62:	7d3b      	ldrb	r3, [r7, #20]
 800be64:	2b01      	cmp	r3, #1
 800be66:	d130      	bne.n	800beca <USBH_MSC_BOT_Process+0x23e>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800be68:	693b      	ldr	r3, [r7, #16]
 800be6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be6c:	693a      	ldr	r2, [r7, #16]
 800be6e:	8912      	ldrh	r2, [r2, #8]
 800be70:	4293      	cmp	r3, r2
 800be72:	d910      	bls.n	800be96 <USBH_MSC_BOT_Process+0x20a>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be7a:	693a      	ldr	r2, [r7, #16]
 800be7c:	8912      	ldrh	r2, [r2, #8]
 800be7e:	441a      	add	r2, r3
 800be80:	693b      	ldr	r3, [r7, #16]
 800be82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800be86:	693b      	ldr	r3, [r7, #16]
 800be88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be8a:	693a      	ldr	r2, [r7, #16]
 800be8c:	8912      	ldrh	r2, [r2, #8]
 800be8e:	1a9a      	subs	r2, r3, r2
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	65da      	str	r2, [r3, #92]	; 0x5c
 800be94:	e002      	b.n	800be9c <USBH_MSC_BOT_Process+0x210>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800be96:	693b      	ldr	r3, [r7, #16]
 800be98:	2200      	movs	r2, #0
 800be9a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Sent */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d00d      	beq.n	800bec0 <USBH_MSC_BOT_Process+0x234>
      {
        USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800bea4:	693b      	ldr	r3, [r7, #16]
 800bea6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	891a      	ldrh	r2, [r3, #8]
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	7958      	ldrb	r0, [r3, #5]
 800beb2:	2301      	movs	r3, #1
 800beb4:	9300      	str	r3, [sp, #0]
 800beb6:	4603      	mov	r3, r0
 800beb8:	6878      	ldr	r0, [r7, #4]
 800beba:	f000 ffc8 	bl	800ce4e <USBH_BulkSendData>
#endif
    }
    else
    {
    }
    break;
 800bebe:	e0a8      	b.n	800c012 <USBH_MSC_BOT_Process+0x386>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800bec0:	693b      	ldr	r3, [r7, #16]
 800bec2:	2207      	movs	r2, #7
 800bec4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bec8:	e0a3      	b.n	800c012 <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_NOTREADY)
 800beca:	7d3b      	ldrb	r3, [r7, #20]
 800becc:	2b02      	cmp	r3, #2
 800bece:	d104      	bne.n	800beda <USBH_MSC_BOT_Process+0x24e>
      MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800bed0:	693b      	ldr	r3, [r7, #16]
 800bed2:	2205      	movs	r2, #5
 800bed4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bed8:	e09b      	b.n	800c012 <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_STALL)
 800beda:	7d3b      	ldrb	r3, [r7, #20]
 800bedc:	2b05      	cmp	r3, #5
 800bede:	f040 8098 	bne.w	800c012 <USBH_MSC_BOT_Process+0x386>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800bee2:	693b      	ldr	r3, [r7, #16]
 800bee4:	220a      	movs	r2, #10
 800bee6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800beea:	e092      	b.n	800c012 <USBH_MSC_BOT_Process+0x386>

  case BOT_RECEIVE_CSW:

    USBH_BulkReceiveData (phost, MSC_Handle->hbot.csw.data,
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800bef2:	693b      	ldr	r3, [r7, #16]
 800bef4:	791b      	ldrb	r3, [r3, #4]
 800bef6:	220d      	movs	r2, #13
 800bef8:	6878      	ldr	r0, [r7, #4]
 800befa:	f000 ffcd 	bl	800ce98 <USBH_BulkReceiveData>
                          BOT_CSW_LENGTH, MSC_Handle->InPipe);

    MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800befe:	693b      	ldr	r3, [r7, #16]
 800bf00:	2208      	movs	r2, #8
 800bf02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bf06:	e08d      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>

  case BOT_RECEIVE_CSW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	791b      	ldrb	r3, [r3, #4]
 800bf0c:	4619      	mov	r1, r3
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f002 fba4 	bl	800e65c <USBH_LL_GetURBState>
 800bf14:	4603      	mov	r3, r0
 800bf16:	753b      	strb	r3, [r7, #20]

    /* Decode CSW */
    if(URB_Status == USBH_URB_DONE)
 800bf18:	7d3b      	ldrb	r3, [r7, #20]
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d115      	bne.n	800bf4a <USBH_MSC_BOT_Process+0x2be>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bf1e:	693b      	ldr	r3, [r7, #16]
 800bf20:	2201      	movs	r2, #1
 800bf22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800bf26:	693b      	ldr	r3, [r7, #16]
 800bf28:	2201      	movs	r2, #1
 800bf2a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      CSW_Status = USBH_MSC_DecodeCSW(phost);
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f000 f8aa 	bl	800c088 <USBH_MSC_DecodeCSW>
 800bf34:	4603      	mov	r3, r0
 800bf36:	757b      	strb	r3, [r7, #21]

      if(CSW_Status == BOT_CSW_CMD_PASSED)
 800bf38:	7d7b      	ldrb	r3, [r7, #21]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d102      	bne.n	800bf44 <USBH_MSC_BOT_Process+0x2b8>
      {
        status = USBH_OK;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	75fb      	strb	r3, [r7, #23]
#endif
    }
    else
    {
    }
    break;
 800bf42:	e068      	b.n	800c016 <USBH_MSC_BOT_Process+0x38a>
        status = USBH_FAIL;
 800bf44:	2302      	movs	r3, #2
 800bf46:	75fb      	strb	r3, [r7, #23]
    break;
 800bf48:	e065      	b.n	800c016 <USBH_MSC_BOT_Process+0x38a>
    else if(URB_Status == USBH_URB_STALL)
 800bf4a:	7d3b      	ldrb	r3, [r7, #20]
 800bf4c:	2b05      	cmp	r3, #5
 800bf4e:	d162      	bne.n	800c016 <USBH_MSC_BOT_Process+0x38a>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800bf50:	693b      	ldr	r3, [r7, #16]
 800bf52:	2209      	movs	r2, #9
 800bf54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bf58:	e05d      	b.n	800c016 <USBH_MSC_BOT_Process+0x38a>

  case BOT_ERROR_IN:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800bf5a:	78fb      	ldrb	r3, [r7, #3]
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	4619      	mov	r1, r3
 800bf60:	6878      	ldr	r0, [r7, #4]
 800bf62:	f000 f865 	bl	800c030 <USBH_MSC_BOT_Abort>
 800bf66:	4603      	mov	r3, r0
 800bf68:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800bf6a:	7dbb      	ldrb	r3, [r7, #22]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d104      	bne.n	800bf7a <USBH_MSC_BOT_Process+0x2ee>
    {
      MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	2207      	movs	r2, #7
 800bf74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    else
    {
    }
    break;
 800bf78:	e04f      	b.n	800c01a <USBH_MSC_BOT_Process+0x38e>
    else if (error == USBH_UNRECOVERED_ERROR)
 800bf7a:	7dbb      	ldrb	r3, [r7, #22]
 800bf7c:	2b04      	cmp	r3, #4
 800bf7e:	d14c      	bne.n	800c01a <USBH_MSC_BOT_Process+0x38e>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	220b      	movs	r2, #11
 800bf84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bf88:	e047      	b.n	800c01a <USBH_MSC_BOT_Process+0x38e>

  case BOT_ERROR_OUT:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800bf8a:	78fb      	ldrb	r3, [r7, #3]
 800bf8c:	2201      	movs	r2, #1
 800bf8e:	4619      	mov	r1, r3
 800bf90:	6878      	ldr	r0, [r7, #4]
 800bf92:	f000 f84d 	bl	800c030 <USBH_MSC_BOT_Abort>
 800bf96:	4603      	mov	r3, r0
 800bf98:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800bf9a:	7dbb      	ldrb	r3, [r7, #22]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d11d      	bne.n	800bfdc <USBH_MSC_BOT_Process+0x350>
    {

      toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800bfa0:	693b      	ldr	r3, [r7, #16]
 800bfa2:	795b      	ldrb	r3, [r3, #5]
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f002 fbb5 	bl	800e716 <USBH_LL_GetToggle>
 800bfac:	4603      	mov	r3, r0
 800bfae:	73fb      	strb	r3, [r7, #15]
      USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800bfb0:	693b      	ldr	r3, [r7, #16]
 800bfb2:	7959      	ldrb	r1, [r3, #5]
 800bfb4:	7bfb      	ldrb	r3, [r7, #15]
 800bfb6:	f1c3 0301 	rsb	r3, r3, #1
 800bfba:	b2db      	uxtb	r3, r3
 800bfbc:	461a      	mov	r2, r3
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f002 fb76 	bl	800e6b0 <USBH_LL_SetToggle>
      USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	791b      	ldrb	r3, [r3, #4]
 800bfc8:	2200      	movs	r2, #0
 800bfca:	4619      	mov	r1, r3
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f002 fb6f 	bl	800e6b0 <USBH_LL_SetToggle>
      MSC_Handle->hbot.state = BOT_ERROR_IN;
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	2209      	movs	r2, #9
 800bfd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (error == USBH_UNRECOVERED_ERROR)
      {
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
    }
    break;
 800bfda:	e020      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>
      if (error == USBH_UNRECOVERED_ERROR)
 800bfdc:	7dbb      	ldrb	r3, [r7, #22]
 800bfde:	2b04      	cmp	r3, #4
 800bfe0:	d11d      	bne.n	800c01e <USBH_MSC_BOT_Process+0x392>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	220b      	movs	r2, #11
 800bfe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800bfea:	e018      	b.n	800c01e <USBH_MSC_BOT_Process+0x392>


  case BOT_UNRECOVERED_ERROR:
    status = USBH_MSC_BOT_REQ_Reset(phost);
 800bfec:	6878      	ldr	r0, [r7, #4]
 800bfee:	f7ff fdf0 	bl	800bbd2 <USBH_MSC_BOT_REQ_Reset>
 800bff2:	4603      	mov	r3, r0
 800bff4:	75fb      	strb	r3, [r7, #23]
    if ( status == USBH_OK)
 800bff6:	7dfb      	ldrb	r3, [r7, #23]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d112      	bne.n	800c022 <USBH_MSC_BOT_Process+0x396>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	2201      	movs	r2, #1
 800c000:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    break;
 800c004:	e00d      	b.n	800c022 <USBH_MSC_BOT_Process+0x396>

  default:
    break;
 800c006:	bf00      	nop
 800c008:	e00c      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>
    break;
 800c00a:	bf00      	nop
 800c00c:	e00a      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>
    break;
 800c00e:	bf00      	nop
 800c010:	e008      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>
    break;
 800c012:	bf00      	nop
 800c014:	e006      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>
    break;
 800c016:	bf00      	nop
 800c018:	e004      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>
    break;
 800c01a:	bf00      	nop
 800c01c:	e002      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>
    break;
 800c01e:	bf00      	nop
 800c020:	e000      	b.n	800c024 <USBH_MSC_BOT_Process+0x398>
    break;
 800c022:	bf00      	nop
  }
  return status;
 800c024:	7dfb      	ldrb	r3, [r7, #23]
}
 800c026:	4618      	mov	r0, r3
 800c028:	3718      	adds	r7, #24
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop

0800c030 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b084      	sub	sp, #16
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
 800c038:	460b      	mov	r3, r1
 800c03a:	70fb      	strb	r3, [r7, #3]
 800c03c:	4613      	mov	r3, r2
 800c03e:	70bb      	strb	r3, [r7, #2]
  USBH_StatusTypeDef status = USBH_FAIL;
 800c040:	2302      	movs	r3, #2
 800c042:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c04a:	69db      	ldr	r3, [r3, #28]
 800c04c:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800c04e:	78bb      	ldrb	r3, [r7, #2]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d002      	beq.n	800c05a <USBH_MSC_BOT_Abort+0x2a>
 800c054:	2b01      	cmp	r3, #1
 800c056:	d009      	beq.n	800c06c <USBH_MSC_BOT_Abort+0x3c>
    /*send ClrFeature on Bulk OUT endpoint */
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
    break;

  default:
    break;
 800c058:	e011      	b.n	800c07e <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	79db      	ldrb	r3, [r3, #7]
 800c05e:	4619      	mov	r1, r3
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f000 fcbf 	bl	800c9e4 <USBH_ClrFeature>
 800c066:	4603      	mov	r3, r0
 800c068:	73fb      	strb	r3, [r7, #15]
    break;
 800c06a:	e008      	b.n	800c07e <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	799b      	ldrb	r3, [r3, #6]
 800c070:	4619      	mov	r1, r3
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f000 fcb6 	bl	800c9e4 <USBH_ClrFeature>
 800c078:	4603      	mov	r3, r0
 800c07a:	73fb      	strb	r3, [r7, #15]
    break;
 800c07c:	bf00      	nop
  }
  return status;
 800c07e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c080:	4618      	mov	r0, r3
 800c082:	3710      	adds	r7, #16
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}

0800c088 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b084      	sub	sp, #16
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c096:	69db      	ldr	r3, [r3, #28]
 800c098:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800c09a:	2301      	movs	r3, #1
 800c09c:	73fb      	strb	r3, [r7, #15]

    /*Checking if the transfer length is different than 13*/
    if(USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	791b      	ldrb	r3, [r3, #4]
 800c0a2:	4619      	mov	r1, r3
 800c0a4:	6878      	ldr	r0, [r7, #4]
 800c0a6:	f002 fa01 	bl	800e4ac <USBH_LL_GetLastXferSize>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	2b0d      	cmp	r3, #13
 800c0ae:	d002      	beq.n	800c0b6 <USBH_MSC_DecodeCSW+0x2e>
      Device intends to transfer no data)
      (11) Ho > Do  (Host expects to send data to the device,
      Device intends to receive data from the host)*/


      status = BOT_CSW_PHASE_ERROR;
 800c0b0:	2302      	movs	r3, #2
 800c0b2:	73fb      	strb	r3, [r7, #15]
 800c0b4:	e024      	b.n	800c100 <USBH_MSC_DecodeCSW+0x78>
    }
    else
    { /* CSW length is Correct */

      /* Check validity of the CSW Signature and CSWStatus */
      if(MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c0ba:	4a14      	ldr	r2, [pc, #80]	; (800c10c <USBH_MSC_DecodeCSW+0x84>)
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	d11d      	bne.n	800c0fc <USBH_MSC_DecodeCSW+0x74>
      {/* Check Condition 1. dCSWSignature is equal to 53425355h */

        if(MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0c8:	429a      	cmp	r2, r3
 800c0ca:	d119      	bne.n	800c100 <USBH_MSC_DecodeCSW+0x78>
        {
          /* Check Condition 3. dCSWTag matches the dCBWTag from the
          corresponding CBW */

          if(MSC_Handle->hbot.csw.field.Status == 0U)
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d102      	bne.n	800c0dc <USBH_MSC_DecodeCSW+0x54>
            (12) Ho = Do (Host expects to send data to the device,
            Device intends to receive data from the host)

            */

            status = BOT_CSW_CMD_PASSED;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	73fb      	strb	r3, [r7, #15]
 800c0da:	e011      	b.n	800c100 <USBH_MSC_DecodeCSW+0x78>
          }
          else if(MSC_Handle->hbot.csw.field.Status == 1U)
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c0e2:	2b01      	cmp	r3, #1
 800c0e4:	d102      	bne.n	800c0ec <USBH_MSC_DecodeCSW+0x64>
          {
            status = BOT_CSW_CMD_FAILED;
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	73fb      	strb	r3, [r7, #15]
 800c0ea:	e009      	b.n	800c100 <USBH_MSC_DecodeCSW+0x78>
          }

          else if(MSC_Handle->hbot.csw.field.Status == 2U)
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c0f2:	2b02      	cmp	r3, #2
 800c0f4:	d104      	bne.n	800c100 <USBH_MSC_DecodeCSW+0x78>
            Di Device intends to send data to the host)
            (13) Ho < Do (Host expects to send data to the device,
            Device intends to receive data from the host)
            */

            status = BOT_CSW_PHASE_ERROR;
 800c0f6:	2302      	movs	r3, #2
 800c0f8:	73fb      	strb	r3, [r7, #15]
 800c0fa:	e001      	b.n	800c100 <USBH_MSC_DecodeCSW+0x78>
      else
      {
        /* If the CSW Signature is not valid, We sall return the Phase Error to
        Upper Layers for Reset Recovery */

        status = BOT_CSW_PHASE_ERROR;
 800c0fc:	2302      	movs	r3, #2
 800c0fe:	73fb      	strb	r3, [r7, #15]
      }
    } /* CSW Length Check*/

  return status;
 800c100:	7bfb      	ldrb	r3, [r7, #15]
}
 800c102:	4618      	mov	r0, r3
 800c104:	3710      	adds	r7, #16
 800c106:	46bd      	mov	sp, r7
 800c108:	bd80      	pop	{r7, pc}
 800c10a:	bf00      	nop
 800c10c:	53425355 	.word	0x53425355

0800c110 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady (USBH_HandleTypeDef *phost,
                                                uint8_t lun)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b084      	sub	sp, #16
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	460b      	mov	r3, r1
 800c11a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c11c:	2302      	movs	r3, #2
 800c11e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c126:	69db      	ldr	r3, [r3, #28]
 800c128:	60bb      	str	r3, [r7, #8]

  switch(MSC_Handle->hbot.cmd_state)
 800c12a:	68bb      	ldr	r3, [r7, #8]
 800c12c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c130:	2b01      	cmp	r3, #1
 800c132:	d002      	beq.n	800c13a <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800c134:	2b02      	cmp	r3, #2
 800c136:	d021      	beq.n	800c17c <USBH_MSC_SCSI_TestUnitReady+0x6c>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800c138:	e028      	b.n	800c18c <USBH_MSC_SCSI_TestUnitReady+0x7c>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800c13a:	68bb      	ldr	r3, [r7, #8]
 800c13c:	2200      	movs	r2, #0
 800c13e:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	2200      	movs	r2, #0
 800c144:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	220a      	movs	r2, #10
 800c14c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	3363      	adds	r3, #99	; 0x63
 800c154:	2210      	movs	r2, #16
 800c156:	2100      	movs	r1, #0
 800c158:	4618      	mov	r0, r3
 800c15a:	f007 fd40 	bl	8013bde <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	2200      	movs	r2, #0
 800c162:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	2201      	movs	r2, #1
 800c16a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	2202      	movs	r2, #2
 800c172:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    error = USBH_BUSY;
 800c176:	2301      	movs	r3, #1
 800c178:	73fb      	strb	r3, [r7, #15]
    break;
 800c17a:	e007      	b.n	800c18c <USBH_MSC_SCSI_TestUnitReady+0x7c>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c17c:	78fb      	ldrb	r3, [r7, #3]
 800c17e:	4619      	mov	r1, r3
 800c180:	6878      	ldr	r0, [r7, #4]
 800c182:	f7ff fd83 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c186:	4603      	mov	r3, r0
 800c188:	73fb      	strb	r3, [r7, #15]
    break;
 800c18a:	bf00      	nop
  }

  return error;
 800c18c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3710      	adds	r7, #16
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}

0800c196 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_CapacityTypeDef *capacity)
{
 800c196:	b580      	push	{r7, lr}
 800c198:	b086      	sub	sp, #24
 800c19a:	af00      	add	r7, sp, #0
 800c19c:	60f8      	str	r0, [r7, #12]
 800c19e:	460b      	mov	r3, r1
 800c1a0:	607a      	str	r2, [r7, #4]
 800c1a2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c1ae:	69db      	ldr	r3, [r3, #28]
 800c1b0:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c1b2:	693b      	ldr	r3, [r7, #16]
 800c1b4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c1b8:	2b01      	cmp	r3, #1
 800c1ba:	d002      	beq.n	800c1c2 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800c1bc:	2b02      	cmp	r3, #2
 800c1be:	d027      	beq.n	800c210 <USBH_MSC_SCSI_ReadCapacity+0x7a>
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
    }
    break;

  default:
    break;
 800c1c0:	e05f      	b.n	800c282 <USBH_MSC_SCSI_ReadCapacity+0xec>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	2208      	movs	r2, #8
 800c1c6:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	2280      	movs	r2, #128	; 0x80
 800c1cc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	220a      	movs	r2, #10
 800c1d4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	3363      	adds	r3, #99	; 0x63
 800c1dc:	2210      	movs	r2, #16
 800c1de:	2100      	movs	r1, #0
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	f007 fcfc 	bl	8013bde <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	2225      	movs	r2, #37	; 0x25
 800c1ea:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c1f6:	693b      	ldr	r3, [r7, #16]
 800c1f8:	2202      	movs	r2, #2
 800c1fa:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	f103 0210 	add.w	r2, r3, #16
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c20a:	2301      	movs	r3, #1
 800c20c:	75fb      	strb	r3, [r7, #23]
    break;
 800c20e:	e038      	b.n	800c282 <USBH_MSC_SCSI_ReadCapacity+0xec>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c210:	7afb      	ldrb	r3, [r7, #11]
 800c212:	4619      	mov	r1, r3
 800c214:	68f8      	ldr	r0, [r7, #12]
 800c216:	f7ff fd39 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c21a:	4603      	mov	r3, r0
 800c21c:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800c21e:	7dfb      	ldrb	r3, [r7, #23]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d12d      	bne.n	800c280 <USBH_MSC_SCSI_ReadCapacity+0xea>
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800c224:	693b      	ldr	r3, [r7, #16]
 800c226:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c22a:	3303      	adds	r3, #3
 800c22c:	781b      	ldrb	r3, [r3, #0]
 800c22e:	461a      	mov	r2, r3
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c236:	3302      	adds	r3, #2
 800c238:	781b      	ldrb	r3, [r3, #0]
 800c23a:	021b      	lsls	r3, r3, #8
 800c23c:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c23e:	693b      	ldr	r3, [r7, #16]
 800c240:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c244:	3301      	adds	r3, #1
 800c246:	781b      	ldrb	r3, [r3, #0]
 800c248:	041b      	lsls	r3, r3, #16
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800c24a:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c24c:	693b      	ldr	r3, [r7, #16]
 800c24e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	061b      	lsls	r3, r3, #24
 800c256:	431a      	orrs	r2, r3
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	601a      	str	r2, [r3, #0]
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c262:	3307      	adds	r3, #7
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	b29a      	uxth	r2, r3
 800c268:	693b      	ldr	r3, [r7, #16]
 800c26a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c26e:	3306      	adds	r3, #6
 800c270:	781b      	ldrb	r3, [r3, #0]
 800c272:	b29b      	uxth	r3, r3
 800c274:	021b      	lsls	r3, r3, #8
 800c276:	b29b      	uxth	r3, r3
 800c278:	4313      	orrs	r3, r2
 800c27a:	b29a      	uxth	r2, r3
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	809a      	strh	r2, [r3, #4]
    break;
 800c280:	bf00      	nop
  }

  return error;
 800c282:	7dfb      	ldrb	r3, [r7, #23]
}
 800c284:	4618      	mov	r0, r3
 800c286:	3718      	adds	r7, #24
 800c288:	46bd      	mov	sp, r7
 800c28a:	bd80      	pop	{r7, pc}

0800c28c <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry (USBH_HandleTypeDef *phost, uint8_t lun,
                                          SCSI_StdInquiryDataTypeDef *inquiry)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b086      	sub	sp, #24
 800c290:	af00      	add	r7, sp, #0
 800c292:	60f8      	str	r0, [r7, #12]
 800c294:	460b      	mov	r3, r1
 800c296:	607a      	str	r2, [r7, #4]
 800c298:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800c29a:	2302      	movs	r3, #2
 800c29c:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c2a4:	69db      	ldr	r3, [r3, #28]
 800c2a6:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c2a8:	693b      	ldr	r3, [r7, #16]
 800c2aa:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c2ae:	2b01      	cmp	r3, #1
 800c2b0:	d002      	beq.n	800c2b8 <USBH_MSC_SCSI_Inquiry+0x2c>
 800c2b2:	2b02      	cmp	r3, #2
 800c2b4:	d03d      	beq.n	800c332 <USBH_MSC_SCSI_Inquiry+0xa6>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
    }
    break;

  default:
    break;
 800c2b6:	e089      	b.n	800c3cc <USBH_MSC_SCSI_Inquiry+0x140>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800c2b8:	693b      	ldr	r3, [r7, #16]
 800c2ba:	2224      	movs	r2, #36	; 0x24
 800c2bc:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	2280      	movs	r2, #128	; 0x80
 800c2c2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c2c6:	693b      	ldr	r3, [r7, #16]
 800c2c8:	220a      	movs	r2, #10
 800c2ca:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800c2ce:	693b      	ldr	r3, [r7, #16]
 800c2d0:	3363      	adds	r3, #99	; 0x63
 800c2d2:	220a      	movs	r2, #10
 800c2d4:	2100      	movs	r1, #0
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f007 fc81 	bl	8013bde <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800c2dc:	693b      	ldr	r3, [r7, #16]
 800c2de:	2212      	movs	r2, #18
 800c2e0:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800c2e4:	7afb      	ldrb	r3, [r7, #11]
 800c2e6:	015b      	lsls	r3, r3, #5
 800c2e8:	b2da      	uxtb	r2, r3
 800c2ea:	693b      	ldr	r3, [r7, #16]
 800c2ec:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	2224      	movs	r2, #36	; 0x24
 800c304:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	2200      	movs	r2, #0
 800c30c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	2201      	movs	r2, #1
 800c314:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c318:	693b      	ldr	r3, [r7, #16]
 800c31a:	2202      	movs	r2, #2
 800c31c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	f103 0210 	add.w	r2, r3, #16
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c32c:	2301      	movs	r3, #1
 800c32e:	75fb      	strb	r3, [r7, #23]
    break;
 800c330:	e04c      	b.n	800c3cc <USBH_MSC_SCSI_Inquiry+0x140>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c332:	7afb      	ldrb	r3, [r7, #11]
 800c334:	4619      	mov	r1, r3
 800c336:	68f8      	ldr	r0, [r7, #12]
 800c338:	f7ff fca8 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c33c:	4603      	mov	r3, r0
 800c33e:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800c340:	7dfb      	ldrb	r3, [r7, #23]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d141      	bne.n	800c3ca <USBH_MSC_SCSI_Inquiry+0x13e>
      USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800c346:	2222      	movs	r2, #34	; 0x22
 800c348:	2100      	movs	r1, #0
 800c34a:	6878      	ldr	r0, [r7, #4]
 800c34c:	f007 fc47 	bl	8013bde <memset>
      inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c356:	781b      	ldrb	r3, [r3, #0]
 800c358:	f003 031f 	and.w	r3, r3, #31
 800c35c:	b2da      	uxtb	r2, r3
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	705a      	strb	r2, [r3, #1]
      inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c368:	781b      	ldrb	r3, [r3, #0]
 800c36a:	095b      	lsrs	r3, r3, #5
 800c36c:	b2da      	uxtb	r2, r3
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	701a      	strb	r2, [r3, #0]
      if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c378:	3301      	adds	r3, #1
 800c37a:	781b      	ldrb	r3, [r3, #0]
 800c37c:	b25b      	sxtb	r3, r3
 800c37e:	2b00      	cmp	r3, #0
 800c380:	da03      	bge.n	800c38a <USBH_MSC_SCSI_Inquiry+0xfe>
        inquiry->RemovableMedia = 1U;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2201      	movs	r2, #1
 800c386:	709a      	strb	r2, [r3, #2]
 800c388:	e002      	b.n	800c390 <USBH_MSC_SCSI_Inquiry+0x104>
        inquiry->RemovableMedia = 0U;
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2200      	movs	r2, #0
 800c38e:	709a      	strb	r2, [r3, #2]
      USBH_memcpy (inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	1cd8      	adds	r0, r3, #3
 800c394:	693b      	ldr	r3, [r7, #16]
 800c396:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c39a:	3308      	adds	r3, #8
 800c39c:	2208      	movs	r2, #8
 800c39e:	4619      	mov	r1, r3
 800c3a0:	f007 fc12 	bl	8013bc8 <memcpy>
      USBH_memcpy (inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f103 000c 	add.w	r0, r3, #12
 800c3aa:	693b      	ldr	r3, [r7, #16]
 800c3ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c3b0:	3310      	adds	r3, #16
 800c3b2:	2210      	movs	r2, #16
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	f007 fc07 	bl	8013bc8 <memcpy>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	331d      	adds	r3, #29
 800c3be:	693a      	ldr	r2, [r7, #16]
 800c3c0:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800c3c4:	3220      	adds	r2, #32
 800c3c6:	6812      	ldr	r2, [r2, #0]
 800c3c8:	601a      	str	r2, [r3, #0]
    break;
 800c3ca:	bf00      	nop
  }

  return error;
 800c3cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	3718      	adds	r7, #24
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}

0800c3d6 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_SenseTypeDef *sense_data)
{
 800c3d6:	b580      	push	{r7, lr}
 800c3d8:	b086      	sub	sp, #24
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	60f8      	str	r0, [r7, #12]
 800c3de:	460b      	mov	r3, r1
 800c3e0:	607a      	str	r2, [r7, #4]
 800c3e2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c3e4:	2302      	movs	r3, #2
 800c3e6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c3ee:	69db      	ldr	r3, [r3, #28]
 800c3f0:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c3f8:	2b01      	cmp	r3, #1
 800c3fa:	d002      	beq.n	800c402 <USBH_MSC_SCSI_RequestSense+0x2c>
 800c3fc:	2b02      	cmp	r3, #2
 800c3fe:	d03d      	beq.n	800c47c <USBH_MSC_SCSI_RequestSense+0xa6>
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
    }
    break;

  default:
    break;
 800c400:	e05d      	b.n	800c4be <USBH_MSC_SCSI_RequestSense+0xe8>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	220e      	movs	r2, #14
 800c406:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	2280      	movs	r2, #128	; 0x80
 800c40c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c410:	693b      	ldr	r3, [r7, #16]
 800c412:	220a      	movs	r2, #10
 800c414:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c418:	693b      	ldr	r3, [r7, #16]
 800c41a:	3363      	adds	r3, #99	; 0x63
 800c41c:	2210      	movs	r2, #16
 800c41e:	2100      	movs	r1, #0
 800c420:	4618      	mov	r0, r3
 800c422:	f007 fbdc 	bl	8013bde <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800c426:	693b      	ldr	r3, [r7, #16]
 800c428:	2203      	movs	r2, #3
 800c42a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800c42e:	7afb      	ldrb	r3, [r7, #11]
 800c430:	015b      	lsls	r3, r3, #5
 800c432:	b2da      	uxtb	r2, r3
 800c434:	693b      	ldr	r3, [r7, #16]
 800c436:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	2200      	movs	r2, #0
 800c43e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800c442:	693b      	ldr	r3, [r7, #16]
 800c444:	2200      	movs	r2, #0
 800c446:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	220e      	movs	r2, #14
 800c44e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	2200      	movs	r2, #0
 800c456:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c45a:	693b      	ldr	r3, [r7, #16]
 800c45c:	2201      	movs	r2, #1
 800c45e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	2202      	movs	r2, #2
 800c466:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c46a:	693b      	ldr	r3, [r7, #16]
 800c46c:	f103 0210 	add.w	r2, r3, #16
 800c470:	693b      	ldr	r3, [r7, #16]
 800c472:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c476:	2301      	movs	r3, #1
 800c478:	75fb      	strb	r3, [r7, #23]
    break;
 800c47a:	e020      	b.n	800c4be <USBH_MSC_SCSI_RequestSense+0xe8>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c47c:	7afb      	ldrb	r3, [r7, #11]
 800c47e:	4619      	mov	r1, r3
 800c480:	68f8      	ldr	r0, [r7, #12]
 800c482:	f7ff fc03 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c486:	4603      	mov	r3, r0
 800c488:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800c48a:	7dfb      	ldrb	r3, [r7, #23]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d115      	bne.n	800c4bc <USBH_MSC_SCSI_RequestSense+0xe6>
      sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800c490:	693b      	ldr	r3, [r7, #16]
 800c492:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c496:	3302      	adds	r3, #2
 800c498:	781b      	ldrb	r3, [r3, #0]
 800c49a:	f003 030f 	and.w	r3, r3, #15
 800c49e:	b2da      	uxtb	r2, r3
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	701a      	strb	r2, [r3, #0]
      sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c4aa:	7b1a      	ldrb	r2, [r3, #12]
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	705a      	strb	r2, [r3, #1]
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800c4b0:	693b      	ldr	r3, [r7, #16]
 800c4b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c4b6:	7b5a      	ldrb	r2, [r3, #13]
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	709a      	strb	r2, [r3, #2]
    break;
 800c4bc:	bf00      	nop
  }

  return error;
 800c4be:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	3718      	adds	r7, #24
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}

0800c4c8 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b086      	sub	sp, #24
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	60f8      	str	r0, [r7, #12]
 800c4d0:	607a      	str	r2, [r7, #4]
 800c4d2:	603b      	str	r3, [r7, #0]
 800c4d4:	460b      	mov	r3, r1
 800c4d6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c4d8:	2302      	movs	r3, #2
 800c4da:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c4e2:	69db      	ldr	r3, [r3, #28]
 800c4e4:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c4ec:	2b01      	cmp	r3, #1
 800c4ee:	d002      	beq.n	800c4f6 <USBH_MSC_SCSI_Write+0x2e>
 800c4f0:	2b02      	cmp	r3, #2
 800c4f2:	d047      	beq.n	800c584 <USBH_MSC_SCSI_Write+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800c4f4:	e04e      	b.n	800c594 <USBH_MSC_SCSI_Write+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800c4f6:	693b      	ldr	r3, [r7, #16]
 800c4f8:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800c4fc:	461a      	mov	r2, r3
 800c4fe:	6a3b      	ldr	r3, [r7, #32]
 800c500:	fb03 f202 	mul.w	r2, r3, r2
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800c508:	693b      	ldr	r3, [r7, #16]
 800c50a:	2200      	movs	r2, #0
 800c50c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	220a      	movs	r2, #10
 800c514:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	3363      	adds	r3, #99	; 0x63
 800c51c:	2210      	movs	r2, #16
 800c51e:	2100      	movs	r1, #0
 800c520:	4618      	mov	r0, r3
 800c522:	f007 fb5c 	bl	8013bde <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800c526:	693b      	ldr	r3, [r7, #16]
 800c528:	222a      	movs	r2, #42	; 0x2a
 800c52a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800c52e:	79fa      	ldrb	r2, [r7, #7]
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800c536:	79ba      	ldrb	r2, [r7, #6]
 800c538:	693b      	ldr	r3, [r7, #16]
 800c53a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800c53e:	797a      	ldrb	r2, [r7, #5]
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800c546:	1d3b      	adds	r3, r7, #4
 800c548:	781a      	ldrb	r2, [r3, #0]
 800c54a:	693b      	ldr	r3, [r7, #16]
 800c54c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800c550:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800c55a:	f107 0320 	add.w	r3, r7, #32
 800c55e:	781a      	ldrb	r2, [r3, #0]
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	2201      	movs	r2, #1
 800c56a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c56e:	693b      	ldr	r3, [r7, #16]
 800c570:	2202      	movs	r2, #2
 800c572:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	683a      	ldr	r2, [r7, #0]
 800c57a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c57e:	2301      	movs	r3, #1
 800c580:	75fb      	strb	r3, [r7, #23]
    break;
 800c582:	e007      	b.n	800c594 <USBH_MSC_SCSI_Write+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c584:	7afb      	ldrb	r3, [r7, #11]
 800c586:	4619      	mov	r1, r3
 800c588:	68f8      	ldr	r0, [r7, #12]
 800c58a:	f7ff fb7f 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c58e:	4603      	mov	r3, r0
 800c590:	75fb      	strb	r3, [r7, #23]
    break;
 800c592:	bf00      	nop
  }

  return error;
 800c594:	7dfb      	ldrb	r3, [r7, #23]
}
 800c596:	4618      	mov	r0, r3
 800c598:	3718      	adds	r7, #24
 800c59a:	46bd      	mov	sp, r7
 800c59c:	bd80      	pop	{r7, pc}

0800c59e <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800c59e:	b580      	push	{r7, lr}
 800c5a0:	b086      	sub	sp, #24
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	60f8      	str	r0, [r7, #12]
 800c5a6:	607a      	str	r2, [r7, #4]
 800c5a8:	603b      	str	r3, [r7, #0]
 800c5aa:	460b      	mov	r3, r1
 800c5ac:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c5ae:	2302      	movs	r3, #2
 800c5b0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c5b8:	69db      	ldr	r3, [r3, #28]
 800c5ba:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800c5bc:	693b      	ldr	r3, [r7, #16]
 800c5be:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c5c2:	2b01      	cmp	r3, #1
 800c5c4:	d002      	beq.n	800c5cc <USBH_MSC_SCSI_Read+0x2e>
 800c5c6:	2b02      	cmp	r3, #2
 800c5c8:	d047      	beq.n	800c65a <USBH_MSC_SCSI_Read+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800c5ca:	e04e      	b.n	800c66a <USBH_MSC_SCSI_Read+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800c5cc:	693b      	ldr	r3, [r7, #16]
 800c5ce:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800c5d2:	461a      	mov	r2, r3
 800c5d4:	6a3b      	ldr	r3, [r7, #32]
 800c5d6:	fb03 f202 	mul.w	r2, r3, r2
 800c5da:	693b      	ldr	r3, [r7, #16]
 800c5dc:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c5de:	693b      	ldr	r3, [r7, #16]
 800c5e0:	2280      	movs	r2, #128	; 0x80
 800c5e2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c5e6:	693b      	ldr	r3, [r7, #16]
 800c5e8:	220a      	movs	r2, #10
 800c5ea:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c5ee:	693b      	ldr	r3, [r7, #16]
 800c5f0:	3363      	adds	r3, #99	; 0x63
 800c5f2:	2210      	movs	r2, #16
 800c5f4:	2100      	movs	r1, #0
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f007 faf1 	bl	8013bde <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800c5fc:	693b      	ldr	r3, [r7, #16]
 800c5fe:	2228      	movs	r2, #40	; 0x28
 800c600:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800c604:	79fa      	ldrb	r2, [r7, #7]
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800c60c:	79ba      	ldrb	r2, [r7, #6]
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800c614:	797a      	ldrb	r2, [r7, #5]
 800c616:	693b      	ldr	r3, [r7, #16]
 800c618:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800c61c:	1d3b      	adds	r3, r7, #4
 800c61e:	781a      	ldrb	r2, [r3, #0]
 800c620:	693b      	ldr	r3, [r7, #16]
 800c622:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800c626:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c62a:	693b      	ldr	r3, [r7, #16]
 800c62c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800c630:	f107 0320 	add.w	r3, r7, #32
 800c634:	781a      	ldrb	r2, [r3, #0]
 800c636:	693b      	ldr	r3, [r7, #16]
 800c638:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c63c:	693b      	ldr	r3, [r7, #16]
 800c63e:	2201      	movs	r2, #1
 800c640:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	2202      	movs	r2, #2
 800c648:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	683a      	ldr	r2, [r7, #0]
 800c650:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800c654:	2301      	movs	r3, #1
 800c656:	75fb      	strb	r3, [r7, #23]
    break;
 800c658:	e007      	b.n	800c66a <USBH_MSC_SCSI_Read+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800c65a:	7afb      	ldrb	r3, [r7, #11]
 800c65c:	4619      	mov	r1, r3
 800c65e:	68f8      	ldr	r0, [r7, #12]
 800c660:	f7ff fb14 	bl	800bc8c <USBH_MSC_BOT_Process>
 800c664:	4603      	mov	r3, r0
 800c666:	75fb      	strb	r3, [r7, #23]
    break;
 800c668:	bf00      	nop
  }

  return error;
 800c66a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3718      	adds	r7, #24
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}

0800c674 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b084      	sub	sp, #16
 800c678:	af00      	add	r7, sp, #0
 800c67a:	60f8      	str	r0, [r7, #12]
 800c67c:	60b9      	str	r1, [r7, #8]
 800c67e:	4613      	mov	r3, r2
 800c680:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d101      	bne.n	800c68c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800c688:	2302      	movs	r3, #2
 800c68a:	e019      	b.n	800c6c0 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	79fa      	ldrb	r2, [r7, #7]
 800c690:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	2200      	movs	r2, #0
 800c698:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800c6a4:	68f8      	ldr	r0, [r7, #12]
 800c6a6:	f000 f80f 	bl	800c6c8 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800c6aa:	68bb      	ldr	r3, [r7, #8]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d003      	beq.n	800c6b8 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	68ba      	ldr	r2, [r7, #8]
 800c6b4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#endif
  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
#endif

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800c6b8:	68f8      	ldr	r0, [r7, #12]
 800c6ba:	f001 fe53 	bl	800e364 <USBH_LL_Init>
  return USBH_OK;
 800c6be:	2300      	movs	r3, #0
}
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	3710      	adds	r7, #16
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bd80      	pop	{r7, pc}

0800c6c8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800c6c8:	b480      	push	{r7}
 800c6ca:	b085      	sub	sp, #20
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800c6d4:	e008      	b.n	800c6e8 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	68fa      	ldr	r2, [r7, #12]
 800c6da:	32e0      	adds	r2, #224	; 0xe0
 800c6dc:	2100      	movs	r1, #0
 800c6de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	3301      	adds	r3, #1
 800c6e6:	60fb      	str	r3, [r7, #12]
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	2b0e      	cmp	r3, #14
 800c6ec:	d9f3      	bls.n	800c6d6 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	60fb      	str	r3, [r7, #12]
 800c6f2:	e009      	b.n	800c708 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800c6f4:	687a      	ldr	r2, [r7, #4]
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	4413      	add	r3, r2
 800c6fa:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c6fe:	2200      	movs	r2, #0
 800c700:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	3301      	adds	r3, #1
 800c706:	60fb      	str	r3, [r7, #12]
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c70e:	d3f1      	bcc.n	800c6f4 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2200      	movs	r2, #0
 800c714:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2200      	movs	r2, #0
 800c71a:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2201      	movs	r2, #1
 800c720:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2200      	movs	r2, #0
 800c726:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2201      	movs	r2, #1
 800c72e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2240      	movs	r2, #64	; 0x40
 800c734:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2200      	movs	r2, #0
 800c73a:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2200      	movs	r2, #0
 800c740:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	2201      	movs	r2, #1
 800c748:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800c74c:	2300      	movs	r3, #0
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3714      	adds	r7, #20
 800c752:	46bd      	mov	sp, r7
 800c754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c758:	4770      	bx	lr

0800c75a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800c75a:	b480      	push	{r7}
 800c75c:	b085      	sub	sp, #20
 800c75e:	af00      	add	r7, sp, #0
 800c760:	6078      	str	r0, [r7, #4]
 800c762:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800c764:	2300      	movs	r3, #0
 800c766:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d017      	beq.n	800c79e <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c774:	2b00      	cmp	r3, #0
 800c776:	d10f      	bne.n	800c798 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c77e:	1c59      	adds	r1, r3, #1
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800c786:	687a      	ldr	r2, [r7, #4]
 800c788:	33dc      	adds	r3, #220	; 0xdc
 800c78a:	009b      	lsls	r3, r3, #2
 800c78c:	4413      	add	r3, r2
 800c78e:	683a      	ldr	r2, [r7, #0]
 800c790:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800c792:	2300      	movs	r3, #0
 800c794:	73fb      	strb	r3, [r7, #15]
 800c796:	e004      	b.n	800c7a2 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800c798:	2302      	movs	r3, #2
 800c79a:	73fb      	strb	r3, [r7, #15]
 800c79c:	e001      	b.n	800c7a2 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800c79e:	2302      	movs	r3, #2
 800c7a0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c7a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	3714      	adds	r7, #20
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ae:	4770      	bx	lr

0800c7b0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b085      	sub	sp, #20
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
 800c7b8:	460b      	mov	r3, r1
 800c7ba:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800c7bc:	2300      	movs	r3, #0
 800c7be:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800c7c6:	78fa      	ldrb	r2, [r7, #3]
 800c7c8:	429a      	cmp	r2, r3
 800c7ca:	d204      	bcs.n	800c7d6 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	78fa      	ldrb	r2, [r7, #3]
 800c7d0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800c7d4:	e001      	b.n	800c7da <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800c7d6:	2302      	movs	r3, #2
 800c7d8:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800c7da:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7dc:	4618      	mov	r0, r3
 800c7de:	3714      	adds	r7, #20
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e6:	4770      	bx	lr

0800c7e8 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b087      	sub	sp, #28
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
 800c7f0:	4608      	mov	r0, r1
 800c7f2:	4611      	mov	r1, r2
 800c7f4:	461a      	mov	r2, r3
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	70fb      	strb	r3, [r7, #3]
 800c7fa:	460b      	mov	r3, r1
 800c7fc:	70bb      	strb	r3, [r7, #2]
 800c7fe:	4613      	mov	r3, r2
 800c800:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800c802:	2300      	movs	r3, #0
 800c804:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800c806:	2300      	movs	r3, #0
 800c808:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800c810:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c812:	e025      	b.n	800c860 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800c814:	7dfb      	ldrb	r3, [r7, #23]
 800c816:	221a      	movs	r2, #26
 800c818:	fb02 f303 	mul.w	r3, r2, r3
 800c81c:	3308      	adds	r3, #8
 800c81e:	68fa      	ldr	r2, [r7, #12]
 800c820:	4413      	add	r3, r2
 800c822:	3302      	adds	r3, #2
 800c824:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800c826:	693b      	ldr	r3, [r7, #16]
 800c828:	795b      	ldrb	r3, [r3, #5]
 800c82a:	78fa      	ldrb	r2, [r7, #3]
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d002      	beq.n	800c836 <USBH_FindInterface+0x4e>
 800c830:	78fb      	ldrb	r3, [r7, #3]
 800c832:	2bff      	cmp	r3, #255	; 0xff
 800c834:	d111      	bne.n	800c85a <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800c836:	693b      	ldr	r3, [r7, #16]
 800c838:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800c83a:	78ba      	ldrb	r2, [r7, #2]
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d002      	beq.n	800c846 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800c840:	78bb      	ldrb	r3, [r7, #2]
 800c842:	2bff      	cmp	r3, #255	; 0xff
 800c844:	d109      	bne.n	800c85a <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800c84a:	787a      	ldrb	r2, [r7, #1]
 800c84c:	429a      	cmp	r2, r3
 800c84e:	d002      	beq.n	800c856 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c850:	787b      	ldrb	r3, [r7, #1]
 800c852:	2bff      	cmp	r3, #255	; 0xff
 800c854:	d101      	bne.n	800c85a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800c856:	7dfb      	ldrb	r3, [r7, #23]
 800c858:	e006      	b.n	800c868 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800c85a:	7dfb      	ldrb	r3, [r7, #23]
 800c85c:	3301      	adds	r3, #1
 800c85e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c860:	7dfb      	ldrb	r3, [r7, #23]
 800c862:	2b01      	cmp	r3, #1
 800c864:	d9d6      	bls.n	800c814 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800c866:	23ff      	movs	r3, #255	; 0xff
}
 800c868:	4618      	mov	r0, r3
 800c86a:	371c      	adds	r7, #28
 800c86c:	46bd      	mov	sp, r7
 800c86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c872:	4770      	bx	lr

0800c874 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b082      	sub	sp, #8
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800c87c:	6878      	ldr	r0, [r7, #4]
 800c87e:	f001 fdb1 	bl	800e3e4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800c882:	2101      	movs	r1, #1
 800c884:	6878      	ldr	r0, [r7, #4]
 800c886:	f001 fefc 	bl	800e682 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800c88a:	2300      	movs	r3, #0
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3708      	adds	r7, #8
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}

0800c894 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800c894:	b480      	push	{r7}
 800c896:	b083      	sub	sp, #12
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
 800c89c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	683a      	ldr	r2, [r7, #0]
 800c8a2:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800c8a6:	bf00      	nop
 800c8a8:	370c      	adds	r7, #12
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b0:	4770      	bx	lr

0800c8b2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800c8b2:	b580      	push	{r7, lr}
 800c8b4:	b082      	sub	sp, #8
 800c8b6:	af00      	add	r7, sp, #0
 800c8b8:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c8c0:	1c5a      	adds	r2, r3, #1
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f000 f804 	bl	800c8d6 <USBH_HandleSof>
}
 800c8ce:	bf00      	nop
 800c8d0:	3708      	adds	r7, #8
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}

0800c8d6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800c8d6:	b580      	push	{r7, lr}
 800c8d8:	b082      	sub	sp, #8
 800c8da:	af00      	add	r7, sp, #0
 800c8dc:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	781b      	ldrb	r3, [r3, #0]
 800c8e2:	b2db      	uxtb	r3, r3
 800c8e4:	2b0b      	cmp	r3, #11
 800c8e6:	d10a      	bne.n	800c8fe <USBH_HandleSof+0x28>
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d005      	beq.n	800c8fe <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c8f8:	699b      	ldr	r3, [r3, #24]
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	4798      	blx	r3
  }
}
 800c8fe:	bf00      	nop
 800c900:	3708      	adds	r7, #8
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}

0800c906 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800c906:	b480      	push	{r7}
 800c908:	b083      	sub	sp, #12
 800c90a:	af00      	add	r7, sp, #0
 800c90c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2201      	movs	r2, #1
 800c912:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800c916:	bf00      	nop
}
 800c918:	370c      	adds	r7, #12
 800c91a:	46bd      	mov	sp, r7
 800c91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c920:	4770      	bx	lr

0800c922 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800c922:	b480      	push	{r7}
 800c924:	b083      	sub	sp, #12
 800c926:	af00      	add	r7, sp, #0
 800c928:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2200      	movs	r2, #0
 800c92e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800c932:	bf00      	nop
}
 800c934:	370c      	adds	r7, #12
 800c936:	46bd      	mov	sp, r7
 800c938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93c:	4770      	bx	lr

0800c93e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800c93e:	b580      	push	{r7, lr}
 800c940:	b082      	sub	sp, #8
 800c942:	af00      	add	r7, sp, #0
 800c944:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	781b      	ldrb	r3, [r3, #0]
 800c94a:	b2db      	uxtb	r3, r3
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d10f      	bne.n	800c970 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	2201      	movs	r2, #1
 800c954:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d00e      	beq.n	800c980 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c968:	2104      	movs	r1, #4
 800c96a:	6878      	ldr	r0, [r7, #4]
 800c96c:	4798      	blx	r3
 800c96e:	e007      	b.n	800c980 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c976:	2b01      	cmp	r3, #1
 800c978:	d102      	bne.n	800c980 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	2202      	movs	r2, #2
 800c97e:	701a      	strb	r2, [r3, #0]
  }
#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800c980:	2300      	movs	r3, #0
}
 800c982:	4618      	mov	r0, r3
 800c984:	3708      	adds	r7, #8
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}

0800c98a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800c98a:	b580      	push	{r7, lr}
 800c98c:	b082      	sub	sp, #8
 800c98e:	af00      	add	r7, sp, #0
 800c990:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800c992:	6878      	ldr	r0, [r7, #4]
 800c994:	f001 fd58 	bl	800e448 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	791b      	ldrb	r3, [r3, #4]
 800c99c:	4619      	mov	r1, r3
 800c99e:	6878      	ldr	r0, [r7, #4]
 800c9a0:	f000 fae5 	bl	800cf6e <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	795b      	ldrb	r3, [r3, #5]
 800c9a8:	4619      	mov	r1, r3
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f000 fadf 	bl	800cf6e <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d005      	beq.n	800c9ce <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c9c8:	2105      	movs	r1, #5
 800c9ca:	6878      	ldr	r0, [r7, #4]
 800c9cc:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800c9ce:	6878      	ldr	r0, [r7, #4]
 800c9d0:	f001 fd08 	bl	800e3e4 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2203      	movs	r2, #3
 800c9d8:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800c9da:	2300      	movs	r3, #0
}
 800c9dc:	4618      	mov	r0, r3
 800c9de:	3708      	adds	r7, #8
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bd80      	pop	{r7, pc}

0800c9e4 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b082      	sub	sp, #8
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
 800c9ec:	460b      	mov	r3, r1
 800c9ee:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	789b      	ldrb	r3, [r3, #2]
 800c9f4:	2b01      	cmp	r3, #1
 800c9f6:	d10f      	bne.n	800ca18 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	2202      	movs	r2, #2
 800c9fc:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2201      	movs	r2, #1
 800ca02:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2200      	movs	r2, #0
 800ca08:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ca0a:	78fb      	ldrb	r3, [r7, #3]
 800ca0c:	b29a      	uxth	r2, r3
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2200      	movs	r2, #0
 800ca16:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800ca18:	2200      	movs	r2, #0
 800ca1a:	2100      	movs	r1, #0
 800ca1c:	6878      	ldr	r0, [r7, #4]
 800ca1e:	f000 f805 	bl	800ca2c <USBH_CtlReq>
 800ca22:	4603      	mov	r3, r0
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3708      	adds	r7, #8
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}

0800ca2c <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b086      	sub	sp, #24
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	60f8      	str	r0, [r7, #12]
 800ca34:	60b9      	str	r1, [r7, #8]
 800ca36:	4613      	mov	r3, r2
 800ca38:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	789b      	ldrb	r3, [r3, #2]
 800ca42:	2b01      	cmp	r3, #1
 800ca44:	d002      	beq.n	800ca4c <USBH_CtlReq+0x20>
 800ca46:	2b02      	cmp	r3, #2
 800ca48:	d00f      	beq.n	800ca6a <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800ca4a:	e034      	b.n	800cab6 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	68ba      	ldr	r2, [r7, #8]
 800ca50:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	88fa      	ldrh	r2, [r7, #6]
 800ca56:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	2202      	movs	r2, #2
 800ca62:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800ca64:	2301      	movs	r3, #1
 800ca66:	75fb      	strb	r3, [r7, #23]
    break;
 800ca68:	e025      	b.n	800cab6 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800ca6a:	68f8      	ldr	r0, [r7, #12]
 800ca6c:	f000 f828 	bl	800cac0 <USBH_HandleControl>
 800ca70:	4603      	mov	r3, r0
 800ca72:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800ca74:	7dfb      	ldrb	r3, [r7, #23]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d108      	bne.n	800ca8c <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	2200      	movs	r2, #0
 800ca84:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800ca86:	2300      	movs	r3, #0
 800ca88:	75fb      	strb	r3, [r7, #23]
    break;
 800ca8a:	e013      	b.n	800cab4 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800ca8c:	7dfb      	ldrb	r3, [r7, #23]
 800ca8e:	2b03      	cmp	r3, #3
 800ca90:	d108      	bne.n	800caa4 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	2201      	movs	r2, #1
 800ca96:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800ca9e:	2303      	movs	r3, #3
 800caa0:	75fb      	strb	r3, [r7, #23]
    break;
 800caa2:	e007      	b.n	800cab4 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800caa4:	7dfb      	ldrb	r3, [r7, #23]
 800caa6:	2b02      	cmp	r3, #2
 800caa8:	d104      	bne.n	800cab4 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	2201      	movs	r2, #1
 800caae:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800cab0:	2302      	movs	r3, #2
 800cab2:	75fb      	strb	r3, [r7, #23]
    break;
 800cab4:	bf00      	nop
  }
  return status;
 800cab6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cab8:	4618      	mov	r0, r3
 800caba:	3718      	adds	r7, #24
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bd80      	pop	{r7, pc}

0800cac0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b086      	sub	sp, #24
 800cac4:	af02      	add	r7, sp, #8
 800cac6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800cac8:	2301      	movs	r3, #1
 800caca:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800cacc:	2300      	movs	r3, #0
 800cace:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	7e1b      	ldrb	r3, [r3, #24]
 800cad4:	3b01      	subs	r3, #1
 800cad6:	2b0a      	cmp	r3, #10
 800cad8:	f200 814c 	bhi.w	800cd74 <USBH_HandleControl+0x2b4>
 800cadc:	a201      	add	r2, pc, #4	; (adr r2, 800cae4 <USBH_HandleControl+0x24>)
 800cade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cae2:	bf00      	nop
 800cae4:	0800cb11 	.word	0x0800cb11
 800cae8:	0800cb2b 	.word	0x0800cb2b
 800caec:	0800cb95 	.word	0x0800cb95
 800caf0:	0800cbbb 	.word	0x0800cbbb
 800caf4:	0800cbf3 	.word	0x0800cbf3
 800caf8:	0800cc1f 	.word	0x0800cc1f
 800cafc:	0800cc71 	.word	0x0800cc71
 800cb00:	0800cc93 	.word	0x0800cc93
 800cb04:	0800cccf 	.word	0x0800cccf
 800cb08:	0800ccf7 	.word	0x0800ccf7
 800cb0c:	0800cd35 	.word	0x0800cd35
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	f103 0110 	add.w	r1, r3, #16
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	795b      	ldrb	r3, [r3, #5]
 800cb1a:	461a      	mov	r2, r3
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	f000 f939 	bl	800cd94 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	2202      	movs	r2, #2
 800cb26:	761a      	strb	r2, [r3, #24]
    break;
 800cb28:	e12f      	b.n	800cd8a <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	795b      	ldrb	r3, [r3, #5]
 800cb2e:	4619      	mov	r1, r3
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	f001 fd93 	bl	800e65c <USBH_LL_GetURBState>
 800cb36:	4603      	mov	r3, r0
 800cb38:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800cb3a:	7bbb      	ldrb	r3, [r7, #14]
 800cb3c:	2b01      	cmp	r3, #1
 800cb3e:	d11e      	bne.n	800cb7e <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	7c1b      	ldrb	r3, [r3, #16]
 800cb44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cb48:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	8adb      	ldrh	r3, [r3, #22]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d00a      	beq.n	800cb68 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800cb52:	7b7b      	ldrb	r3, [r7, #13]
 800cb54:	2b80      	cmp	r3, #128	; 0x80
 800cb56:	d103      	bne.n	800cb60 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2203      	movs	r2, #3
 800cb5c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut (phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800cb5e:	e10b      	b.n	800cd78 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2205      	movs	r2, #5
 800cb64:	761a      	strb	r2, [r3, #24]
    break;
 800cb66:	e107      	b.n	800cd78 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800cb68:	7b7b      	ldrb	r3, [r7, #13]
 800cb6a:	2b80      	cmp	r3, #128	; 0x80
 800cb6c:	d103      	bne.n	800cb76 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2209      	movs	r2, #9
 800cb72:	761a      	strb	r2, [r3, #24]
    break;
 800cb74:	e100      	b.n	800cd78 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	2207      	movs	r2, #7
 800cb7a:	761a      	strb	r2, [r3, #24]
    break;
 800cb7c:	e0fc      	b.n	800cd78 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800cb7e:	7bbb      	ldrb	r3, [r7, #14]
 800cb80:	2b04      	cmp	r3, #4
 800cb82:	d003      	beq.n	800cb8c <USBH_HandleControl+0xcc>
 800cb84:	7bbb      	ldrb	r3, [r7, #14]
 800cb86:	2b02      	cmp	r3, #2
 800cb88:	f040 80f6 	bne.w	800cd78 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	220b      	movs	r2, #11
 800cb90:	761a      	strb	r2, [r3, #24]
    break;
 800cb92:	e0f1      	b.n	800cd78 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cb9a:	b29a      	uxth	r2, r3
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	6899      	ldr	r1, [r3, #8]
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	899a      	ldrh	r2, [r3, #12]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	791b      	ldrb	r3, [r3, #4]
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f000 f930 	bl	800ce12 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	2204      	movs	r2, #4
 800cbb6:	761a      	strb	r2, [r3, #24]
    break;
 800cbb8:	e0e7      	b.n	800cd8a <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	791b      	ldrb	r3, [r3, #4]
 800cbbe:	4619      	mov	r1, r3
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f001 fd4b 	bl	800e65c <USBH_LL_GetURBState>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800cbca:	7bbb      	ldrb	r3, [r7, #14]
 800cbcc:	2b01      	cmp	r3, #1
 800cbce:	d102      	bne.n	800cbd6 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2209      	movs	r2, #9
 800cbd4:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800cbd6:	7bbb      	ldrb	r3, [r7, #14]
 800cbd8:	2b05      	cmp	r3, #5
 800cbda:	d102      	bne.n	800cbe2 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800cbdc:	2303      	movs	r3, #3
 800cbde:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800cbe0:	e0cc      	b.n	800cd7c <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800cbe2:	7bbb      	ldrb	r3, [r7, #14]
 800cbe4:	2b04      	cmp	r3, #4
 800cbe6:	f040 80c9 	bne.w	800cd7c <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	220b      	movs	r2, #11
 800cbee:	761a      	strb	r2, [r3, #24]
    break;
 800cbf0:	e0c4      	b.n	800cd7c <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	6899      	ldr	r1, [r3, #8]
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	899a      	ldrh	r2, [r3, #12]
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	7958      	ldrb	r0, [r3, #5]
 800cbfe:	2301      	movs	r3, #1
 800cc00:	9300      	str	r3, [sp, #0]
 800cc02:	4603      	mov	r3, r0
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f000 f8df 	bl	800cdc8 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cc10:	b29a      	uxth	r2, r3
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	2206      	movs	r2, #6
 800cc1a:	761a      	strb	r2, [r3, #24]
    break;
 800cc1c:	e0b5      	b.n	800cd8a <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	795b      	ldrb	r3, [r3, #5]
 800cc22:	4619      	mov	r1, r3
 800cc24:	6878      	ldr	r0, [r7, #4]
 800cc26:	f001 fd19 	bl	800e65c <USBH_LL_GetURBState>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800cc2e:	7bbb      	ldrb	r3, [r7, #14]
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	d103      	bne.n	800cc3c <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2207      	movs	r2, #7
 800cc38:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800cc3a:	e0a1      	b.n	800cd80 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800cc3c:	7bbb      	ldrb	r3, [r7, #14]
 800cc3e:	2b05      	cmp	r3, #5
 800cc40:	d105      	bne.n	800cc4e <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	220c      	movs	r2, #12
 800cc46:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800cc48:	2303      	movs	r3, #3
 800cc4a:	73fb      	strb	r3, [r7, #15]
    break;
 800cc4c:	e098      	b.n	800cd80 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800cc4e:	7bbb      	ldrb	r3, [r7, #14]
 800cc50:	2b02      	cmp	r3, #2
 800cc52:	d103      	bne.n	800cc5c <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2205      	movs	r2, #5
 800cc58:	761a      	strb	r2, [r3, #24]
    break;
 800cc5a:	e091      	b.n	800cd80 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800cc5c:	7bbb      	ldrb	r3, [r7, #14]
 800cc5e:	2b04      	cmp	r3, #4
 800cc60:	f040 808e 	bne.w	800cd80 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	220b      	movs	r2, #11
 800cc68:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800cc6a:	2302      	movs	r3, #2
 800cc6c:	73fb      	strb	r3, [r7, #15]
    break;
 800cc6e:	e087      	b.n	800cd80 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	791b      	ldrb	r3, [r3, #4]
 800cc74:	2200      	movs	r2, #0
 800cc76:	2100      	movs	r1, #0
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f000 f8ca 	bl	800ce12 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cc84:	b29a      	uxth	r2, r3
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2208      	movs	r2, #8
 800cc8e:	761a      	strb	r2, [r3, #24]

    break;
 800cc90:	e07b      	b.n	800cd8a <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	791b      	ldrb	r3, [r3, #4]
 800cc96:	4619      	mov	r1, r3
 800cc98:	6878      	ldr	r0, [r7, #4]
 800cc9a:	f001 fcdf 	bl	800e65c <USBH_LL_GetURBState>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800cca2:	7bbb      	ldrb	r3, [r7, #14]
 800cca4:	2b01      	cmp	r3, #1
 800cca6:	d105      	bne.n	800ccb4 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	220d      	movs	r2, #13
 800ccac:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800ccb2:	e067      	b.n	800cd84 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800ccb4:	7bbb      	ldrb	r3, [r7, #14]
 800ccb6:	2b04      	cmp	r3, #4
 800ccb8:	d103      	bne.n	800ccc2 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	220b      	movs	r2, #11
 800ccbe:	761a      	strb	r2, [r3, #24]
    break;
 800ccc0:	e060      	b.n	800cd84 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800ccc2:	7bbb      	ldrb	r3, [r7, #14]
 800ccc4:	2b05      	cmp	r3, #5
 800ccc6:	d15d      	bne.n	800cd84 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800ccc8:	2303      	movs	r3, #3
 800ccca:	73fb      	strb	r3, [r7, #15]
    break;
 800cccc:	e05a      	b.n	800cd84 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	795a      	ldrb	r2, [r3, #5]
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	9300      	str	r3, [sp, #0]
 800ccd6:	4613      	mov	r3, r2
 800ccd8:	2200      	movs	r2, #0
 800ccda:	2100      	movs	r1, #0
 800ccdc:	6878      	ldr	r0, [r7, #4]
 800ccde:	f000 f873 	bl	800cdc8 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cce8:	b29a      	uxth	r2, r3
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	220a      	movs	r2, #10
 800ccf2:	761a      	strb	r2, [r3, #24]
    break;
 800ccf4:	e049      	b.n	800cd8a <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	795b      	ldrb	r3, [r3, #5]
 800ccfa:	4619      	mov	r1, r3
 800ccfc:	6878      	ldr	r0, [r7, #4]
 800ccfe:	f001 fcad 	bl	800e65c <USBH_LL_GetURBState>
 800cd02:	4603      	mov	r3, r0
 800cd04:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800cd06:	7bbb      	ldrb	r3, [r7, #14]
 800cd08:	2b01      	cmp	r3, #1
 800cd0a:	d105      	bne.n	800cd18 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	220d      	movs	r2, #13
 800cd14:	761a      	strb	r2, [r3, #24]
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }

    }
    break;
 800cd16:	e037      	b.n	800cd88 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800cd18:	7bbb      	ldrb	r3, [r7, #14]
 800cd1a:	2b02      	cmp	r3, #2
 800cd1c:	d103      	bne.n	800cd26 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2209      	movs	r2, #9
 800cd22:	761a      	strb	r2, [r3, #24]
    break;
 800cd24:	e030      	b.n	800cd88 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800cd26:	7bbb      	ldrb	r3, [r7, #14]
 800cd28:	2b04      	cmp	r3, #4
 800cd2a:	d12d      	bne.n	800cd88 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	220b      	movs	r2, #11
 800cd30:	761a      	strb	r2, [r3, #24]
    break;
 800cd32:	e029      	b.n	800cd88 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	7e5b      	ldrb	r3, [r3, #25]
 800cd38:	3301      	adds	r3, #1
 800cd3a:	b2da      	uxtb	r2, r3
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	765a      	strb	r2, [r3, #25]
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	7e5b      	ldrb	r3, [r3, #25]
 800cd44:	2b02      	cmp	r3, #2
 800cd46:	d809      	bhi.n	800cd5c <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f001 fb7d 	bl	800e448 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2201      	movs	r2, #1
 800cd52:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2201      	movs	r2, #1
 800cd58:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800cd5a:	e016      	b.n	800cd8a <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800cd62:	2106      	movs	r1, #6
 800cd64:	6878      	ldr	r0, [r7, #4]
 800cd66:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800cd6e:	2302      	movs	r3, #2
 800cd70:	73fb      	strb	r3, [r7, #15]
    break;
 800cd72:	e00a      	b.n	800cd8a <USBH_HandleControl+0x2ca>

  default:
    break;
 800cd74:	bf00      	nop
 800cd76:	e008      	b.n	800cd8a <USBH_HandleControl+0x2ca>
    break;
 800cd78:	bf00      	nop
 800cd7a:	e006      	b.n	800cd8a <USBH_HandleControl+0x2ca>
    break;
 800cd7c:	bf00      	nop
 800cd7e:	e004      	b.n	800cd8a <USBH_HandleControl+0x2ca>
    break;
 800cd80:	bf00      	nop
 800cd82:	e002      	b.n	800cd8a <USBH_HandleControl+0x2ca>
    break;
 800cd84:	bf00      	nop
 800cd86:	e000      	b.n	800cd8a <USBH_HandleControl+0x2ca>
    break;
 800cd88:	bf00      	nop
  }
  return status;
 800cd8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	3710      	adds	r7, #16
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}

0800cd94 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b088      	sub	sp, #32
 800cd98:	af04      	add	r7, sp, #16
 800cd9a:	60f8      	str	r0, [r7, #12]
 800cd9c:	60b9      	str	r1, [r7, #8]
 800cd9e:	4613      	mov	r3, r2
 800cda0:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800cda2:	79f9      	ldrb	r1, [r7, #7]
 800cda4:	2300      	movs	r3, #0
 800cda6:	9303      	str	r3, [sp, #12]
 800cda8:	2308      	movs	r3, #8
 800cdaa:	9302      	str	r3, [sp, #8]
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	9301      	str	r3, [sp, #4]
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	9300      	str	r3, [sp, #0]
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	68f8      	ldr	r0, [r7, #12]
 800cdba:	f001 fc07 	bl	800e5cc <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800cdbe:	2300      	movs	r3, #0
}
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	3710      	adds	r7, #16
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	bd80      	pop	{r7, pc}

0800cdc8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b088      	sub	sp, #32
 800cdcc:	af04      	add	r7, sp, #16
 800cdce:	60f8      	str	r0, [r7, #12]
 800cdd0:	60b9      	str	r1, [r7, #8]
 800cdd2:	4611      	mov	r1, r2
 800cdd4:	461a      	mov	r2, r3
 800cdd6:	460b      	mov	r3, r1
 800cdd8:	80fb      	strh	r3, [r7, #6]
 800cdda:	4613      	mov	r3, r2
 800cddc:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d001      	beq.n	800cdec <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cde8:	2300      	movs	r3, #0
 800cdea:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800cdec:	7979      	ldrb	r1, [r7, #5]
 800cdee:	7e3b      	ldrb	r3, [r7, #24]
 800cdf0:	9303      	str	r3, [sp, #12]
 800cdf2:	88fb      	ldrh	r3, [r7, #6]
 800cdf4:	9302      	str	r3, [sp, #8]
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	9301      	str	r3, [sp, #4]
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	9300      	str	r3, [sp, #0]
 800cdfe:	2300      	movs	r3, #0
 800ce00:	2200      	movs	r2, #0
 800ce02:	68f8      	ldr	r0, [r7, #12]
 800ce04:	f001 fbe2 	bl	800e5cc <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800ce08:	2300      	movs	r3, #0
}
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	3710      	adds	r7, #16
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	bd80      	pop	{r7, pc}

0800ce12 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800ce12:	b580      	push	{r7, lr}
 800ce14:	b088      	sub	sp, #32
 800ce16:	af04      	add	r7, sp, #16
 800ce18:	60f8      	str	r0, [r7, #12]
 800ce1a:	60b9      	str	r1, [r7, #8]
 800ce1c:	4611      	mov	r1, r2
 800ce1e:	461a      	mov	r2, r3
 800ce20:	460b      	mov	r3, r1
 800ce22:	80fb      	strh	r3, [r7, #6]
 800ce24:	4613      	mov	r3, r2
 800ce26:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ce28:	7979      	ldrb	r1, [r7, #5]
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	9303      	str	r3, [sp, #12]
 800ce2e:	88fb      	ldrh	r3, [r7, #6]
 800ce30:	9302      	str	r3, [sp, #8]
 800ce32:	68bb      	ldr	r3, [r7, #8]
 800ce34:	9301      	str	r3, [sp, #4]
 800ce36:	2301      	movs	r3, #1
 800ce38:	9300      	str	r3, [sp, #0]
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	2201      	movs	r2, #1
 800ce3e:	68f8      	ldr	r0, [r7, #12]
 800ce40:	f001 fbc4 	bl	800e5cc <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ce44:	2300      	movs	r3, #0

}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3710      	adds	r7, #16
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	bd80      	pop	{r7, pc}

0800ce4e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800ce4e:	b580      	push	{r7, lr}
 800ce50:	b088      	sub	sp, #32
 800ce52:	af04      	add	r7, sp, #16
 800ce54:	60f8      	str	r0, [r7, #12]
 800ce56:	60b9      	str	r1, [r7, #8]
 800ce58:	4611      	mov	r1, r2
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	460b      	mov	r3, r1
 800ce5e:	80fb      	strh	r3, [r7, #6]
 800ce60:	4613      	mov	r3, r2
 800ce62:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d001      	beq.n	800ce72 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ce6e:	2300      	movs	r3, #0
 800ce70:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ce72:	7979      	ldrb	r1, [r7, #5]
 800ce74:	7e3b      	ldrb	r3, [r7, #24]
 800ce76:	9303      	str	r3, [sp, #12]
 800ce78:	88fb      	ldrh	r3, [r7, #6]
 800ce7a:	9302      	str	r3, [sp, #8]
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	9301      	str	r3, [sp, #4]
 800ce80:	2301      	movs	r3, #1
 800ce82:	9300      	str	r3, [sp, #0]
 800ce84:	2302      	movs	r3, #2
 800ce86:	2200      	movs	r2, #0
 800ce88:	68f8      	ldr	r0, [r7, #12]
 800ce8a:	f001 fb9f 	bl	800e5cc <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ce8e:	2300      	movs	r3, #0
}
 800ce90:	4618      	mov	r0, r3
 800ce92:	3710      	adds	r7, #16
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}

0800ce98 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b088      	sub	sp, #32
 800ce9c:	af04      	add	r7, sp, #16
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	60b9      	str	r1, [r7, #8]
 800cea2:	4611      	mov	r1, r2
 800cea4:	461a      	mov	r2, r3
 800cea6:	460b      	mov	r3, r1
 800cea8:	80fb      	strh	r3, [r7, #6]
 800ceaa:	4613      	mov	r3, r2
 800ceac:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ceae:	7979      	ldrb	r1, [r7, #5]
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	9303      	str	r3, [sp, #12]
 800ceb4:	88fb      	ldrh	r3, [r7, #6]
 800ceb6:	9302      	str	r3, [sp, #8]
 800ceb8:	68bb      	ldr	r3, [r7, #8]
 800ceba:	9301      	str	r3, [sp, #4]
 800cebc:	2301      	movs	r3, #1
 800cebe:	9300      	str	r3, [sp, #0]
 800cec0:	2302      	movs	r3, #2
 800cec2:	2201      	movs	r2, #1
 800cec4:	68f8      	ldr	r0, [r7, #12]
 800cec6:	f001 fb81 	bl	800e5cc <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ceca:	2300      	movs	r3, #0
}
 800cecc:	4618      	mov	r0, r3
 800cece:	3710      	adds	r7, #16
 800ced0:	46bd      	mov	sp, r7
 800ced2:	bd80      	pop	{r7, pc}

0800ced4 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800ced4:	b580      	push	{r7, lr}
 800ced6:	b086      	sub	sp, #24
 800ced8:	af04      	add	r7, sp, #16
 800ceda:	6078      	str	r0, [r7, #4]
 800cedc:	4608      	mov	r0, r1
 800cede:	4611      	mov	r1, r2
 800cee0:	461a      	mov	r2, r3
 800cee2:	4603      	mov	r3, r0
 800cee4:	70fb      	strb	r3, [r7, #3]
 800cee6:	460b      	mov	r3, r1
 800cee8:	70bb      	strb	r3, [r7, #2]
 800ceea:	4613      	mov	r3, r2
 800ceec:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800ceee:	7878      	ldrb	r0, [r7, #1]
 800cef0:	78ba      	ldrb	r2, [r7, #2]
 800cef2:	78f9      	ldrb	r1, [r7, #3]
 800cef4:	8b3b      	ldrh	r3, [r7, #24]
 800cef6:	9302      	str	r3, [sp, #8]
 800cef8:	7d3b      	ldrb	r3, [r7, #20]
 800cefa:	9301      	str	r3, [sp, #4]
 800cefc:	7c3b      	ldrb	r3, [r7, #16]
 800cefe:	9300      	str	r3, [sp, #0]
 800cf00:	4603      	mov	r3, r0
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f001 fae6 	bl	800e4d4 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800cf08:	2300      	movs	r3, #0

}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	3708      	adds	r7, #8
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bd80      	pop	{r7, pc}

0800cf12 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800cf12:	b580      	push	{r7, lr}
 800cf14:	b082      	sub	sp, #8
 800cf16:	af00      	add	r7, sp, #0
 800cf18:	6078      	str	r0, [r7, #4]
 800cf1a:	460b      	mov	r3, r1
 800cf1c:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800cf1e:	78fb      	ldrb	r3, [r7, #3]
 800cf20:	4619      	mov	r1, r3
 800cf22:	6878      	ldr	r0, [r7, #4]
 800cf24:	f001 fb1c 	bl	800e560 <USBH_LL_ClosePipe>

  return USBH_OK;
 800cf28:	2300      	movs	r3, #0

}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3708      	adds	r7, #8
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd80      	pop	{r7, pc}

0800cf32 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800cf32:	b580      	push	{r7, lr}
 800cf34:	b084      	sub	sp, #16
 800cf36:	af00      	add	r7, sp, #0
 800cf38:	6078      	str	r0, [r7, #4]
 800cf3a:	460b      	mov	r3, r1
 800cf3c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800cf3e:	6878      	ldr	r0, [r7, #4]
 800cf40:	f000 f831 	bl	800cfa6 <USBH_GetFreePipe>
 800cf44:	4603      	mov	r3, r0
 800cf46:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800cf48:	89fb      	ldrh	r3, [r7, #14]
 800cf4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cf4e:	4293      	cmp	r3, r2
 800cf50:	d007      	beq.n	800cf62 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800cf52:	89fa      	ldrh	r2, [r7, #14]
 800cf54:	78fb      	ldrb	r3, [r7, #3]
 800cf56:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	32e0      	adds	r2, #224	; 0xe0
 800cf5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800cf62:	89fb      	ldrh	r3, [r7, #14]
 800cf64:	b2db      	uxtb	r3, r3
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	3710      	adds	r7, #16
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bd80      	pop	{r7, pc}

0800cf6e <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800cf6e:	b480      	push	{r7}
 800cf70:	b083      	sub	sp, #12
 800cf72:	af00      	add	r7, sp, #0
 800cf74:	6078      	str	r0, [r7, #4]
 800cf76:	460b      	mov	r3, r1
 800cf78:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800cf7a:	78fb      	ldrb	r3, [r7, #3]
 800cf7c:	2b0a      	cmp	r3, #10
 800cf7e:	d80b      	bhi.n	800cf98 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800cf80:	78fa      	ldrb	r2, [r7, #3]
 800cf82:	78f9      	ldrb	r1, [r7, #3]
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	31e0      	adds	r1, #224	; 0xe0
 800cf88:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cf8c:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	32e0      	adds	r2, #224	; 0xe0
 800cf94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800cf98:	2300      	movs	r3, #0
}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	370c      	adds	r7, #12
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa4:	4770      	bx	lr

0800cfa6 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800cfa6:	b480      	push	{r7}
 800cfa8:	b085      	sub	sp, #20
 800cfaa:	af00      	add	r7, sp, #0
 800cfac:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	73fb      	strb	r3, [r7, #15]
 800cfb6:	e00e      	b.n	800cfd6 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800cfb8:	7bfa      	ldrb	r2, [r7, #15]
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	32e0      	adds	r2, #224	; 0xe0
 800cfbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfc2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d102      	bne.n	800cfd0 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800cfca:	7bfb      	ldrb	r3, [r7, #15]
 800cfcc:	b29b      	uxth	r3, r3
 800cfce:	e007      	b.n	800cfe0 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800cfd0:	7bfb      	ldrb	r3, [r7, #15]
 800cfd2:	3301      	adds	r3, #1
 800cfd4:	73fb      	strb	r3, [r7, #15]
 800cfd6:	7bfb      	ldrb	r3, [r7, #15]
 800cfd8:	2b0a      	cmp	r3, #10
 800cfda:	d9ed      	bls.n	800cfb8 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800cfdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800cfe0:	4618      	mov	r0, r3
 800cfe2:	3714      	adds	r7, #20
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfea:	4770      	bx	lr

0800cfec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800cfec:	b480      	push	{r7}
 800cfee:	b087      	sub	sp, #28
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	60f8      	str	r0, [r7, #12]
 800cff4:	60b9      	str	r1, [r7, #8]
 800cff6:	4613      	mov	r3, r2
 800cff8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800cffa:	2301      	movs	r3, #1
 800cffc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800cffe:	2300      	movs	r3, #0
 800d000:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d002:	4b1f      	ldr	r3, [pc, #124]	; (800d080 <FATFS_LinkDriverEx+0x94>)
 800d004:	7a5b      	ldrb	r3, [r3, #9]
 800d006:	b2db      	uxtb	r3, r3
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d131      	bne.n	800d070 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d00c:	4b1c      	ldr	r3, [pc, #112]	; (800d080 <FATFS_LinkDriverEx+0x94>)
 800d00e:	7a5b      	ldrb	r3, [r3, #9]
 800d010:	b2db      	uxtb	r3, r3
 800d012:	461a      	mov	r2, r3
 800d014:	4b1a      	ldr	r3, [pc, #104]	; (800d080 <FATFS_LinkDriverEx+0x94>)
 800d016:	2100      	movs	r1, #0
 800d018:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d01a:	4b19      	ldr	r3, [pc, #100]	; (800d080 <FATFS_LinkDriverEx+0x94>)
 800d01c:	7a5b      	ldrb	r3, [r3, #9]
 800d01e:	b2db      	uxtb	r3, r3
 800d020:	4a17      	ldr	r2, [pc, #92]	; (800d080 <FATFS_LinkDriverEx+0x94>)
 800d022:	009b      	lsls	r3, r3, #2
 800d024:	4413      	add	r3, r2
 800d026:	68fa      	ldr	r2, [r7, #12]
 800d028:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d02a:	4b15      	ldr	r3, [pc, #84]	; (800d080 <FATFS_LinkDriverEx+0x94>)
 800d02c:	7a5b      	ldrb	r3, [r3, #9]
 800d02e:	b2db      	uxtb	r3, r3
 800d030:	461a      	mov	r2, r3
 800d032:	4b13      	ldr	r3, [pc, #76]	; (800d080 <FATFS_LinkDriverEx+0x94>)
 800d034:	4413      	add	r3, r2
 800d036:	79fa      	ldrb	r2, [r7, #7]
 800d038:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d03a:	4b11      	ldr	r3, [pc, #68]	; (800d080 <FATFS_LinkDriverEx+0x94>)
 800d03c:	7a5b      	ldrb	r3, [r3, #9]
 800d03e:	b2db      	uxtb	r3, r3
 800d040:	1c5a      	adds	r2, r3, #1
 800d042:	b2d1      	uxtb	r1, r2
 800d044:	4a0e      	ldr	r2, [pc, #56]	; (800d080 <FATFS_LinkDriverEx+0x94>)
 800d046:	7251      	strb	r1, [r2, #9]
 800d048:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d04a:	7dbb      	ldrb	r3, [r7, #22]
 800d04c:	3330      	adds	r3, #48	; 0x30
 800d04e:	b2da      	uxtb	r2, r3
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d054:	68bb      	ldr	r3, [r7, #8]
 800d056:	3301      	adds	r3, #1
 800d058:	223a      	movs	r2, #58	; 0x3a
 800d05a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	3302      	adds	r3, #2
 800d060:	222f      	movs	r2, #47	; 0x2f
 800d062:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	3303      	adds	r3, #3
 800d068:	2200      	movs	r2, #0
 800d06a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d06c:	2300      	movs	r3, #0
 800d06e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d070:	7dfb      	ldrb	r3, [r7, #23]
}
 800d072:	4618      	mov	r0, r3
 800d074:	371c      	adds	r7, #28
 800d076:	46bd      	mov	sp, r7
 800d078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07c:	4770      	bx	lr
 800d07e:	bf00      	nop
 800d080:	2002060c 	.word	0x2002060c

0800d084 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b082      	sub	sp, #8
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
 800d08c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d08e:	2200      	movs	r2, #0
 800d090:	6839      	ldr	r1, [r7, #0]
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f7ff ffaa 	bl	800cfec <FATFS_LinkDriverEx>
 800d098:	4603      	mov	r3, r0
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3708      	adds	r7, #8
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	bd80      	pop	{r7, pc}
	...

0800d0a4 <Application_Init>:

#include "main.h"
#include "APDS9309.h"

void Application_Init(void)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b08e      	sub	sp, #56	; 0x38
 800d0a8:	af00      	add	r7, sp, #0

	/*--------------------------------
	 *Delay startup
	 *------------------------------*/
	HAL_Delay(100);
 800d0aa:	2064      	movs	r0, #100	; 0x64
 800d0ac:	f7f3 faaa 	bl	8000604 <HAL_Delay>
	//Configure peripherals
	/***************************************************************/

	//IO_App_Init();

	SPI_Test();
 800d0b0:	f003 fce4 	bl	8010a7c <SPI_Test>

	Init_M41T94rtc();
 800d0b4:	f002 fa90 	bl	800f5d8 <Init_M41T94rtc>

	DMA_Init();
 800d0b8:	f003 fa40 	bl	801053c <DMA_Init>

	// TODO  App_VisionModules_Init();

	//TODO  App_EventManager_Init();

	if(NV_RAM_SPI_Test() == SPI_OK)
 800d0bc:	f002 ff41 	bl	800ff42 <NV_RAM_SPI_Test>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d103      	bne.n	800d0ce <Application_Init+0x2a>
	{
		IC_Flags.RTC_OK = true;
 800d0c6:	4b20      	ldr	r3, [pc, #128]	; (800d148 <Application_Init+0xa4>)
 800d0c8:	2201      	movs	r2, #1
 800d0ca:	701a      	strb	r2, [r3, #0]
 800d0cc:	e002      	b.n	800d0d4 <Application_Init+0x30>
	}
	else
	{
		IC_Flags.RTC_OK = false;
 800d0ce:	4b1e      	ldr	r3, [pc, #120]	; (800d148 <Application_Init+0xa4>)
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	701a      	strb	r2, [r3, #0]
	}

	if(ADPS9309_Init() == APDS9309_OK)
 800d0d4:	f001 fcb8 	bl	800ea48 <ADPS9309_Init>
 800d0d8:	4603      	mov	r3, r0
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d103      	bne.n	800d0e6 <Application_Init+0x42>
	{
		IC_Flags.Light_Sensor_OK = true;
 800d0de:	4b1a      	ldr	r3, [pc, #104]	; (800d148 <Application_Init+0xa4>)
 800d0e0:	2201      	movs	r2, #1
 800d0e2:	705a      	strb	r2, [r3, #1]
 800d0e4:	e002      	b.n	800d0ec <Application_Init+0x48>
	}
	else
	{
		IC_Flags.Light_Sensor_OK = false;
 800d0e6:	4b18      	ldr	r3, [pc, #96]	; (800d148 <Application_Init+0xa4>)
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	705a      	strb	r2, [r3, #1]
	}

	/*===============================
	 * Initialise ACK flag
	 *==============================*/
	App_ACK_Init ();
 800d0ec:	f000 f870 	bl	800d1d0 <App_ACK_Init>

	//=== Initialise LCD ===
	LCD_Init();
 800d0f0:	f003 fc9a 	bl	8010a28 <LCD_Init>
	uint8_t NOR_STATUS = 0;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	char NOR_Msg[50] = {0};
 800d0fa:	1d3b      	adds	r3, r7, #4
 800d0fc:	2232      	movs	r2, #50	; 0x32
 800d0fe:	2100      	movs	r1, #0
 800d100:	4618      	mov	r0, r3
 800d102:	f006 fd6c 	bl	8013bde <memset>
	/****************************************************************/
	//Configure External NORFLASH Device
	/***************************************************************/
	S29GL01GS_Init(&NOR_STATUS, &NOR_Msg[0]);
 800d106:	1d3a      	adds	r2, r7, #4
 800d108:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800d10c:	4611      	mov	r1, r2
 800d10e:	4618      	mov	r0, r3
 800d110:	f002 ffc6 	bl	80100a0 <S29GL01GS_Init>

	if(NOR_STATUS == 0)
 800d114:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d103      	bne.n	800d124 <Application_Init+0x80>
	{
		IC_Flags.NOR_FLASH_OK = true;
 800d11c:	4b0a      	ldr	r3, [pc, #40]	; (800d148 <Application_Init+0xa4>)
 800d11e:	2201      	movs	r2, #1
 800d120:	709a      	strb	r2, [r3, #2]
 800d122:	e002      	b.n	800d12a <Application_Init+0x86>
	}
	else
	{
		IC_Flags.NOR_FLASH_OK = false;
 800d124:	4b08      	ldr	r3, [pc, #32]	; (800d148 <Application_Init+0xa4>)
 800d126:	2200      	movs	r2, #0
 800d128:	709a      	strb	r2, [r3, #2]
	}
//	S29GL01GS_Test();

	//=== SN65DSI83_Send_Settings();
	SN65DSI83_Send_Settings();
 800d12a:	f003 f93f 	bl	80103ac <SN65DSI83_Send_Settings>



	TIM3_Start();
 800d12e:	f003 fd19 	bl	8010b64 <TIM3_Start>

	// === Turn on Display ===
	BSP_LCD_DisplayOn();
 800d132:	f002 f82d 	bl	800f190 <BSP_LCD_DisplayOn>

	// === Clear Screen Black ===
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 800d136:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800d13a:	f001 fdcf 	bl	800ecdc <BSP_LCD_Clear>

	//	IO_Output_control(LCD_Power, On);
	//	IO_Output_control(LCD_BL, On);
}
 800d13e:	bf00      	nop
 800d140:	3738      	adds	r7, #56	; 0x38
 800d142:	46bd      	mov	sp, r7
 800d144:	bd80      	pop	{r7, pc}
 800d146:	bf00      	nop
 800d148:	20020e7c 	.word	0x20020e7c

0800d14c <TextToScreen>:
 * @param  BColor: 		Background Color
 * @param  Size: 		Size of text
 * @retval RGB pixel color
 */
void TextToScreen(int x, int y, char *textString ,uint8_t Mode, uint32_t FColor, uint32_t BColor, Text_SizeTypdef Size)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b084      	sub	sp, #16
 800d150:	af00      	add	r7, sp, #0
 800d152:	60f8      	str	r0, [r7, #12]
 800d154:	60b9      	str	r1, [r7, #8]
 800d156:	607a      	str	r2, [r7, #4]
 800d158:	70fb      	strb	r3, [r7, #3]
	BSP_LCD_SetBackColor(BColor);
 800d15a:	69f8      	ldr	r0, [r7, #28]
 800d15c:	f001 fd8a 	bl	800ec74 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(FColor);
 800d160:	69b8      	ldr	r0, [r7, #24]
 800d162:	f001 fd6d 	bl	800ec40 <BSP_LCD_SetTextColor>

	switch(Size)
 800d166:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d16a:	2b03      	cmp	r3, #3
 800d16c:	d81a      	bhi.n	800d1a4 <TextToScreen+0x58>
 800d16e:	a201      	add	r2, pc, #4	; (adr r2, 800d174 <TextToScreen+0x28>)
 800d170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d174:	0800d185 	.word	0x0800d185
 800d178:	0800d18d 	.word	0x0800d18d
 800d17c:	0800d195 	.word	0x0800d195
 800d180:	0800d19d 	.word	0x0800d19d
	{
	case Text_Extra_Small:

		BSP_LCD_SetFont(&Font12);
 800d184:	480e      	ldr	r0, [pc, #56]	; (800d1c0 <TextToScreen+0x74>)
 800d186:	f001 fd8f 	bl	800eca8 <BSP_LCD_SetFont>
		break;
 800d18a:	e00c      	b.n	800d1a6 <TextToScreen+0x5a>

	case Text_Small:

		BSP_LCD_SetFont(&Font16);
 800d18c:	480d      	ldr	r0, [pc, #52]	; (800d1c4 <TextToScreen+0x78>)
 800d18e:	f001 fd8b 	bl	800eca8 <BSP_LCD_SetFont>
		break;
 800d192:	e008      	b.n	800d1a6 <TextToScreen+0x5a>

	case Text_Medium:

		BSP_LCD_SetFont(&Font20);
 800d194:	480c      	ldr	r0, [pc, #48]	; (800d1c8 <TextToScreen+0x7c>)
 800d196:	f001 fd87 	bl	800eca8 <BSP_LCD_SetFont>
		break;
 800d19a:	e004      	b.n	800d1a6 <TextToScreen+0x5a>

	case Text_Large:

		BSP_LCD_SetFont(&Font24);
 800d19c:	480b      	ldr	r0, [pc, #44]	; (800d1cc <TextToScreen+0x80>)
 800d19e:	f001 fd83 	bl	800eca8 <BSP_LCD_SetFont>
		break;
 800d1a2:	e000      	b.n	800d1a6 <TextToScreen+0x5a>

	default:
		break;
 800d1a4:	bf00      	nop
	}


	BSP_LCD_DisplayStringAt(x, y, textString, LEFT_MODE);
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	b298      	uxth	r0, r3
 800d1aa:	68bb      	ldr	r3, [r7, #8]
 800d1ac:	b299      	uxth	r1, r3
 800d1ae:	2303      	movs	r3, #3
 800d1b0:	687a      	ldr	r2, [r7, #4]
 800d1b2:	f001 fe03 	bl	800edbc <BSP_LCD_DisplayStringAt>
}
 800d1b6:	bf00      	nop
 800d1b8:	3710      	adds	r7, #16
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}
 800d1be:	bf00      	nop
 800d1c0:	20020008 	.word	0x20020008
 800d1c4:	20020010 	.word	0x20020010
 800d1c8:	20020018 	.word	0x20020018
 800d1cc:	20020020 	.word	0x20020020

0800d1d0 <App_ACK_Init>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void App_ACK_Init (void)
{
 800d1d0:	b480      	push	{r7}
 800d1d2:	af00      	add	r7, sp, #0

	User_Button[ACK_Up].ACK_Flag			=	&Input_Flags.Button_1;
 800d1d4:	4b08      	ldr	r3, [pc, #32]	; (800d1f8 <App_ACK_Init+0x28>)
 800d1d6:	4a09      	ldr	r2, [pc, #36]	; (800d1fc <App_ACK_Init+0x2c>)
 800d1d8:	601a      	str	r2, [r3, #0]
	User_Button[ACK_Down].ACK_Flag			=	&Input_Flags.Button_2;
 800d1da:	4b07      	ldr	r3, [pc, #28]	; (800d1f8 <App_ACK_Init+0x28>)
 800d1dc:	4a08      	ldr	r2, [pc, #32]	; (800d200 <App_ACK_Init+0x30>)
 800d1de:	60da      	str	r2, [r3, #12]
	User_Button[ACK_Left].ACK_Flag			=	&Input_Flags.Button_3;
 800d1e0:	4b05      	ldr	r3, [pc, #20]	; (800d1f8 <App_ACK_Init+0x28>)
 800d1e2:	4a08      	ldr	r2, [pc, #32]	; (800d204 <App_ACK_Init+0x34>)
 800d1e4:	619a      	str	r2, [r3, #24]
	User_Button[ACK_Right].ACK_Flag			=	&Input_Flags.Button_4;
 800d1e6:	4b04      	ldr	r3, [pc, #16]	; (800d1f8 <App_ACK_Init+0x28>)
 800d1e8:	4a07      	ldr	r2, [pc, #28]	; (800d208 <App_ACK_Init+0x38>)
 800d1ea:	625a      	str	r2, [r3, #36]	; 0x24

}
 800d1ec:	bf00      	nop
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f4:	4770      	bx	lr
 800d1f6:	bf00      	nop
 800d1f8:	2002104c 	.word	0x2002104c
 800d1fc:	20020f89 	.word	0x20020f89
 800d200:	20020f8a 	.word	0x20020f8a
 800d204:	20020f8b 	.word	0x20020f8b
 800d208:	20020f8c 	.word	0x20020f8c

0800d20c <MX_CAN1_Init>:

/* USER CODE END 0 */

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	af00      	add	r7, sp, #0
  HAL_CAN_DeInit(&hcan1);
 800d210:	4831      	ldr	r0, [pc, #196]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d212:	f7f3 fb15 	bl	8000840 <HAL_CAN_DeInit>
  //HAL_CAN_MspInit(&hcan1);

  hcan1.Instance = CAN1;
 800d216:	4b30      	ldr	r3, [pc, #192]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d218:	4a30      	ldr	r2, [pc, #192]	; (800d2dc <MX_CAN1_Init+0xd0>)
 800d21a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 14;
 800d21c:	4b2e      	ldr	r3, [pc, #184]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d21e:	220e      	movs	r2, #14
 800d220:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800d222:	4b2d      	ldr	r3, [pc, #180]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d224:	2200      	movs	r2, #0
 800d226:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800d228:	4b2b      	ldr	r3, [pc, #172]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d22a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d22e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 800d230:	4b29      	ldr	r3, [pc, #164]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d232:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d236:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800d238:	4b27      	ldr	r3, [pc, #156]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d23a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d23e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800d240:	4b25      	ldr	r3, [pc, #148]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d242:	2200      	movs	r2, #0
 800d244:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800d246:	4b24      	ldr	r3, [pc, #144]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d248:	2200      	movs	r2, #0
 800d24a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800d24c:	4b22      	ldr	r3, [pc, #136]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d24e:	2200      	movs	r2, #0
 800d250:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800d252:	4b21      	ldr	r3, [pc, #132]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d254:	2200      	movs	r2, #0
 800d256:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800d258:	4b1f      	ldr	r3, [pc, #124]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d25a:	2200      	movs	r2, #0
 800d25c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 800d25e:	4b1e      	ldr	r3, [pc, #120]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d260:	2201      	movs	r2, #1
 800d262:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800d264:	481c      	ldr	r0, [pc, #112]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d266:	f7f3 f9ef 	bl	8000648 <HAL_CAN_Init>
 800d26a:	4603      	mov	r3, r0
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d003      	beq.n	800d278 <MX_CAN1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d270:	214f      	movs	r1, #79	; 0x4f
 800d272:	481b      	ldr	r0, [pc, #108]	; (800d2e0 <MX_CAN1_Init+0xd4>)
 800d274:	f006 f836 	bl	80132e4 <_Error_Handler>
  }

  //Deactivate Filter
  CAN1_Filters.FilterIdHigh = 0x0000;
 800d278:	4b1a      	ldr	r3, [pc, #104]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d27a:	2200      	movs	r2, #0
 800d27c:	601a      	str	r2, [r3, #0]
  CAN1_Filters.FilterIdLow = 0x0000;
 800d27e:	4b19      	ldr	r3, [pc, #100]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d280:	2200      	movs	r2, #0
 800d282:	605a      	str	r2, [r3, #4]
  CAN1_Filters.FilterMaskIdHigh = 0x0000;
 800d284:	4b17      	ldr	r3, [pc, #92]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d286:	2200      	movs	r2, #0
 800d288:	609a      	str	r2, [r3, #8]
  CAN1_Filters.FilterMaskIdLow = 0x0000;
 800d28a:	4b16      	ldr	r3, [pc, #88]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d28c:	2200      	movs	r2, #0
 800d28e:	60da      	str	r2, [r3, #12]
  CAN1_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800d290:	4b14      	ldr	r3, [pc, #80]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d292:	2200      	movs	r2, #0
 800d294:	611a      	str	r2, [r3, #16]
  CAN1_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 800d296:	4b13      	ldr	r3, [pc, #76]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d298:	2200      	movs	r2, #0
 800d29a:	619a      	str	r2, [r3, #24]
  CAN1_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 800d29c:	4b11      	ldr	r3, [pc, #68]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d29e:	2201      	movs	r2, #1
 800d2a0:	61da      	str	r2, [r3, #28]
  CAN1_Filters.FilterBank = 0;
 800d2a2:	4b10      	ldr	r3, [pc, #64]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	615a      	str	r2, [r3, #20]
  CAN1_Filters.FilterActivation = ENABLE;
 800d2a8:	4b0e      	ldr	r3, [pc, #56]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d2aa:	2201      	movs	r2, #1
 800d2ac:	621a      	str	r2, [r3, #32]

  HAL_CAN_ConfigFilter(&hcan1, &CAN1_Filters);
 800d2ae:	490d      	ldr	r1, [pc, #52]	; (800d2e4 <MX_CAN1_Init+0xd8>)
 800d2b0:	4809      	ldr	r0, [pc, #36]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d2b2:	f7f3 fae9 	bl	8000888 <HAL_CAN_ConfigFilter>
  //Activate CAN1 RX interrupt
  HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	2100      	movs	r1, #0
 800d2ba:	2014      	movs	r0, #20
 800d2bc:	f7f3 ffc7 	bl	800124e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800d2c0:	2014      	movs	r0, #20
 800d2c2:	f7f3 ffe0 	bl	8001286 <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800d2c6:	2102      	movs	r1, #2
 800d2c8:	4803      	ldr	r0, [pc, #12]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d2ca:	f7f3 fc5c 	bl	8000b86 <HAL_CAN_ActivateNotification>
  //Start CAN1
  HAL_CAN_Start(&hcan1);
 800d2ce:	4802      	ldr	r0, [pc, #8]	; (800d2d8 <MX_CAN1_Init+0xcc>)
 800d2d0:	f7f3 fbc8 	bl	8000a64 <HAL_CAN_Start>

}
 800d2d4:	bf00      	nop
 800d2d6:	bd80      	pop	{r7, pc}
 800d2d8:	20021004 	.word	0x20021004
 800d2dc:	40006400 	.word	0x40006400
 800d2e0:	08013e98 	.word	0x08013e98
 800d2e4:	20020efc 	.word	0x20020efc

0800d2e8 <MX_CAN2_Init>:

/* CAN2 init function */
void MX_CAN2_Init(void)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	af00      	add	r7, sp, #0

  HAL_CAN_DeInit(&hcan2);
 800d2ec:	4831      	ldr	r0, [pc, #196]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d2ee:	f7f3 faa7 	bl	8000840 <HAL_CAN_DeInit>

  hcan2.Instance = CAN2;
 800d2f2:	4b30      	ldr	r3, [pc, #192]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d2f4:	4a30      	ldr	r2, [pc, #192]	; (800d3b8 <MX_CAN2_Init+0xd0>)
 800d2f6:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 14;
 800d2f8:	4b2e      	ldr	r3, [pc, #184]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d2fa:	220e      	movs	r2, #14
 800d2fc:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800d2fe:	4b2d      	ldr	r3, [pc, #180]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d300:	2200      	movs	r2, #0
 800d302:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800d304:	4b2b      	ldr	r3, [pc, #172]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d306:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d30a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 800d30c:	4b29      	ldr	r3, [pc, #164]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d30e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d312:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 800d314:	4b27      	ldr	r3, [pc, #156]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d316:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d31a:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800d31c:	4b25      	ldr	r3, [pc, #148]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d31e:	2200      	movs	r2, #0
 800d320:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800d322:	4b24      	ldr	r3, [pc, #144]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d324:	2200      	movs	r2, #0
 800d326:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800d328:	4b22      	ldr	r3, [pc, #136]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d32a:	2200      	movs	r2, #0
 800d32c:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800d32e:	4b21      	ldr	r3, [pc, #132]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d330:	2200      	movs	r2, #0
 800d332:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800d334:	4b1f      	ldr	r3, [pc, #124]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d336:	2200      	movs	r2, #0
 800d338:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 800d33a:	4b1e      	ldr	r3, [pc, #120]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d33c:	2201      	movs	r2, #1
 800d33e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800d340:	481c      	ldr	r0, [pc, #112]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d342:	f7f3 f981 	bl	8000648 <HAL_CAN_Init>
 800d346:	4603      	mov	r3, r0
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d003      	beq.n	800d354 <MX_CAN2_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d34c:	217b      	movs	r1, #123	; 0x7b
 800d34e:	481b      	ldr	r0, [pc, #108]	; (800d3bc <MX_CAN2_Init+0xd4>)
 800d350:	f005 ffc8 	bl	80132e4 <_Error_Handler>
  }
  //Set filter
  CAN2_Filters.FilterIdHigh = 0x0000;
 800d354:	4b1a      	ldr	r3, [pc, #104]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d356:	2200      	movs	r2, #0
 800d358:	601a      	str	r2, [r3, #0]
  CAN2_Filters.FilterIdLow = 0x0000;
 800d35a:	4b19      	ldr	r3, [pc, #100]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d35c:	2200      	movs	r2, #0
 800d35e:	605a      	str	r2, [r3, #4]
  CAN2_Filters.FilterMaskIdHigh = 0x0000;
 800d360:	4b17      	ldr	r3, [pc, #92]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d362:	2200      	movs	r2, #0
 800d364:	609a      	str	r2, [r3, #8]
  CAN2_Filters.FilterMaskIdLow = 0x0000;
 800d366:	4b16      	ldr	r3, [pc, #88]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d368:	2200      	movs	r2, #0
 800d36a:	60da      	str	r2, [r3, #12]
  CAN2_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800d36c:	4b14      	ldr	r3, [pc, #80]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d36e:	2200      	movs	r2, #0
 800d370:	611a      	str	r2, [r3, #16]
  CAN2_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 800d372:	4b13      	ldr	r3, [pc, #76]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d374:	2200      	movs	r2, #0
 800d376:	619a      	str	r2, [r3, #24]
  CAN2_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 800d378:	4b11      	ldr	r3, [pc, #68]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d37a:	2201      	movs	r2, #1
 800d37c:	61da      	str	r2, [r3, #28]
  CAN2_Filters.FilterBank = 7;
 800d37e:	4b10      	ldr	r3, [pc, #64]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d380:	2207      	movs	r2, #7
 800d382:	615a      	str	r2, [r3, #20]
  CAN2_Filters.FilterActivation = ENABLE;
 800d384:	4b0e      	ldr	r3, [pc, #56]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d386:	2201      	movs	r2, #1
 800d388:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan2, &CAN2_Filters);
 800d38a:	490d      	ldr	r1, [pc, #52]	; (800d3c0 <MX_CAN2_Init+0xd8>)
 800d38c:	4809      	ldr	r0, [pc, #36]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d38e:	f7f3 fa7b 	bl	8000888 <HAL_CAN_ConfigFilter>
  //Activate CAN2 RX interrupt
  HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800d392:	2200      	movs	r2, #0
 800d394:	2100      	movs	r1, #0
 800d396:	2040      	movs	r0, #64	; 0x40
 800d398:	f7f3 ff59 	bl	800124e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800d39c:	2040      	movs	r0, #64	; 0x40
 800d39e:	f7f3 ff72 	bl	8001286 <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 800d3a2:	2102      	movs	r1, #2
 800d3a4:	4803      	ldr	r0, [pc, #12]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d3a6:	f7f3 fbee 	bl	8000b86 <HAL_CAN_ActivateNotification>
  //Start CAN2
  HAL_CAN_Start(&hcan2);
 800d3aa:	4802      	ldr	r0, [pc, #8]	; (800d3b4 <MX_CAN2_Init+0xcc>)
 800d3ac:	f7f3 fb5a 	bl	8000a64 <HAL_CAN_Start>
}
 800d3b0:	bf00      	nop
 800d3b2:	bd80      	pop	{r7, pc}
 800d3b4:	20020e54 	.word	0x20020e54
 800d3b8:	40006800 	.word	0x40006800
 800d3bc:	08013e98 	.word	0x08013e98
 800d3c0:	20020dd0 	.word	0x20020dd0

0800d3c4 <HAL_CAN_MspInit>:
//static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN3_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN2_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b08a      	sub	sp, #40	; 0x28
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4a3c      	ldr	r2, [pc, #240]	; (800d4c4 <HAL_CAN_MspInit+0x100>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d12e      	bne.n	800d434 <HAL_CAN_MspInit+0x70>

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
//    HAL_RCC_CAN1_CLK_ENABLED++;
//    if(HAL_RCC_CAN1_CLK_ENABLED==1){
      __HAL_RCC_CAN1_CLK_ENABLE();
 800d3d6:	4a3c      	ldr	r2, [pc, #240]	; (800d4c8 <HAL_CAN_MspInit+0x104>)
 800d3d8:	4b3b      	ldr	r3, [pc, #236]	; (800d4c8 <HAL_CAN_MspInit+0x104>)
 800d3da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800d3e0:	6413      	str	r3, [r2, #64]	; 0x40
 800d3e2:	4b39      	ldr	r3, [pc, #228]	; (800d4c8 <HAL_CAN_MspInit+0x104>)
 800d3e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d3ea:	613b      	str	r3, [r7, #16]
 800d3ec:	693b      	ldr	r3, [r7, #16]
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800d3ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800d3f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d3f4:	2302      	movs	r3, #2
 800d3f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d3fc:	2303      	movs	r3, #3
 800d3fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800d400:	2309      	movs	r3, #9
 800d402:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800d404:	f107 0314 	add.w	r3, r7, #20
 800d408:	4619      	mov	r1, r3
 800d40a:	4830      	ldr	r0, [pc, #192]	; (800d4cc <HAL_CAN_MspInit+0x108>)
 800d40c:	f7f5 fa68 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d410:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d416:	2302      	movs	r3, #2
 800d418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d41a:	2300      	movs	r3, #0
 800d41c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d41e:	2303      	movs	r3, #3
 800d420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800d422:	2309      	movs	r3, #9
 800d424:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d426:	f107 0314 	add.w	r3, r7, #20
 800d42a:	4619      	mov	r1, r3
 800d42c:	4828      	ldr	r0, [pc, #160]	; (800d4d0 <HAL_CAN_MspInit+0x10c>)
 800d42e:	f7f5 fa57 	bl	80028e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 800d432:	e043      	b.n	800d4bc <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN2)
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	4a26      	ldr	r2, [pc, #152]	; (800d4d4 <HAL_CAN_MspInit+0x110>)
 800d43a:	4293      	cmp	r3, r2
 800d43c:	d11c      	bne.n	800d478 <HAL_CAN_MspInit+0xb4>
      __HAL_RCC_CAN2_CLK_ENABLE();
 800d43e:	4a22      	ldr	r2, [pc, #136]	; (800d4c8 <HAL_CAN_MspInit+0x104>)
 800d440:	4b21      	ldr	r3, [pc, #132]	; (800d4c8 <HAL_CAN_MspInit+0x104>)
 800d442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d444:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d448:	6413      	str	r3, [r2, #64]	; 0x40
 800d44a:	4b1f      	ldr	r3, [pc, #124]	; (800d4c8 <HAL_CAN_MspInit+0x104>)
 800d44c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d44e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d452:	60fb      	str	r3, [r7, #12]
 800d454:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800d456:	2360      	movs	r3, #96	; 0x60
 800d458:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d45a:	2302      	movs	r3, #2
 800d45c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d45e:	2300      	movs	r3, #0
 800d460:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d462:	2303      	movs	r3, #3
 800d464:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800d466:	2309      	movs	r3, #9
 800d468:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d46a:	f107 0314 	add.w	r3, r7, #20
 800d46e:	4619      	mov	r1, r3
 800d470:	4817      	ldr	r0, [pc, #92]	; (800d4d0 <HAL_CAN_MspInit+0x10c>)
 800d472:	f7f5 fa35 	bl	80028e0 <HAL_GPIO_Init>
}
 800d476:	e021      	b.n	800d4bc <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN3)
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	4a16      	ldr	r2, [pc, #88]	; (800d4d8 <HAL_CAN_MspInit+0x114>)
 800d47e:	4293      	cmp	r3, r2
 800d480:	d11c      	bne.n	800d4bc <HAL_CAN_MspInit+0xf8>
      __HAL_RCC_CAN3_CLK_ENABLE();
 800d482:	4a11      	ldr	r2, [pc, #68]	; (800d4c8 <HAL_CAN_MspInit+0x104>)
 800d484:	4b10      	ldr	r3, [pc, #64]	; (800d4c8 <HAL_CAN_MspInit+0x104>)
 800d486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d488:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d48c:	6413      	str	r3, [r2, #64]	; 0x40
 800d48e:	4b0e      	ldr	r3, [pc, #56]	; (800d4c8 <HAL_CAN_MspInit+0x104>)
 800d490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d492:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d496:	60bb      	str	r3, [r7, #8]
 800d498:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 800d49a:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800d49e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d4a0:	2302      	movs	r3, #2
 800d4a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d4a8:	2303      	movs	r3, #3
 800d4aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 800d4ac:	230b      	movs	r3, #11
 800d4ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d4b0:	f107 0314 	add.w	r3, r7, #20
 800d4b4:	4619      	mov	r1, r3
 800d4b6:	4809      	ldr	r0, [pc, #36]	; (800d4dc <HAL_CAN_MspInit+0x118>)
 800d4b8:	f7f5 fa12 	bl	80028e0 <HAL_GPIO_Init>
}
 800d4bc:	bf00      	nop
 800d4be:	3728      	adds	r7, #40	; 0x28
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	bd80      	pop	{r7, pc}
 800d4c4:	40006400 	.word	0x40006400
 800d4c8:	40023800 	.word	0x40023800
 800d4cc:	40021c00 	.word	0x40021c00
 800d4d0:	40020400 	.word	0x40020400
 800d4d4:	40006800 	.word	0x40006800
 800d4d8:	40003400 	.word	0x40003400
 800d4dc:	40020000 	.word	0x40020000

0800d4e0 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b082      	sub	sp, #8
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN1)
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	4a1b      	ldr	r2, [pc, #108]	; (800d55c <HAL_CAN_MspDeInit+0x7c>)
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	d110      	bne.n	800d514 <HAL_CAN_MspDeInit+0x34>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 800d4f2:	4a1b      	ldr	r2, [pc, #108]	; (800d560 <HAL_CAN_MspDeInit+0x80>)
 800d4f4:	4b1a      	ldr	r3, [pc, #104]	; (800d560 <HAL_CAN_MspDeInit+0x80>)
 800d4f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4f8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800d4fc:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_14);
 800d4fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800d502:	4818      	ldr	r0, [pc, #96]	; (800d564 <HAL_CAN_MspDeInit+0x84>)
 800d504:	f7f5 fb96 	bl	8002c34 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800d508:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d50c:	4816      	ldr	r0, [pc, #88]	; (800d568 <HAL_CAN_MspDeInit+0x88>)
 800d50e:	f7f5 fb91 	bl	8002c34 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN CAN3_MspDeInit 1 */

  /* USER CODE END CAN3_MspDeInit 1 */
  }
} 
 800d512:	e01f      	b.n	800d554 <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN2)
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	4a14      	ldr	r2, [pc, #80]	; (800d56c <HAL_CAN_MspDeInit+0x8c>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d10a      	bne.n	800d534 <HAL_CAN_MspDeInit+0x54>
      __HAL_RCC_CAN2_CLK_DISABLE();
 800d51e:	4a10      	ldr	r2, [pc, #64]	; (800d560 <HAL_CAN_MspDeInit+0x80>)
 800d520:	4b0f      	ldr	r3, [pc, #60]	; (800d560 <HAL_CAN_MspDeInit+0x80>)
 800d522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d524:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d528:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5|GPIO_PIN_6);
 800d52a:	2160      	movs	r1, #96	; 0x60
 800d52c:	480e      	ldr	r0, [pc, #56]	; (800d568 <HAL_CAN_MspDeInit+0x88>)
 800d52e:	f7f5 fb81 	bl	8002c34 <HAL_GPIO_DeInit>
} 
 800d532:	e00f      	b.n	800d554 <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN3)
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	4a0d      	ldr	r2, [pc, #52]	; (800d570 <HAL_CAN_MspDeInit+0x90>)
 800d53a:	4293      	cmp	r3, r2
 800d53c:	d10a      	bne.n	800d554 <HAL_CAN_MspDeInit+0x74>
      __HAL_RCC_CAN3_CLK_DISABLE();
 800d53e:	4a08      	ldr	r2, [pc, #32]	; (800d560 <HAL_CAN_MspDeInit+0x80>)
 800d540:	4b07      	ldr	r3, [pc, #28]	; (800d560 <HAL_CAN_MspDeInit+0x80>)
 800d542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d544:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d548:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_15);
 800d54a:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 800d54e:	4809      	ldr	r0, [pc, #36]	; (800d574 <HAL_CAN_MspDeInit+0x94>)
 800d550:	f7f5 fb70 	bl	8002c34 <HAL_GPIO_DeInit>
} 
 800d554:	bf00      	nop
 800d556:	3708      	adds	r7, #8
 800d558:	46bd      	mov	sp, r7
 800d55a:	bd80      	pop	{r7, pc}
 800d55c:	40006400 	.word	0x40006400
 800d560:	40023800 	.word	0x40023800
 800d564:	40021c00 	.word	0x40021c00
 800d568:	40020400 	.word	0x40020400
 800d56c:	40006800 	.word	0x40006800
 800d570:	40003400 	.word	0x40003400
 800d574:	40020000 	.word	0x40020000

0800d578 <HAL_DMA2D_MspInit>:
  }

}

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800d578:	b480      	push	{r7}
 800d57a:	b085      	sub	sp, #20
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	4a0a      	ldr	r2, [pc, #40]	; (800d5b0 <HAL_DMA2D_MspInit+0x38>)
 800d586:	4293      	cmp	r3, r2
 800d588:	d10b      	bne.n	800d5a2 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800d58a:	4a0a      	ldr	r2, [pc, #40]	; (800d5b4 <HAL_DMA2D_MspInit+0x3c>)
 800d58c:	4b09      	ldr	r3, [pc, #36]	; (800d5b4 <HAL_DMA2D_MspInit+0x3c>)
 800d58e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d590:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d594:	6313      	str	r3, [r2, #48]	; 0x30
 800d596:	4b07      	ldr	r3, [pc, #28]	; (800d5b4 <HAL_DMA2D_MspInit+0x3c>)
 800d598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d59a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d59e:	60fb      	str	r3, [r7, #12]
 800d5a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 800d5a2:	bf00      	nop
 800d5a4:	3714      	adds	r7, #20
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ac:	4770      	bx	lr
 800d5ae:	bf00      	nop
 800d5b0:	4002b000 	.word	0x4002b000
 800d5b4:	40023800 	.word	0x40023800

0800d5b8 <MX_DSIHOST_DSI_Init>:
DSI_HandleTypeDef hdsi;

/* DSIHOST init function */

void MX_DSIHOST_DSI_Init(void)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b084      	sub	sp, #16
 800d5bc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 0 */

	/* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
	DSI_PLLInitTypeDef dsiPllInit;

	uint32_t laneByteClk_kHz = 0;
 800d5be:	2300      	movs	r3, #0
 800d5c0:	60fb      	str	r3, [r7, #12]

	hdsi.Instance = DSI;
 800d5c2:	4b1e      	ldr	r3, [pc, #120]	; (800d63c <MX_DSIHOST_DSI_Init+0x84>)
 800d5c4:	4a1e      	ldr	r2, [pc, #120]	; (800d640 <MX_DSIHOST_DSI_Init+0x88>)
 800d5c6:	601a      	str	r2, [r3, #0]

	//HAL_DSI_DeInit(&(hdsi));

	dsiPllInit.PLLNDIV  = 100;
 800d5c8:	2364      	movs	r3, #100	; 0x64
 800d5ca:	603b      	str	r3, [r7, #0]
	dsiPllInit.PLLIDF   = 5;
 800d5cc:	2305      	movs	r3, #5
 800d5ce:	607b      	str	r3, [r7, #4]
	dsiPllInit.PLLODF  = 1;
 800d5d0:	2301      	movs	r3, #1
 800d5d2:	60bb      	str	r3, [r7, #8]
	laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 800d5d4:	f24f 4324 	movw	r3, #62500	; 0xf424
 800d5d8:	60fb      	str	r3, [r7, #12]

	/* Set number of Lanes */
	hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 800d5da:	4b18      	ldr	r3, [pc, #96]	; (800d63c <MX_DSIHOST_DSI_Init+0x84>)
 800d5dc:	2201      	movs	r2, #1
 800d5de:	60da      	str	r2, [r3, #12]

	/* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
	hdsi.Init.TXEscapeCkdiv = laneByteClk_kHz/15625;
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	4a18      	ldr	r2, [pc, #96]	; (800d644 <MX_DSIHOST_DSI_Init+0x8c>)
 800d5e4:	fba2 2303 	umull	r2, r3, r2, r3
 800d5e8:	0b1b      	lsrs	r3, r3, #12
 800d5ea:	4a14      	ldr	r2, [pc, #80]	; (800d63c <MX_DSIHOST_DSI_Init+0x84>)
 800d5ec:	6093      	str	r3, [r2, #8]

	if (HAL_DSI_Init(&(hdsi), &(dsiPllInit)))
 800d5ee:	463b      	mov	r3, r7
 800d5f0:	4619      	mov	r1, r3
 800d5f2:	4812      	ldr	r0, [pc, #72]	; (800d63c <MX_DSIHOST_DSI_Init+0x84>)
 800d5f4:	f7f4 fdd6 	bl	80021a4 <HAL_DSI_Init>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d003      	beq.n	800d606 <MX_DSIHOST_DSI_Init+0x4e>
	{
		_Error_Handler(__FILE__, __LINE__);
 800d5fe:	2157      	movs	r1, #87	; 0x57
 800d600:	4811      	ldr	r0, [pc, #68]	; (800d648 <MX_DSIHOST_DSI_Init+0x90>)
 800d602:	f005 fe6f 	bl	80132e4 <_Error_Handler>
	}
	  /* Configure the D-PHY Timings */
	  dsiPhyInit.ClockLaneHS2LPTime = 0x14;
 800d606:	4b11      	ldr	r3, [pc, #68]	; (800d64c <MX_DSIHOST_DSI_Init+0x94>)
 800d608:	2214      	movs	r2, #20
 800d60a:	601a      	str	r2, [r3, #0]
	  dsiPhyInit.ClockLaneLP2HSTime = 0x14;
 800d60c:	4b0f      	ldr	r3, [pc, #60]	; (800d64c <MX_DSIHOST_DSI_Init+0x94>)
 800d60e:	2214      	movs	r2, #20
 800d610:	605a      	str	r2, [r3, #4]
	  dsiPhyInit.DataLaneHS2LPTime = 0x0A;
 800d612:	4b0e      	ldr	r3, [pc, #56]	; (800d64c <MX_DSIHOST_DSI_Init+0x94>)
 800d614:	220a      	movs	r2, #10
 800d616:	609a      	str	r2, [r3, #8]
	  dsiPhyInit.DataLaneLP2HSTime = 0x0A;
 800d618:	4b0c      	ldr	r3, [pc, #48]	; (800d64c <MX_DSIHOST_DSI_Init+0x94>)
 800d61a:	220a      	movs	r2, #10
 800d61c:	60da      	str	r2, [r3, #12]
	  dsiPhyInit.DataLaneMaxReadTime = 0x00;
 800d61e:	4b0b      	ldr	r3, [pc, #44]	; (800d64c <MX_DSIHOST_DSI_Init+0x94>)
 800d620:	2200      	movs	r2, #0
 800d622:	611a      	str	r2, [r3, #16]
	  dsiPhyInit.StopWaitTime = 0x0;
 800d624:	4b09      	ldr	r3, [pc, #36]	; (800d64c <MX_DSIHOST_DSI_Init+0x94>)
 800d626:	2200      	movs	r2, #0
 800d628:	615a      	str	r2, [r3, #20]
	  HAL_DSI_ConfigPhyTimer(&hdsi, &dsiPhyInit);
 800d62a:	4908      	ldr	r1, [pc, #32]	; (800d64c <MX_DSIHOST_DSI_Init+0x94>)
 800d62c:	4803      	ldr	r0, [pc, #12]	; (800d63c <MX_DSIHOST_DSI_Init+0x84>)
 800d62e:	f7f5 f8c3 	bl	80027b8 <HAL_DSI_ConfigPhyTimer>
	/* USER CODE END 0 */
}
 800d632:	bf00      	nop
 800d634:	3710      	adds	r7, #16
 800d636:	46bd      	mov	sp, r7
 800d638:	bd80      	pop	{r7, pc}
 800d63a:	bf00      	nop
 800d63c:	2002ad1c 	.word	0x2002ad1c
 800d640:	40016c00 	.word	0x40016c00
 800d644:	431bde83 	.word	0x431bde83
 800d648:	08013eac 	.word	0x08013eac
 800d64c:	2002ad38 	.word	0x2002ad38

0800d650 <HAL_DSI_MspInit>:

void HAL_DSI_MspInit(DSI_HandleTypeDef* dsiHandle)
{
 800d650:	b480      	push	{r7}
 800d652:	b085      	sub	sp, #20
 800d654:	af00      	add	r7, sp, #0
 800d656:	6078      	str	r0, [r7, #4]

	if(dsiHandle->Instance==DSI)
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	4a0a      	ldr	r2, [pc, #40]	; (800d688 <HAL_DSI_MspInit+0x38>)
 800d65e:	4293      	cmp	r3, r2
 800d660:	d10b      	bne.n	800d67a <HAL_DSI_MspInit+0x2a>
	{
		/* USER CODE BEGIN DSI_MspInit 0 */

		/* USER CODE END DSI_MspInit 0 */
		/* DSI clock enable */
		__HAL_RCC_DSI_CLK_ENABLE();
 800d662:	4a0a      	ldr	r2, [pc, #40]	; (800d68c <HAL_DSI_MspInit+0x3c>)
 800d664:	4b09      	ldr	r3, [pc, #36]	; (800d68c <HAL_DSI_MspInit+0x3c>)
 800d666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d668:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d66c:	6453      	str	r3, [r2, #68]	; 0x44
 800d66e:	4b07      	ldr	r3, [pc, #28]	; (800d68c <HAL_DSI_MspInit+0x3c>)
 800d670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d672:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d676:	60fb      	str	r3, [r7, #12]
 800d678:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN DSI_MspInit 1 */

		/* USER CODE END DSI_MspInit 1 */
	}
}
 800d67a:	bf00      	nop
 800d67c:	3714      	adds	r7, #20
 800d67e:	46bd      	mov	sp, r7
 800d680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d684:	4770      	bx	lr
 800d686:	bf00      	nop
 800d688:	40016c00 	.word	0x40016c00
 800d68c:	40023800 	.word	0x40023800

0800d690 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800d690:	b580      	push	{r7, lr}
 800d692:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800d694:	4904      	ldr	r1, [pc, #16]	; (800d6a8 <MX_FATFS_Init+0x18>)
 800d696:	4805      	ldr	r0, [pc, #20]	; (800d6ac <MX_FATFS_Init+0x1c>)
 800d698:	f7ff fcf4 	bl	800d084 <FATFS_LinkDriver>
 800d69c:	4603      	mov	r3, r0
 800d69e:	461a      	mov	r2, r3
 800d6a0:	4b03      	ldr	r3, [pc, #12]	; (800d6b0 <MX_FATFS_Init+0x20>)
 800d6a2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800d6a4:	bf00      	nop
 800d6a6:	bd80      	pop	{r7, pc}
 800d6a8:	2002ad50 	.word	0x2002ad50
 800d6ac:	08017a20 	.word	0x08017a20
 800d6b0:	2002b1b8 	.word	0x2002b1b8

0800d6b4 <MX_FMC_Init>:
NOR_HandleTypeDef hnor1;
SRAM_HandleTypeDef hsram2;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	af00      	add	r7, sp, #0
	//  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
	//  {
	//    _Error_Handler(__FILE__, __LINE__);
	//  }

}
 800d6b8:	bf00      	nop
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c0:	4770      	bx	lr
	...

0800d6c4 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b08a      	sub	sp, #40	; 0x28
 800d6c8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN FMC_MspInit 0 */

	GPIO_InitTypeDef gpio_init_structure;

	/* Enable FMC clock */
	__HAL_RCC_FMC_CLK_ENABLE();
 800d6ca:	4a4a      	ldr	r2, [pc, #296]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d6cc:	4b49      	ldr	r3, [pc, #292]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d6ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6d0:	f043 0301 	orr.w	r3, r3, #1
 800d6d4:	6393      	str	r3, [r2, #56]	; 0x38
 800d6d6:	4b47      	ldr	r3, [pc, #284]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d6d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6da:	f003 0301 	and.w	r3, r3, #1
 800d6de:	613b      	str	r3, [r7, #16]
 800d6e0:	693b      	ldr	r3, [r7, #16]

	/* Enable GPIOs clock */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800d6e2:	4a44      	ldr	r2, [pc, #272]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d6e4:	4b43      	ldr	r3, [pc, #268]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d6e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6e8:	f043 0308 	orr.w	r3, r3, #8
 800d6ec:	6313      	str	r3, [r2, #48]	; 0x30
 800d6ee:	4b41      	ldr	r3, [pc, #260]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d6f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6f2:	f003 0308 	and.w	r3, r3, #8
 800d6f6:	60fb      	str	r3, [r7, #12]
 800d6f8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800d6fa:	4a3e      	ldr	r2, [pc, #248]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d6fc:	4b3d      	ldr	r3, [pc, #244]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d6fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d700:	f043 0310 	orr.w	r3, r3, #16
 800d704:	6313      	str	r3, [r2, #48]	; 0x30
 800d706:	4b3b      	ldr	r3, [pc, #236]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d70a:	f003 0310 	and.w	r3, r3, #16
 800d70e:	60bb      	str	r3, [r7, #8]
 800d710:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800d712:	4a38      	ldr	r2, [pc, #224]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d714:	4b37      	ldr	r3, [pc, #220]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d718:	f043 0320 	orr.w	r3, r3, #32
 800d71c:	6313      	str	r3, [r2, #48]	; 0x30
 800d71e:	4b35      	ldr	r3, [pc, #212]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d722:	f003 0320 	and.w	r3, r3, #32
 800d726:	607b      	str	r3, [r7, #4]
 800d728:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 800d72a:	4a32      	ldr	r2, [pc, #200]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d72c:	4b31      	ldr	r3, [pc, #196]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d72e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d734:	6313      	str	r3, [r2, #48]	; 0x30
 800d736:	4b2f      	ldr	r3, [pc, #188]	; (800d7f4 <HAL_FMC_MspInit+0x130>)
 800d738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d73a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d73e:	603b      	str	r3, [r7, #0]
 800d740:	683b      	ldr	r3, [r7, #0]
	   +---------------------+
	 */

	/* GPIOC configuration */

	gpio_init_structure.Pin = GPIO_PIN_8;
 800d742:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d746:	617b      	str	r3, [r7, #20]
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800d748:	2302      	movs	r3, #2
 800d74a:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull = GPIO_NOPULL;
 800d74c:	2300      	movs	r3, #0
 800d74e:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d750:	2303      	movs	r3, #3
 800d752:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Alternate = GPIO_AF9_FMC;
 800d754:	2309      	movs	r3, #9
 800d756:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800d758:	f107 0314 	add.w	r3, r7, #20
 800d75c:	4619      	mov	r1, r3
 800d75e:	4826      	ldr	r0, [pc, #152]	; (800d7f8 <HAL_FMC_MspInit+0x134>)
 800d760:	f7f5 f8be 	bl	80028e0 <HAL_GPIO_Init>

	/* GPIOD configuration */
	gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800d764:	2301      	movs	r3, #1
 800d766:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 800d768:	2300      	movs	r3, #0
 800d76a:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800d76c:	2302      	movs	r3, #2
 800d76e:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pin 	  = GPIO_PIN_2 | GPIO_PIN_3 ;
 800d770:	230c      	movs	r3, #12
 800d772:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800d774:	f107 0314 	add.w	r3, r7, #20
 800d778:	4619      	mov	r1, r3
 800d77a:	4820      	ldr	r0, [pc, #128]	; (800d7fc <HAL_FMC_MspInit+0x138>)
 800d77c:	f7f5 f8b0 	bl	80028e0 <HAL_GPIO_Init>

	gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800d780:	2302      	movs	r3, #2
 800d782:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 800d784:	2300      	movs	r3, #0
 800d786:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800d788:	2303      	movs	r3, #3
 800d78a:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800d78c:	230c      	movs	r3, #12
 800d78e:	627b      	str	r3, [r7, #36]	; 0x24

	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_4  |\
 800d790:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800d794:	617b      	str	r3, [r7, #20]
								GPIO_PIN_5  | GPIO_PIN_8  | GPIO_PIN_9  |\
								GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
								GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 |\
								GPIO_PIN_6  | GPIO_PIN_7;
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800d796:	f107 0314 	add.w	r3, r7, #20
 800d79a:	4619      	mov	r1, r3
 800d79c:	4817      	ldr	r0, [pc, #92]	; (800d7fc <HAL_FMC_MspInit+0x138>)
 800d79e:	f7f5 f89f 	bl	80028e0 <HAL_GPIO_Init>


	gpio_init_structure.Pin   = GPIO_PIN_4 ;
 800d7a2:	2310      	movs	r3, #16
 800d7a4:	617b      	str	r3, [r7, #20]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800d7aa:	f107 0314 	add.w	r3, r7, #20
 800d7ae:	4619      	mov	r1, r3
 800d7b0:	4812      	ldr	r0, [pc, #72]	; (800d7fc <HAL_FMC_MspInit+0x138>)
 800d7b2:	f7f5 f895 	bl	80028e0 <HAL_GPIO_Init>

	/* GPIOE configuration */
	gpio_init_structure.Pin   = GPIO_PIN_2  | GPIO_PIN_3  | GPIO_PIN_4  |\
 800d7b6:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 800d7ba:	617b      	str	r3, [r7, #20]
								GPIO_PIN_5  | GPIO_PIN_6  |	GPIO_PIN_7  |\
								GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |\
								GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |\
								GPIO_PIN_14 | GPIO_PIN_15;
	HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800d7bc:	f107 0314 	add.w	r3, r7, #20
 800d7c0:	4619      	mov	r1, r3
 800d7c2:	480f      	ldr	r0, [pc, #60]	; (800d800 <HAL_FMC_MspInit+0x13c>)
 800d7c4:	f7f5 f88c 	bl	80028e0 <HAL_GPIO_Init>

	/* GPIOF configuration */
	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_2  |\
 800d7c8:	f24f 033f 	movw	r3, #61503	; 0xf03f
 800d7cc:	617b      	str	r3, [r7, #20]
								GPIO_PIN_3  | GPIO_PIN_4  | GPIO_PIN_5  |\
								GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
								GPIO_PIN_15;
	HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800d7ce:	f107 0314 	add.w	r3, r7, #20
 800d7d2:	4619      	mov	r1, r3
 800d7d4:	480b      	ldr	r0, [pc, #44]	; (800d804 <HAL_FMC_MspInit+0x140>)
 800d7d6:	f7f5 f883 	bl	80028e0 <HAL_GPIO_Init>

	/* GPIOG configuration */
	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_2 |\
 800d7da:	f246 033f 	movw	r3, #24639	; 0x603f
 800d7de:	617b      	str	r3, [r7, #20]
								GPIO_PIN_3  | GPIO_PIN_4  |	GPIO_PIN_5 |\
								GPIO_PIN_13 | GPIO_PIN_14;
	HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800d7e0:	f107 0314 	add.w	r3, r7, #20
 800d7e4:	4619      	mov	r1, r3
 800d7e6:	4808      	ldr	r0, [pc, #32]	; (800d808 <HAL_FMC_MspInit+0x144>)
 800d7e8:	f7f5 f87a 	bl	80028e0 <HAL_GPIO_Init>


	//  /* USER CODE BEGIN FMC_MspInit 1 */
	//
	//  /* USER CODE END FMC_MspInit 1 */
}
 800d7ec:	bf00      	nop
 800d7ee:	3728      	adds	r7, #40	; 0x28
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	bd80      	pop	{r7, pc}
 800d7f4:	40023800 	.word	0x40023800
 800d7f8:	40020800 	.word	0x40020800
 800d7fc:	40020c00 	.word	0x40020c00
 800d800:	40021000 	.word	0x40021000
 800d804:	40021400 	.word	0x40021400
 800d808:	40021800 	.word	0x40021800

0800d80c <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b082      	sub	sp, #8
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NOR_MspInit 0 */

	/* USER CODE END NOR_MspInit 0 */
	HAL_FMC_MspInit();
 800d814:	f7ff ff56 	bl	800d6c4 <HAL_FMC_MspInit>
	/* USER CODE BEGIN NOR_MspInit 1 */

	/* USER CODE END NOR_MspInit 1 */
}
 800d818:	bf00      	nop
 800d81a:	3708      	adds	r7, #8
 800d81c:	46bd      	mov	sp, r7
 800d81e:	bd80      	pop	{r7, pc}

0800d820 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800d820:	b580      	push	{r7, lr}
 800d822:	b082      	sub	sp, #8
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SRAM_MspInit 0 */

	/* USER CODE END SRAM_MspInit 0 */
	HAL_FMC_MspInit();
 800d828:	f7ff ff4c 	bl	800d6c4 <HAL_FMC_MspInit>
	/* USER CODE BEGIN SRAM_MspInit 1 */

	/* USER CODE END SRAM_MspInit 1 */
}
 800d82c:	bf00      	nop
 800d82e:	3708      	adds	r7, #8
 800d830:	46bd      	mov	sp, r7
 800d832:	bd80      	pop	{r7, pc}

0800d834 <HAL_FMC_MspDeInit>:

static uint32_t FMC_DeInitialized = 0;

static void HAL_FMC_MspDeInit(void){
 800d834:	b580      	push	{r7, lr}
 800d836:	af00      	add	r7, sp, #0
   +---------------------+

	 */

	/* USER CODE END FMC_MspDeInit 0 */
	if (FMC_DeInitialized) {
 800d838:	4b14      	ldr	r3, [pc, #80]	; (800d88c <HAL_FMC_MspDeInit+0x58>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d122      	bne.n	800d886 <HAL_FMC_MspDeInit+0x52>
		return;
	}
	FMC_DeInitialized = 1;
 800d840:	4b12      	ldr	r3, [pc, #72]	; (800d88c <HAL_FMC_MspDeInit+0x58>)
 800d842:	2201      	movs	r2, #1
 800d844:	601a      	str	r2, [r3, #0]
	/* Peripheral clock enable */
	__HAL_RCC_FMC_CLK_DISABLE();
 800d846:	4a12      	ldr	r2, [pc, #72]	; (800d890 <HAL_FMC_MspDeInit+0x5c>)
 800d848:	4b11      	ldr	r3, [pc, #68]	; (800d890 <HAL_FMC_MspDeInit+0x5c>)
 800d84a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d84c:	f023 0301 	bic.w	r3, r3, #1
 800d850:	6393      	str	r3, [r2, #56]	; 0x38


	HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800d852:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 800d856:	480f      	ldr	r0, [pc, #60]	; (800d894 <HAL_FMC_MspDeInit+0x60>)
 800d858:	f7f5 f9ec 	bl	8002c34 <HAL_GPIO_DeInit>
			|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
			|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
			|GPIO_PIN_14|GPIO_PIN_15);

	HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800d85c:	f24f 013f 	movw	r1, #61503	; 0xf03f
 800d860:	480d      	ldr	r0, [pc, #52]	; (800d898 <HAL_FMC_MspDeInit+0x64>)
 800d862:	f7f5 f9e7 	bl	8002c34 <HAL_GPIO_DeInit>
			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
			|GPIO_PIN_14|GPIO_PIN_15);

	HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800d866:	f246 013f 	movw	r1, #24639	; 0x603f
 800d86a:	480c      	ldr	r0, [pc, #48]	; (800d89c <HAL_FMC_MspDeInit+0x68>)
 800d86c:	f7f5 f9e2 	bl	8002c34 <HAL_GPIO_DeInit>
			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_13|GPIO_PIN_14);

	HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800d870:	f64f 71f3 	movw	r1, #65523	; 0xfff3
 800d874:	480a      	ldr	r0, [pc, #40]	; (800d8a0 <HAL_FMC_MspDeInit+0x6c>)
 800d876:	f7f5 f9dd 	bl	8002c34 <HAL_GPIO_DeInit>
			|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
			|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
			|GPIO_PIN_6|GPIO_PIN_7);

	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 800d87a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d87e:	4809      	ldr	r0, [pc, #36]	; (800d8a4 <HAL_FMC_MspDeInit+0x70>)
 800d880:	f7f5 f9d8 	bl	8002c34 <HAL_GPIO_DeInit>
 800d884:	e000      	b.n	800d888 <HAL_FMC_MspDeInit+0x54>
		return;
 800d886:	bf00      	nop

	/* USER CODE BEGIN FMC_MspDeInit 1 */

	/* USER CODE END FMC_MspDeInit 1 */
}
 800d888:	bd80      	pop	{r7, pc}
 800d88a:	bf00      	nop
 800d88c:	20020618 	.word	0x20020618
 800d890:	40023800 	.word	0x40023800
 800d894:	40021000 	.word	0x40021000
 800d898:	40021400 	.word	0x40021400
 800d89c:	40021800 	.word	0x40021800
 800d8a0:	40020c00 	.word	0x40020c00
 800d8a4:	40020800 	.word	0x40020800

0800d8a8 <HAL_NOR_MspDeInit>:

void HAL_NOR_MspDeInit(NOR_HandleTypeDef* norHandle){
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b082      	sub	sp, #8
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NOR_MspDeInit 0 */

	/* USER CODE END NOR_MspDeInit 0 */
	HAL_FMC_MspDeInit();
 800d8b0:	f7ff ffc0 	bl	800d834 <HAL_FMC_MspDeInit>
	/* USER CODE BEGIN NOR_MspDeInit 1 */

	/* USER CODE END NOR_MspDeInit 1 */
}
 800d8b4:	bf00      	nop
 800d8b6:	3708      	adds	r7, #8
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bd80      	pop	{r7, pc}

0800d8bc <HAL_SRAM_MspDeInit>:

void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b082      	sub	sp, #8
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SRAM_MspDeInit 0 */

	/* USER CODE END SRAM_MspDeInit 0 */
	HAL_FMC_MspDeInit();
 800d8c4:	f7ff ffb6 	bl	800d834 <HAL_FMC_MspDeInit>
	/* USER CODE BEGIN SRAM_MspDeInit 1 */

	/* USER CODE END SRAM_MspDeInit 1 */
}
 800d8c8:	bf00      	nop
 800d8ca:	3708      	adds	r7, #8
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b090      	sub	sp, #64	; 0x40
 800d8d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800d8d6:	4ab0      	ldr	r2, [pc, #704]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d8d8:	4baf      	ldr	r3, [pc, #700]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d8da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8dc:	f043 0310 	orr.w	r3, r3, #16
 800d8e0:	6313      	str	r3, [r2, #48]	; 0x30
 800d8e2:	4bad      	ldr	r3, [pc, #692]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d8e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8e6:	f003 0310 	and.w	r3, r3, #16
 800d8ea:	62bb      	str	r3, [r7, #40]	; 0x28
 800d8ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800d8ee:	4aaa      	ldr	r2, [pc, #680]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d8f0:	4ba9      	ldr	r3, [pc, #676]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d8f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d8f8:	6313      	str	r3, [r2, #48]	; 0x30
 800d8fa:	4ba7      	ldr	r3, [pc, #668]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d8fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d902:	627b      	str	r3, [r7, #36]	; 0x24
 800d904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d906:	4aa4      	ldr	r2, [pc, #656]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d908:	4ba3      	ldr	r3, [pc, #652]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d90a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d90c:	f043 0304 	orr.w	r3, r3, #4
 800d910:	6313      	str	r3, [r2, #48]	; 0x30
 800d912:	4ba1      	ldr	r3, [pc, #644]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d916:	f003 0304 	and.w	r3, r3, #4
 800d91a:	623b      	str	r3, [r7, #32]
 800d91c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800d91e:	4a9e      	ldr	r2, [pc, #632]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d920:	4b9d      	ldr	r3, [pc, #628]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d924:	f043 0320 	orr.w	r3, r3, #32
 800d928:	6313      	str	r3, [r2, #48]	; 0x30
 800d92a:	4b9b      	ldr	r3, [pc, #620]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d92c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d92e:	f003 0320 	and.w	r3, r3, #32
 800d932:	61fb      	str	r3, [r7, #28]
 800d934:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d936:	4a98      	ldr	r2, [pc, #608]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d938:	4b97      	ldr	r3, [pc, #604]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d93a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d93c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d940:	6313      	str	r3, [r2, #48]	; 0x30
 800d942:	4b95      	ldr	r3, [pc, #596]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d94a:	61bb      	str	r3, [r7, #24]
 800d94c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d94e:	4a92      	ldr	r2, [pc, #584]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d950:	4b91      	ldr	r3, [pc, #580]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d954:	f043 0301 	orr.w	r3, r3, #1
 800d958:	6313      	str	r3, [r2, #48]	; 0x30
 800d95a:	4b8f      	ldr	r3, [pc, #572]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d95c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d95e:	f003 0301 	and.w	r3, r3, #1
 800d962:	617b      	str	r3, [r7, #20]
 800d964:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d966:	4a8c      	ldr	r2, [pc, #560]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d968:	4b8b      	ldr	r3, [pc, #556]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d96a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d96c:	f043 0302 	orr.w	r3, r3, #2
 800d970:	6313      	str	r3, [r2, #48]	; 0x30
 800d972:	4b89      	ldr	r3, [pc, #548]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d976:	f003 0302 	and.w	r3, r3, #2
 800d97a:	613b      	str	r3, [r7, #16]
 800d97c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800d97e:	4a86      	ldr	r2, [pc, #536]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d980:	4b85      	ldr	r3, [pc, #532]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d984:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d988:	6313      	str	r3, [r2, #48]	; 0x30
 800d98a:	4b83      	ldr	r3, [pc, #524]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d98c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d98e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d992:	60fb      	str	r3, [r7, #12]
 800d994:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800d996:	4a80      	ldr	r2, [pc, #512]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d998:	4b7f      	ldr	r3, [pc, #508]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d99a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d99c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9a0:	6313      	str	r3, [r2, #48]	; 0x30
 800d9a2:	4b7d      	ldr	r3, [pc, #500]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d9a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9aa:	60bb      	str	r3, [r7, #8]
 800d9ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d9ae:	4a7a      	ldr	r2, [pc, #488]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d9b0:	4b79      	ldr	r3, [pc, #484]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d9b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9b4:	f043 0308 	orr.w	r3, r3, #8
 800d9b8:	6313      	str	r3, [r2, #48]	; 0x30
 800d9ba:	4b77      	ldr	r3, [pc, #476]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d9bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9be:	f003 0308 	and.w	r3, r3, #8
 800d9c2:	607b      	str	r3, [r7, #4]
 800d9c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800d9c6:	4a74      	ldr	r2, [pc, #464]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d9c8:	4b73      	ldr	r3, [pc, #460]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d9ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d9d0:	6313      	str	r3, [r2, #48]	; 0x30
 800d9d2:	4b71      	ldr	r3, [pc, #452]	; (800db98 <MX_GPIO_Init+0x2c8>)
 800d9d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d9da:	603b      	str	r3, [r7, #0]
 800d9dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 800d9de:	2200      	movs	r2, #0
 800d9e0:	f24a 210d 	movw	r1, #41485	; 0xa20d
 800d9e4:	486d      	ldr	r0, [pc, #436]	; (800db9c <MX_GPIO_Init+0x2cc>)
 800d9e6:	f7f5 fa49 	bl	8002e7c <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	f24f 0101 	movw	r1, #61441	; 0xf001
 800d9f0:	486b      	ldr	r0, [pc, #428]	; (800dba0 <MX_GPIO_Init+0x2d0>)
 800d9f2:	f7f5 fa43 	bl	8002e7c <HAL_GPIO_WritePin>
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7, GPIO_PIN_RESET);
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	2187      	movs	r1, #135	; 0x87
 800d9fa:	486a      	ldr	r0, [pc, #424]	; (800dba4 <MX_GPIO_Init+0x2d4>)
 800d9fc:	f7f5 fa3e 	bl	8002e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800da00:	2200      	movs	r2, #0
 800da02:	f24f 013f 	movw	r1, #61503	; 0xf03f
 800da06:	4868      	ldr	r0, [pc, #416]	; (800dba8 <MX_GPIO_Init+0x2d8>)
 800da08:	f7f5 fa38 	bl	8002e7c <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800da0c:	2200      	movs	r2, #0
 800da0e:	210c      	movs	r1, #12
 800da10:	4866      	ldr	r0, [pc, #408]	; (800dbac <MX_GPIO_Init+0x2dc>)
 800da12:	f7f5 fa33 	bl	8002e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);
 800da16:	2200      	movs	r2, #0
 800da18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800da1c:	4864      	ldr	r0, [pc, #400]	; (800dbb0 <MX_GPIO_Init+0x2e0>)
 800da1e:	f7f5 fa2d 	bl	8002e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800da22:	2200      	movs	r2, #0
 800da24:	21e0      	movs	r1, #224	; 0xe0
 800da26:	4863      	ldr	r0, [pc, #396]	; (800dbb4 <MX_GPIO_Init+0x2e4>)
 800da28:	f7f5 fa28 	bl	8002e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI8 PI10 PI11 PI4 
                           PI5 PI6 PI7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_4 
 800da2c:	f44f 635f 	mov.w	r3, #3568	; 0xdf0
 800da30:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800da32:	2300      	movs	r3, #0
 800da34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da36:	2300      	movs	r3, #0
 800da38:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800da3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da3e:	4619      	mov	r1, r3
 800da40:	4857      	ldr	r0, [pc, #348]	; (800dba0 <MX_GPIO_Init+0x2d0>)
 800da42:	f7f4 ff4d 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC15 PC0 PC2 
                           PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 800da46:	f24a 230d 	movw	r3, #41485	; 0xa20d
 800da4a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_3|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800da4c:	2301      	movs	r3, #1
 800da4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da50:	2300      	movs	r3, #0
 800da52:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800da54:	2300      	movs	r3, #0
 800da56:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800da58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da5c:	4619      	mov	r1, r3
 800da5e:	484f      	ldr	r0, [pc, #316]	; (800db9c <MX_GPIO_Init+0x2cc>)
 800da60:	f7f4 ff3e 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800da64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800da68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800da6a:	2300      	movs	r3, #0
 800da6c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da6e:	2300      	movs	r3, #0
 800da70:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800da72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da76:	4619      	mov	r1, r3
 800da78:	4848      	ldr	r0, [pc, #288]	; (800db9c <MX_GPIO_Init+0x2cc>)
 800da7a:	f7f4 ff31 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI12 PI13 PI14 PI15 
                           PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 800da7e:	f24f 0301 	movw	r3, #61441	; 0xf001
 800da82:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800da84:	2301      	movs	r3, #1
 800da86:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da88:	2300      	movs	r3, #0
 800da8a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800da8c:	2300      	movs	r3, #0
 800da8e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800da90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da94:	4619      	mov	r1, r3
 800da96:	4842      	ldr	r0, [pc, #264]	; (800dba0 <MX_GPIO_Init+0x2d0>)
 800da98:	f7f4 ff22 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH2 PH3 PH8 PH9 
                           PH10 PH11 PH12 PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9 
 800da9c:	f649 730c 	movw	r3, #40716	; 0x9f0c
 800daa0:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800daa2:	2300      	movs	r3, #0
 800daa4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800daa6:	2300      	movs	r3, #0
 800daa8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800daaa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800daae:	4619      	mov	r1, r3
 800dab0:	4841      	ldr	r0, [pc, #260]	; (800dbb8 <MX_GPIO_Init+0x2e8>)
 800dab2:	f7f4 ff15 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800dab6:	2387      	movs	r3, #135	; 0x87
 800dab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800daba:	2301      	movs	r3, #1
 800dabc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dabe:	2300      	movs	r3, #0
 800dac0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dac2:	2300      	movs	r3, #0
 800dac4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dac6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800daca:	4619      	mov	r1, r3
 800dacc:	4835      	ldr	r0, [pc, #212]	; (800dba4 <MX_GPIO_Init+0x2d4>)
 800dace:	f7f4 ff07 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ0 PJ1 PJ2 PJ3 
                           PJ4 PJ5 PJ12 PJ13 
                           PJ14 PJ15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800dad2:	f24f 033f 	movw	r3, #61503	; 0xf03f
 800dad6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800dad8:	2301      	movs	r3, #1
 800dada:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dadc:	2300      	movs	r3, #0
 800dade:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dae0:	2300      	movs	r3, #0
 800dae2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800dae4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dae8:	4619      	mov	r1, r3
 800daea:	482f      	ldr	r0, [pc, #188]	; (800dba8 <MX_GPIO_Init+0x2d8>)
 800daec:	f7f4 fef8 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG6 PG7 PG8 PG9 
                           PG10 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 800daf0:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800daf4:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800daf6:	2300      	movs	r3, #0
 800daf8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dafa:	2300      	movs	r3, #0
 800dafc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800dafe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800db02:	4619      	mov	r1, r3
 800db04:	482a      	ldr	r0, [pc, #168]	; (800dbb0 <MX_GPIO_Init+0x2e0>)
 800db06:	f7f4 feeb 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800db0a:	230c      	movs	r3, #12
 800db0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800db0e:	2301      	movs	r3, #1
 800db10:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db12:	2300      	movs	r3, #0
 800db14:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800db16:	2300      	movs	r3, #0
 800db18:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800db1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800db1e:	4619      	mov	r1, r3
 800db20:	4822      	ldr	r0, [pc, #136]	; (800dbac <MX_GPIO_Init+0x2dc>)
 800db22:	f7f4 fedd 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800db26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800db2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800db2c:	2301      	movs	r3, #1
 800db2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db30:	2300      	movs	r3, #0
 800db32:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800db34:	2300      	movs	r3, #0
 800db36:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800db38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800db3c:	4619      	mov	r1, r3
 800db3e:	481c      	ldr	r0, [pc, #112]	; (800dbb0 <MX_GPIO_Init+0x2e0>)
 800db40:	f7f4 fece 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK3 PK4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800db44:	2318      	movs	r3, #24
 800db46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800db48:	2300      	movs	r3, #0
 800db4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db4c:	2300      	movs	r3, #0
 800db4e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800db50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800db54:	4619      	mov	r1, r3
 800db56:	4817      	ldr	r0, [pc, #92]	; (800dbb4 <MX_GPIO_Init+0x2e4>)
 800db58:	f7f4 fec2 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK5 PK6 PK7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800db5c:	23e0      	movs	r3, #224	; 0xe0
 800db5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800db60:	2301      	movs	r3, #1
 800db62:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db64:	2300      	movs	r3, #0
 800db66:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800db68:	2300      	movs	r3, #0
 800db6a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800db6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800db70:	4619      	mov	r1, r3
 800db72:	4810      	ldr	r0, [pc, #64]	; (800dbb4 <MX_GPIO_Init+0x2e4>)
 800db74:	f7f4 feb4 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800db78:	2310      	movs	r3, #16
 800db7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800db7c:	2300      	movs	r3, #0
 800db7e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db80:	2300      	movs	r3, #0
 800db82:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800db84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800db88:	4619      	mov	r1, r3
 800db8a:	4806      	ldr	r0, [pc, #24]	; (800dba4 <MX_GPIO_Init+0x2d4>)
 800db8c:	f7f4 fea8 	bl	80028e0 <HAL_GPIO_Init>

}
 800db90:	bf00      	nop
 800db92:	3740      	adds	r7, #64	; 0x40
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}
 800db98:	40023800 	.word	0x40023800
 800db9c:	40020800 	.word	0x40020800
 800dba0:	40022000 	.word	0x40022000
 800dba4:	40020400 	.word	0x40020400
 800dba8:	40022400 	.word	0x40022400
 800dbac:	40020c00 	.word	0x40020c00
 800dbb0:	40021800 	.word	0x40021800
 800dbb4:	40022800 	.word	0x40022800
 800dbb8:	40021c00 	.word	0x40021c00

0800dbbc <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 800dbc0:	4b1e      	ldr	r3, [pc, #120]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbc2:	4a1f      	ldr	r2, [pc, #124]	; (800dc40 <MX_I2C2_Init+0x84>)
 800dbc4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00A0A3F7;
 800dbc6:	4b1d      	ldr	r3, [pc, #116]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbc8:	4a1e      	ldr	r2, [pc, #120]	; (800dc44 <MX_I2C2_Init+0x88>)
 800dbca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800dbcc:	4b1b      	ldr	r3, [pc, #108]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbce:	2200      	movs	r2, #0
 800dbd0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800dbd2:	4b1a      	ldr	r3, [pc, #104]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbd4:	2201      	movs	r2, #1
 800dbd6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800dbd8:	4b18      	ldr	r3, [pc, #96]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbda:	2200      	movs	r2, #0
 800dbdc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800dbde:	4b17      	ldr	r3, [pc, #92]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800dbe4:	4b15      	ldr	r3, [pc, #84]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800dbea:	4b14      	ldr	r3, [pc, #80]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbec:	2200      	movs	r2, #0
 800dbee:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800dbf0:	4b12      	ldr	r3, [pc, #72]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800dbf6:	4811      	ldr	r0, [pc, #68]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dbf8:	f7f6 fda4 	bl	8004744 <HAL_I2C_Init>
 800dbfc:	4603      	mov	r3, r0
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d003      	beq.n	800dc0a <MX_I2C2_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dc02:	214d      	movs	r1, #77	; 0x4d
 800dc04:	4810      	ldr	r0, [pc, #64]	; (800dc48 <MX_I2C2_Init+0x8c>)
 800dc06:	f005 fb6d 	bl	80132e4 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800dc0a:	2100      	movs	r1, #0
 800dc0c:	480b      	ldr	r0, [pc, #44]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dc0e:	f7f7 fb75 	bl	80052fc <HAL_I2CEx_ConfigAnalogFilter>
 800dc12:	4603      	mov	r3, r0
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d003      	beq.n	800dc20 <MX_I2C2_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dc18:	2154      	movs	r1, #84	; 0x54
 800dc1a:	480b      	ldr	r0, [pc, #44]	; (800dc48 <MX_I2C2_Init+0x8c>)
 800dc1c:	f005 fb62 	bl	80132e4 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800dc20:	2100      	movs	r1, #0
 800dc22:	4806      	ldr	r0, [pc, #24]	; (800dc3c <MX_I2C2_Init+0x80>)
 800dc24:	f7f7 fbb5 	bl	8005392 <HAL_I2CEx_ConfigDigitalFilter>
 800dc28:	4603      	mov	r3, r0
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d003      	beq.n	800dc36 <MX_I2C2_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dc2e:	215b      	movs	r1, #91	; 0x5b
 800dc30:	4805      	ldr	r0, [pc, #20]	; (800dc48 <MX_I2C2_Init+0x8c>)
 800dc32:	f005 fb57 	bl	80132e4 <_Error_Handler>
  }

}
 800dc36:	bf00      	nop
 800dc38:	bd80      	pop	{r7, pc}
 800dc3a:	bf00      	nop
 800dc3c:	2002b1bc 	.word	0x2002b1bc
 800dc40:	40005800 	.word	0x40005800
 800dc44:	00a0a3f7 	.word	0x00a0a3f7
 800dc48:	08013ec4 	.word	0x08013ec4

0800dc4c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b088      	sub	sp, #32
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C2)
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	4a11      	ldr	r2, [pc, #68]	; (800dca0 <HAL_I2C_MspInit+0x54>)
 800dc5a:	4293      	cmp	r3, r2
 800dc5c:	d11b      	bne.n	800dc96 <HAL_I2C_MspInit+0x4a>
  
    /**I2C2 GPIO Configuration    
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800dc5e:	2330      	movs	r3, #48	; 0x30
 800dc60:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800dc62:	2312      	movs	r3, #18
 800dc64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800dc66:	2301      	movs	r3, #1
 800dc68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dc6a:	2303      	movs	r3, #3
 800dc6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800dc6e:	2304      	movs	r3, #4
 800dc70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800dc72:	f107 030c 	add.w	r3, r7, #12
 800dc76:	4619      	mov	r1, r3
 800dc78:	480a      	ldr	r0, [pc, #40]	; (800dca4 <HAL_I2C_MspInit+0x58>)
 800dc7a:	f7f4 fe31 	bl	80028e0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800dc7e:	4a0a      	ldr	r2, [pc, #40]	; (800dca8 <HAL_I2C_MspInit+0x5c>)
 800dc80:	4b09      	ldr	r3, [pc, #36]	; (800dca8 <HAL_I2C_MspInit+0x5c>)
 800dc82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800dc88:	6413      	str	r3, [r2, #64]	; 0x40
 800dc8a:	4b07      	ldr	r3, [pc, #28]	; (800dca8 <HAL_I2C_MspInit+0x5c>)
 800dc8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dc92:	60bb      	str	r3, [r7, #8]
 800dc94:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800dc96:	bf00      	nop
 800dc98:	3720      	adds	r7, #32
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	bd80      	pop	{r7, pc}
 800dc9e:	bf00      	nop
 800dca0:	40005800 	.word	0x40005800
 800dca4:	40021c00 	.word	0x40021c00
 800dca8:	40023800 	.word	0x40023800

0800dcac <HAL_LTDC_MspInit>:
  }

}

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800dcac:	b480      	push	{r7}
 800dcae:	b085      	sub	sp, #20
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]

  if(ltdcHandle->Instance==LTDC)
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	4a0a      	ldr	r2, [pc, #40]	; (800dce4 <HAL_LTDC_MspInit+0x38>)
 800dcba:	4293      	cmp	r3, r2
 800dcbc:	d10b      	bne.n	800dcd6 <HAL_LTDC_MspInit+0x2a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800dcbe:	4a0a      	ldr	r2, [pc, #40]	; (800dce8 <HAL_LTDC_MspInit+0x3c>)
 800dcc0:	4b09      	ldr	r3, [pc, #36]	; (800dce8 <HAL_LTDC_MspInit+0x3c>)
 800dcc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dcc4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dcc8:	6453      	str	r3, [r2, #68]	; 0x44
 800dcca:	4b07      	ldr	r3, [pc, #28]	; (800dce8 <HAL_LTDC_MspInit+0x3c>)
 800dccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dcce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dcd2:	60fb      	str	r3, [r7, #12]
 800dcd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800dcd6:	bf00      	nop
 800dcd8:	3714      	adds	r7, #20
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce0:	4770      	bx	lr
 800dce2:	bf00      	nop
 800dce4:	40016800 	.word	0x40016800
 800dce8:	40023800 	.word	0x40023800

0800dcec <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800dcf0:	4b1c      	ldr	r3, [pc, #112]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dcf2:	4a1d      	ldr	r2, [pc, #116]	; (800dd68 <MX_SPI2_Init+0x7c>)
 800dcf4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800dcf6:	4b1b      	ldr	r3, [pc, #108]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dcf8:	f44f 7282 	mov.w	r2, #260	; 0x104
 800dcfc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800dcfe:	4b19      	ldr	r3, [pc, #100]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd00:	2200      	movs	r2, #0
 800dd02:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800dd04:	4b17      	ldr	r3, [pc, #92]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd06:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800dd0a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800dd0c:	4b15      	ldr	r3, [pc, #84]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd0e:	2200      	movs	r2, #0
 800dd10:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dd12:	4b14      	ldr	r3, [pc, #80]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd14:	2200      	movs	r2, #0
 800dd16:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800dd18:	4b12      	ldr	r3, [pc, #72]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dd1e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800dd20:	4b10      	ldr	r3, [pc, #64]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd22:	2238      	movs	r2, #56	; 0x38
 800dd24:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dd26:	4b0f      	ldr	r3, [pc, #60]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd28:	2200      	movs	r2, #0
 800dd2a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800dd2c:	4b0d      	ldr	r3, [pc, #52]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd2e:	2200      	movs	r2, #0
 800dd30:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dd32:	4b0c      	ldr	r3, [pc, #48]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd34:	2200      	movs	r2, #0
 800dd36:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800dd38:	4b0a      	ldr	r3, [pc, #40]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd3a:	2207      	movs	r2, #7
 800dd3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800dd3e:	4b09      	ldr	r3, [pc, #36]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd40:	2200      	movs	r2, #0
 800dd42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800dd44:	4b07      	ldr	r3, [pc, #28]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd46:	2208      	movs	r2, #8
 800dd48:	635a      	str	r2, [r3, #52]	; 0x34

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800dd4a:	4806      	ldr	r0, [pc, #24]	; (800dd64 <MX_SPI2_Init+0x78>)
 800dd4c:	f7f9 f976 	bl	800703c <HAL_SPI_Init>
 800dd50:	4603      	mov	r3, r0
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d003      	beq.n	800dd5e <MX_SPI2_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dd56:	2154      	movs	r1, #84	; 0x54
 800dd58:	4804      	ldr	r0, [pc, #16]	; (800dd6c <MX_SPI2_Init+0x80>)
 800dd5a:	f005 fac3 	bl	80132e4 <_Error_Handler>
  }

}
 800dd5e:	bf00      	nop
 800dd60:	bd80      	pop	{r7, pc}
 800dd62:	bf00      	nop
 800dd64:	2002b218 	.word	0x2002b218
 800dd68:	40003800 	.word	0x40003800
 800dd6c:	08013ed8 	.word	0x08013ed8

0800dd70 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 800dd74:	4b1c      	ldr	r3, [pc, #112]	; (800dde8 <MX_SPI5_Init+0x78>)
 800dd76:	4a1d      	ldr	r2, [pc, #116]	; (800ddec <MX_SPI5_Init+0x7c>)
 800dd78:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800dd7a:	4b1b      	ldr	r3, [pc, #108]	; (800dde8 <MX_SPI5_Init+0x78>)
 800dd7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 800dd80:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800dd82:	4b19      	ldr	r3, [pc, #100]	; (800dde8 <MX_SPI5_Init+0x78>)
 800dd84:	2200      	movs	r2, #0
 800dd86:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800dd88:	4b17      	ldr	r3, [pc, #92]	; (800dde8 <MX_SPI5_Init+0x78>)
 800dd8a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800dd8e:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800dd90:	4b15      	ldr	r3, [pc, #84]	; (800dde8 <MX_SPI5_Init+0x78>)
 800dd92:	2200      	movs	r2, #0
 800dd94:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dd96:	4b14      	ldr	r3, [pc, #80]	; (800dde8 <MX_SPI5_Init+0x78>)
 800dd98:	2200      	movs	r2, #0
 800dd9a:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800dd9c:	4b12      	ldr	r3, [pc, #72]	; (800dde8 <MX_SPI5_Init+0x78>)
 800dd9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dda2:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800dda4:	4b10      	ldr	r3, [pc, #64]	; (800dde8 <MX_SPI5_Init+0x78>)
 800dda6:	2238      	movs	r2, #56	; 0x38
 800dda8:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ddaa:	4b0f      	ldr	r3, [pc, #60]	; (800dde8 <MX_SPI5_Init+0x78>)
 800ddac:	2200      	movs	r2, #0
 800ddae:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800ddb0:	4b0d      	ldr	r3, [pc, #52]	; (800dde8 <MX_SPI5_Init+0x78>)
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ddb6:	4b0c      	ldr	r3, [pc, #48]	; (800dde8 <MX_SPI5_Init+0x78>)
 800ddb8:	2200      	movs	r2, #0
 800ddba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 800ddbc:	4b0a      	ldr	r3, [pc, #40]	; (800dde8 <MX_SPI5_Init+0x78>)
 800ddbe:	2207      	movs	r2, #7
 800ddc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800ddc2:	4b09      	ldr	r3, [pc, #36]	; (800dde8 <MX_SPI5_Init+0x78>)
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800ddc8:	4b07      	ldr	r3, [pc, #28]	; (800dde8 <MX_SPI5_Init+0x78>)
 800ddca:	2208      	movs	r2, #8
 800ddcc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800ddce:	4806      	ldr	r0, [pc, #24]	; (800dde8 <MX_SPI5_Init+0x78>)
 800ddd0:	f7f9 f934 	bl	800703c <HAL_SPI_Init>
 800ddd4:	4603      	mov	r3, r0
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d003      	beq.n	800dde2 <MX_SPI5_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ddda:	216c      	movs	r1, #108	; 0x6c
 800dddc:	4804      	ldr	r0, [pc, #16]	; (800ddf0 <MX_SPI5_Init+0x80>)
 800ddde:	f005 fa81 	bl	80132e4 <_Error_Handler>
  }

}
 800dde2:	bf00      	nop
 800dde4:	bd80      	pop	{r7, pc}
 800dde6:	bf00      	nop
 800dde8:	2002b27c 	.word	0x2002b27c
 800ddec:	40015000 	.word	0x40015000
 800ddf0:	08013ed8 	.word	0x08013ed8

0800ddf4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b08a      	sub	sp, #40	; 0x28
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI2)
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	4a2a      	ldr	r2, [pc, #168]	; (800deac <HAL_SPI_MspInit+0xb8>)
 800de02:	4293      	cmp	r3, r2
 800de04:	d11c      	bne.n	800de40 <HAL_SPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800de06:	4a2a      	ldr	r2, [pc, #168]	; (800deb0 <HAL_SPI_MspInit+0xbc>)
 800de08:	4b29      	ldr	r3, [pc, #164]	; (800deb0 <HAL_SPI_MspInit+0xbc>)
 800de0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800de10:	6413      	str	r3, [r2, #64]	; 0x40
 800de12:	4b27      	ldr	r3, [pc, #156]	; (800deb0 <HAL_SPI_MspInit+0xbc>)
 800de14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de1a:	613b      	str	r3, [r7, #16]
 800de1c:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration    
    PI1     ------> SPI2_SCK
    PI2     ------> SPI2_MISO
    PI3     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800de1e:	230e      	movs	r3, #14
 800de20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800de22:	2302      	movs	r3, #2
 800de24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800de26:	2300      	movs	r3, #0
 800de28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800de2a:	2303      	movs	r3, #3
 800de2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800de2e:	2305      	movs	r3, #5
 800de30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800de32:	f107 0314 	add.w	r3, r7, #20
 800de36:	4619      	mov	r1, r3
 800de38:	481e      	ldr	r0, [pc, #120]	; (800deb4 <HAL_SPI_MspInit+0xc0>)
 800de3a:	f7f4 fd51 	bl	80028e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800de3e:	e031      	b.n	800dea4 <HAL_SPI_MspInit+0xb0>
  else if(spiHandle->Instance==SPI5)
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	4a1c      	ldr	r2, [pc, #112]	; (800deb8 <HAL_SPI_MspInit+0xc4>)
 800de46:	4293      	cmp	r3, r2
 800de48:	d12c      	bne.n	800dea4 <HAL_SPI_MspInit+0xb0>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800de4a:	4a19      	ldr	r2, [pc, #100]	; (800deb0 <HAL_SPI_MspInit+0xbc>)
 800de4c:	4b18      	ldr	r3, [pc, #96]	; (800deb0 <HAL_SPI_MspInit+0xbc>)
 800de4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de54:	6453      	str	r3, [r2, #68]	; 0x44
 800de56:	4b16      	ldr	r3, [pc, #88]	; (800deb0 <HAL_SPI_MspInit+0xbc>)
 800de58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800de5e:	60fb      	str	r3, [r7, #12]
 800de60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800de62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800de66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800de68:	2302      	movs	r3, #2
 800de6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800de6c:	2300      	movs	r3, #0
 800de6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800de70:	2303      	movs	r3, #3
 800de72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800de74:	2305      	movs	r3, #5
 800de76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800de78:	f107 0314 	add.w	r3, r7, #20
 800de7c:	4619      	mov	r1, r3
 800de7e:	480f      	ldr	r0, [pc, #60]	; (800debc <HAL_SPI_MspInit+0xc8>)
 800de80:	f7f4 fd2e 	bl	80028e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800de84:	23c0      	movs	r3, #192	; 0xc0
 800de86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800de88:	2302      	movs	r3, #2
 800de8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800de8c:	2300      	movs	r3, #0
 800de8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800de90:	2303      	movs	r3, #3
 800de92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800de94:	2305      	movs	r3, #5
 800de96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800de98:	f107 0314 	add.w	r3, r7, #20
 800de9c:	4619      	mov	r1, r3
 800de9e:	4808      	ldr	r0, [pc, #32]	; (800dec0 <HAL_SPI_MspInit+0xcc>)
 800dea0:	f7f4 fd1e 	bl	80028e0 <HAL_GPIO_Init>
}
 800dea4:	bf00      	nop
 800dea6:	3728      	adds	r7, #40	; 0x28
 800dea8:	46bd      	mov	sp, r7
 800deaa:	bd80      	pop	{r7, pc}
 800deac:	40003800 	.word	0x40003800
 800deb0:	40023800 	.word	0x40023800
 800deb4:	40022000 	.word	0x40022000
 800deb8:	40015000 	.word	0x40015000
 800debc:	40021400 	.word	0x40021400
 800dec0:	40021c00 	.word	0x40021c00

0800dec4 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}

void MX_TIM3_Init(void)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b088      	sub	sp, #32
 800dec8:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	//TIM3 runs on APB1 source which clocks at 42 MHz: 42000000/42000 --> 1000 Hz ticking clock

	htim3.Instance = TIM3;
 800deca:	4b1e      	ldr	r3, [pc, #120]	; (800df44 <MX_TIM3_Init+0x80>)
 800decc:	4a1e      	ldr	r2, [pc, #120]	; (800df48 <MX_TIM3_Init+0x84>)
 800dece:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 42000;					//Divide clock to 1 kHz, 1ms running timer
 800ded0:	4b1c      	ldr	r3, [pc, #112]	; (800df44 <MX_TIM3_Init+0x80>)
 800ded2:	f24a 4210 	movw	r2, #42000	; 0xa410
 800ded6:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ded8:	4b1a      	ldr	r3, [pc, #104]	; (800df44 <MX_TIM3_Init+0x80>)
 800deda:	2200      	movs	r2, #0
 800dedc:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 500 - 1;					//Interrupt every 2ms *(Period - 1) --> 1000 ms
 800dede:	4b19      	ldr	r3, [pc, #100]	; (800df44 <MX_TIM3_Init+0x80>)
 800dee0:	f240 12f3 	movw	r2, #499	; 0x1f3
 800dee4:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dee6:	4b17      	ldr	r3, [pc, #92]	; (800df44 <MX_TIM3_Init+0x80>)
 800dee8:	2200      	movs	r2, #0
 800deea:	611a      	str	r2, [r3, #16]
	htim3.Init.RepetitionCounter = 0x0;
 800deec:	4b15      	ldr	r3, [pc, #84]	; (800df44 <MX_TIM3_Init+0x80>)
 800deee:	2200      	movs	r2, #0
 800def0:	615a      	str	r2, [r3, #20]

	if (HAL_TIM_Base_Init(&htim3)!= HAL_OK)
 800def2:	4814      	ldr	r0, [pc, #80]	; (800df44 <MX_TIM3_Init+0x80>)
 800def4:	f7f9 ff1f 	bl	8007d36 <HAL_TIM_Base_Init>
 800def8:	4603      	mov	r3, r0
 800defa:	2b00      	cmp	r3, #0
 800defc:	d003      	beq.n	800df06 <MX_TIM3_Init+0x42>
	{
		_Error_Handler(__FILE__, __LINE__);
 800defe:	217d      	movs	r1, #125	; 0x7d
 800df00:	4812      	ldr	r0, [pc, #72]	; (800df4c <MX_TIM3_Init+0x88>)
 800df02:	f005 f9ef 	bl	80132e4 <_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800df06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800df0a:	613b      	str	r3, [r7, #16]
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 800df0c:	f107 0310 	add.w	r3, r7, #16
 800df10:	4619      	mov	r1, r3
 800df12:	480c      	ldr	r0, [pc, #48]	; (800df44 <MX_TIM3_Init+0x80>)
 800df14:	f7fa f900 	bl	8008118 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800df18:	2300      	movs	r3, #0
 800df1a:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800df1c:	2300      	movs	r3, #0
 800df1e:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800df20:	2300      	movs	r3, #0
 800df22:	60fb      	str	r3, [r7, #12]

	 if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)!= HAL_OK)
 800df24:	1d3b      	adds	r3, r7, #4
 800df26:	4619      	mov	r1, r3
 800df28:	4806      	ldr	r0, [pc, #24]	; (800df44 <MX_TIM3_Init+0x80>)
 800df2a:	f7fa fd4f 	bl	80089cc <HAL_TIMEx_MasterConfigSynchronization>
 800df2e:	4603      	mov	r3, r0
 800df30:	2b00      	cmp	r3, #0
 800df32:	d003      	beq.n	800df3c <MX_TIM3_Init+0x78>
	 {
		 _Error_Handler(__FILE__, __LINE__);
 800df34:	2189      	movs	r1, #137	; 0x89
 800df36:	4805      	ldr	r0, [pc, #20]	; (800df4c <MX_TIM3_Init+0x88>)
 800df38:	f005 f9d4 	bl	80132e4 <_Error_Handler>
	 }
}
 800df3c:	bf00      	nop
 800df3e:	3720      	adds	r7, #32
 800df40:	46bd      	mov	sp, r7
 800df42:	bd80      	pop	{r7, pc}
 800df44:	2002b360 	.word	0x2002b360
 800df48:	40000400 	.word	0x40000400
 800df4c:	08013eec 	.word	0x08013eec

0800df50 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(uint32_t duty_cycle)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b08e      	sub	sp, #56	; 0x38
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  uint32_t pulse = 1390*duty_cycle/100;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	f240 526e 	movw	r2, #1390	; 0x56e
 800df5e:	fb02 f303 	mul.w	r3, r2, r3
 800df62:	4a2a      	ldr	r2, [pc, #168]	; (800e00c <MX_TIM5_Init+0xbc>)
 800df64:	fba2 2303 	umull	r2, r3, r2, r3
 800df68:	095b      	lsrs	r3, r3, #5
 800df6a:	637b      	str	r3, [r7, #52]	; 0x34

  htim5.Instance = TIM5;
 800df6c:	4b28      	ldr	r3, [pc, #160]	; (800e010 <MX_TIM5_Init+0xc0>)
 800df6e:	4a29      	ldr	r2, [pc, #164]	; (800e014 <MX_TIM5_Init+0xc4>)
 800df70:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800df72:	4b27      	ldr	r3, [pc, #156]	; (800e010 <MX_TIM5_Init+0xc0>)
 800df74:	2200      	movs	r2, #0
 800df76:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800df78:	4b25      	ldr	r3, [pc, #148]	; (800e010 <MX_TIM5_Init+0xc0>)
 800df7a:	2200      	movs	r2, #0
 800df7c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1390;
 800df7e:	4b24      	ldr	r3, [pc, #144]	; (800e010 <MX_TIM5_Init+0xc0>)
 800df80:	f240 526e 	movw	r2, #1390	; 0x56e
 800df84:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800df86:	4b22      	ldr	r3, [pc, #136]	; (800e010 <MX_TIM5_Init+0xc0>)
 800df88:	2200      	movs	r2, #0
 800df8a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800df8c:	4b20      	ldr	r3, [pc, #128]	; (800e010 <MX_TIM5_Init+0xc0>)
 800df8e:	2200      	movs	r2, #0
 800df90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800df92:	481f      	ldr	r0, [pc, #124]	; (800e010 <MX_TIM5_Init+0xc0>)
 800df94:	f7f9 ff40 	bl	8007e18 <HAL_TIM_PWM_Init>
 800df98:	4603      	mov	r3, r0
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d003      	beq.n	800dfa6 <MX_TIM5_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800df9e:	21c7      	movs	r1, #199	; 0xc7
 800dfa0:	481d      	ldr	r0, [pc, #116]	; (800e018 <MX_TIM5_Init+0xc8>)
 800dfa2:	f005 f99f 	bl	80132e4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dfaa:	2300      	movs	r3, #0
 800dfac:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800dfae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dfb2:	4619      	mov	r1, r3
 800dfb4:	4816      	ldr	r0, [pc, #88]	; (800e010 <MX_TIM5_Init+0xc0>)
 800dfb6:	f7fa fd09 	bl	80089cc <HAL_TIMEx_MasterConfigSynchronization>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d003      	beq.n	800dfc8 <MX_TIM5_Init+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dfc0:	21ce      	movs	r1, #206	; 0xce
 800dfc2:	4815      	ldr	r0, [pc, #84]	; (800e018 <MX_TIM5_Init+0xc8>)
 800dfc4:	f005 f98e 	bl	80132e4 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dfc8:	2360      	movs	r3, #96	; 0x60
 800dfca:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = pulse;
 800dfcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dfce:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	61fb      	str	r3, [r7, #28]


  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800dfd8:	f107 030c 	add.w	r3, r7, #12
 800dfdc:	220c      	movs	r2, #12
 800dfde:	4619      	mov	r1, r3
 800dfe0:	480b      	ldr	r0, [pc, #44]	; (800e010 <MX_TIM5_Init+0xc0>)
 800dfe2:	f7fa fd5b 	bl	8008a9c <HAL_TIM_PWM_ConfigChannel>
 800dfe6:	4603      	mov	r3, r0
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d003      	beq.n	800dff4 <MX_TIM5_Init+0xa4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dfec:	21d9      	movs	r1, #217	; 0xd9
 800dfee:	480a      	ldr	r0, [pc, #40]	; (800e018 <MX_TIM5_Init+0xc8>)
 800dff0:	f005 f978 	bl	80132e4 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim5);
 800dff4:	4806      	ldr	r0, [pc, #24]	; (800e010 <MX_TIM5_Init+0xc0>)
 800dff6:	f000 f841 	bl	800e07c <HAL_TIM_MspPostInit>

 	 HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_4);
 800dffa:	210c      	movs	r1, #12
 800dffc:	4804      	ldr	r0, [pc, #16]	; (800e010 <MX_TIM5_Init+0xc0>)
 800dffe:	f7f9 ff37 	bl	8007e70 <HAL_TIM_PWM_Start>
}
 800e002:	bf00      	nop
 800e004:	3738      	adds	r7, #56	; 0x38
 800e006:	46bd      	mov	sp, r7
 800e008:	bd80      	pop	{r7, pc}
 800e00a:	bf00      	nop
 800e00c:	51eb851f 	.word	0x51eb851f
 800e010:	2002b320 	.word	0x2002b320
 800e014:	40000c00 	.word	0x40000c00
 800e018:	08013eec 	.word	0x08013eec

0800e01c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800e01c:	b480      	push	{r7}
 800e01e:	b085      	sub	sp, #20
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e02c:	d10b      	bne.n	800e046 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800e02e:	4a11      	ldr	r2, [pc, #68]	; (800e074 <HAL_TIM_PWM_MspInit+0x58>)
 800e030:	4b10      	ldr	r3, [pc, #64]	; (800e074 <HAL_TIM_PWM_MspInit+0x58>)
 800e032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e034:	f043 0301 	orr.w	r3, r3, #1
 800e038:	6413      	str	r3, [r2, #64]	; 0x40
 800e03a:	4b0e      	ldr	r3, [pc, #56]	; (800e074 <HAL_TIM_PWM_MspInit+0x58>)
 800e03c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e03e:	f003 0301 	and.w	r3, r3, #1
 800e042:	60fb      	str	r3, [r7, #12]
 800e044:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  if(tim_pwmHandle->Instance==TIM5)
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	4a0b      	ldr	r2, [pc, #44]	; (800e078 <HAL_TIM_PWM_MspInit+0x5c>)
 800e04c:	4293      	cmp	r3, r2
 800e04e:	d10b      	bne.n	800e068 <HAL_TIM_PWM_MspInit+0x4c>
   {
   /* USER CODE BEGIN tim5_MspInit 0 */

   /* USER CODE END tim5_MspInit 0 */
     /* tim5 clock enable */
     __HAL_RCC_TIM5_CLK_ENABLE();
 800e050:	4a08      	ldr	r2, [pc, #32]	; (800e074 <HAL_TIM_PWM_MspInit+0x58>)
 800e052:	4b08      	ldr	r3, [pc, #32]	; (800e074 <HAL_TIM_PWM_MspInit+0x58>)
 800e054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e056:	f043 0308 	orr.w	r3, r3, #8
 800e05a:	6413      	str	r3, [r2, #64]	; 0x40
 800e05c:	4b05      	ldr	r3, [pc, #20]	; (800e074 <HAL_TIM_PWM_MspInit+0x58>)
 800e05e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e060:	f003 0308 	and.w	r3, r3, #8
 800e064:	60bb      	str	r3, [r7, #8]
 800e066:	68bb      	ldr	r3, [r7, #8]
     //			HAL_NVIC_EnableIRQ(TIM5_IRQn);
   /* USER CODE BEGIN tim5_MspInit 1 */

   /* USER CODE END tim5_MspInit 1 */
   }
}
 800e068:	bf00      	nop
 800e06a:	3714      	adds	r7, #20
 800e06c:	46bd      	mov	sp, r7
 800e06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e072:	4770      	bx	lr
 800e074:	40023800 	.word	0x40023800
 800e078:	40000c00 	.word	0x40000c00

0800e07c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b088      	sub	sp, #32
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e08c:	d120      	bne.n	800e0d0 <HAL_TIM_MspPostInit+0x54>
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800e08e:	2301      	movs	r3, #1
 800e090:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e092:	2302      	movs	r3, #2
 800e094:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e096:	2300      	movs	r3, #0
 800e098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e09a:	2300      	movs	r3, #0
 800e09c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e09e:	2301      	movs	r3, #1
 800e0a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e0a2:	f107 030c 	add.w	r3, r7, #12
 800e0a6:	4619      	mov	r1, r3
 800e0a8:	4816      	ldr	r0, [pc, #88]	; (800e104 <HAL_TIM_MspPostInit+0x88>)
 800e0aa:	f7f4 fc19 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3;
 800e0ae:	f640 0308 	movw	r3, #2056	; 0x808
 800e0b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e0b4:	2302      	movs	r3, #2
 800e0b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e0bc:	2300      	movs	r3, #0
 800e0be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e0c4:	f107 030c 	add.w	r3, r7, #12
 800e0c8:	4619      	mov	r1, r3
 800e0ca:	480f      	ldr	r0, [pc, #60]	; (800e108 <HAL_TIM_MspPostInit+0x8c>)
 800e0cc:	f7f4 fc08 	bl	80028e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  if(timHandle->Instance==TIM5)
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	4a0d      	ldr	r2, [pc, #52]	; (800e10c <HAL_TIM_MspPostInit+0x90>)
 800e0d6:	4293      	cmp	r3, r2
 800e0d8:	d10f      	bne.n	800e0fa <HAL_TIM_MspPostInit+0x7e>
      /**TIM5 GPIO Configuration
      PA0/WKUP     ------> TIM5_CH4
      __TIM3_CLK_ENABLE();
      */

      GPIO_InitStruct.Pin = GPIO_PIN_0;
 800e0da:	2301      	movs	r3, #1
 800e0dc:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e0de:	2302      	movs	r3, #2
 800e0e0:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e0e6:	2300      	movs	r3, #0
 800e0e8:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800e0ea:	2302      	movs	r3, #2
 800e0ec:	61fb      	str	r3, [r7, #28]
      HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800e0ee:	f107 030c 	add.w	r3, r7, #12
 800e0f2:	4619      	mov	r1, r3
 800e0f4:	4806      	ldr	r0, [pc, #24]	; (800e110 <HAL_TIM_MspPostInit+0x94>)
 800e0f6:	f7f4 fbf3 	bl	80028e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
    }

}
 800e0fa:	bf00      	nop
 800e0fc:	3720      	adds	r7, #32
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
 800e102:	bf00      	nop
 800e104:	40020000 	.word	0x40020000
 800e108:	40020400 	.word	0x40020400
 800e10c:	40000c00 	.word	0x40000c00
 800e110:	40022000 	.word	0x40022000

0800e114 <HAL_TIM_Base_MspInit>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b084      	sub	sp, #16
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]

	if(htim_base->Instance == TIM3)
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	4a19      	ldr	r2, [pc, #100]	; (800e188 <HAL_TIM_Base_MspInit+0x74>)
 800e122:	4293      	cmp	r3, r2
 800e124:	d113      	bne.n	800e14e <HAL_TIM_Base_MspInit+0x3a>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 800e126:	4a19      	ldr	r2, [pc, #100]	; (800e18c <HAL_TIM_Base_MspInit+0x78>)
 800e128:	4b18      	ldr	r3, [pc, #96]	; (800e18c <HAL_TIM_Base_MspInit+0x78>)
 800e12a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e12c:	f043 0302 	orr.w	r3, r3, #2
 800e130:	6413      	str	r3, [r2, #64]	; 0x40
 800e132:	4b16      	ldr	r3, [pc, #88]	; (800e18c <HAL_TIM_Base_MspInit+0x78>)
 800e134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e136:	f003 0302 	and.w	r3, r3, #2
 800e13a:	60fb      	str	r3, [r7, #12]
 800e13c:	68fb      	ldr	r3, [r7, #12]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800e13e:	2200      	movs	r2, #0
 800e140:	2100      	movs	r1, #0
 800e142:	201d      	movs	r0, #29
 800e144:	f7f3 f883 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800e148:	201d      	movs	r0, #29
 800e14a:	f7f3 f89c 	bl	8001286 <HAL_NVIC_EnableIRQ>
	}

	if(htim_base->Instance == TIM4)
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	4a0f      	ldr	r2, [pc, #60]	; (800e190 <HAL_TIM_Base_MspInit+0x7c>)
 800e154:	4293      	cmp	r3, r2
 800e156:	d113      	bne.n	800e180 <HAL_TIM_Base_MspInit+0x6c>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM4_CLK_ENABLE();
 800e158:	4a0c      	ldr	r2, [pc, #48]	; (800e18c <HAL_TIM_Base_MspInit+0x78>)
 800e15a:	4b0c      	ldr	r3, [pc, #48]	; (800e18c <HAL_TIM_Base_MspInit+0x78>)
 800e15c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e15e:	f043 0304 	orr.w	r3, r3, #4
 800e162:	6413      	str	r3, [r2, #64]	; 0x40
 800e164:	4b09      	ldr	r3, [pc, #36]	; (800e18c <HAL_TIM_Base_MspInit+0x78>)
 800e166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e168:	f003 0304 	and.w	r3, r3, #4
 800e16c:	60bb      	str	r3, [r7, #8]
 800e16e:	68bb      	ldr	r3, [r7, #8]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800e170:	2200      	movs	r2, #0
 800e172:	2100      	movs	r1, #0
 800e174:	201e      	movs	r0, #30
 800e176:	f7f3 f86a 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800e17a:	201e      	movs	r0, #30
 800e17c:	f7f3 f883 	bl	8001286 <HAL_NVIC_EnableIRQ>
	}

}
 800e180:	bf00      	nop
 800e182:	3710      	adds	r7, #16
 800e184:	46bd      	mov	sp, r7
 800e186:	bd80      	pop	{r7, pc}
 800e188:	40000400 	.word	0x40000400
 800e18c:	40023800 	.word	0x40023800
 800e190:	40000800 	.word	0x40000800

0800e194 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800e194:	b580      	push	{r7, lr}
 800e196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 800e198:	2201      	movs	r2, #1
 800e19a:	4906      	ldr	r1, [pc, #24]	; (800e1b4 <MX_USB_HOST_Init+0x20>)
 800e19c:	4806      	ldr	r0, [pc, #24]	; (800e1b8 <MX_USB_HOST_Init+0x24>)
 800e19e:	f7fe fa69 	bl	800c674 <USBH_Init>

  USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS);
 800e1a2:	4906      	ldr	r1, [pc, #24]	; (800e1bc <MX_USB_HOST_Init+0x28>)
 800e1a4:	4804      	ldr	r0, [pc, #16]	; (800e1b8 <MX_USB_HOST_Init+0x24>)
 800e1a6:	f7fe fad8 	bl	800c75a <USBH_RegisterClass>

  USBH_Start(&hUsbHostFS);
 800e1aa:	4803      	ldr	r0, [pc, #12]	; (800e1b8 <MX_USB_HOST_Init+0x24>)
 800e1ac:	f7fe fb62 	bl	800c874 <USBH_Start>

  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800e1b0:	bf00      	nop
 800e1b2:	bd80      	pop	{r7, pc}
 800e1b4:	0800e1c1 	.word	0x0800e1c1
 800e1b8:	2002b3e0 	.word	0x2002b3e0
 800e1bc:	20020028 	.word	0x20020028

0800e1c0 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800e1c0:	b480      	push	{r7}
 800e1c2:	b083      	sub	sp, #12
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
 800e1c8:	460b      	mov	r3, r1
 800e1ca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800e1cc:	78fb      	ldrb	r3, [r7, #3]
 800e1ce:	3b01      	subs	r3, #1
 800e1d0:	2b04      	cmp	r3, #4
 800e1d2:	d819      	bhi.n	800e208 <USBH_UserProcess+0x48>
 800e1d4:	a201      	add	r2, pc, #4	; (adr r2, 800e1dc <USBH_UserProcess+0x1c>)
 800e1d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1da:	bf00      	nop
 800e1dc:	0800e209 	.word	0x0800e209
 800e1e0:	0800e1f9 	.word	0x0800e1f9
 800e1e4:	0800e209 	.word	0x0800e209
 800e1e8:	0800e201 	.word	0x0800e201
 800e1ec:	0800e1f1 	.word	0x0800e1f1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800e1f0:	4b09      	ldr	r3, [pc, #36]	; (800e218 <USBH_UserProcess+0x58>)
 800e1f2:	2203      	movs	r2, #3
 800e1f4:	701a      	strb	r2, [r3, #0]
  break;
 800e1f6:	e008      	b.n	800e20a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800e1f8:	4b07      	ldr	r3, [pc, #28]	; (800e218 <USBH_UserProcess+0x58>)
 800e1fa:	2202      	movs	r2, #2
 800e1fc:	701a      	strb	r2, [r3, #0]
  break;
 800e1fe:	e004      	b.n	800e20a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800e200:	4b05      	ldr	r3, [pc, #20]	; (800e218 <USBH_UserProcess+0x58>)
 800e202:	2201      	movs	r2, #1
 800e204:	701a      	strb	r2, [r3, #0]
  break;
 800e206:	e000      	b.n	800e20a <USBH_UserProcess+0x4a>

  default:
  break;
 800e208:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800e20a:	bf00      	nop
 800e20c:	370c      	adds	r7, #12
 800e20e:	46bd      	mov	sp, r7
 800e210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e214:	4770      	bx	lr
 800e216:	bf00      	nop
 800e218:	2002061c 	.word	0x2002061c

0800e21c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b08a      	sub	sp, #40	; 0x28
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e22c:	d13d      	bne.n	800e2aa <HAL_HCD_MspInit+0x8e>
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e22e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e234:	2300      	movs	r3, #0
 800e236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e238:	2300      	movs	r3, #0
 800e23a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e23c:	f107 0314 	add.w	r3, r7, #20
 800e240:	4619      	mov	r1, r3
 800e242:	481c      	ldr	r0, [pc, #112]	; (800e2b4 <HAL_HCD_MspInit+0x98>)
 800e244:	f7f4 fb4c 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e248:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e24c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e24e:	2302      	movs	r3, #2
 800e250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e252:	2300      	movs	r3, #0
 800e254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e256:	2303      	movs	r3, #3
 800e258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e25a:	230a      	movs	r3, #10
 800e25c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e25e:	f107 0314 	add.w	r3, r7, #20
 800e262:	4619      	mov	r1, r3
 800e264:	4813      	ldr	r0, [pc, #76]	; (800e2b4 <HAL_HCD_MspInit+0x98>)
 800e266:	f7f4 fb3b 	bl	80028e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e26a:	4a13      	ldr	r2, [pc, #76]	; (800e2b8 <HAL_HCD_MspInit+0x9c>)
 800e26c:	4b12      	ldr	r3, [pc, #72]	; (800e2b8 <HAL_HCD_MspInit+0x9c>)
 800e26e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e274:	6353      	str	r3, [r2, #52]	; 0x34
 800e276:	4b10      	ldr	r3, [pc, #64]	; (800e2b8 <HAL_HCD_MspInit+0x9c>)
 800e278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e27a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e27e:	613b      	str	r3, [r7, #16]
 800e280:	693b      	ldr	r3, [r7, #16]
 800e282:	4a0d      	ldr	r2, [pc, #52]	; (800e2b8 <HAL_HCD_MspInit+0x9c>)
 800e284:	4b0c      	ldr	r3, [pc, #48]	; (800e2b8 <HAL_HCD_MspInit+0x9c>)
 800e286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e288:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e28c:	6453      	str	r3, [r2, #68]	; 0x44
 800e28e:	4b0a      	ldr	r3, [pc, #40]	; (800e2b8 <HAL_HCD_MspInit+0x9c>)
 800e290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e292:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e296:	60fb      	str	r3, [r7, #12]
 800e298:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e29a:	2200      	movs	r2, #0
 800e29c:	2100      	movs	r1, #0
 800e29e:	2043      	movs	r0, #67	; 0x43
 800e2a0:	f7f2 ffd5 	bl	800124e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e2a4:	2043      	movs	r0, #67	; 0x43
 800e2a6:	f7f2 ffee 	bl	8001286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e2aa:	bf00      	nop
 800e2ac:	3728      	adds	r7, #40	; 0x28
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}
 800e2b2:	bf00      	nop
 800e2b4:	40020000 	.word	0x40020000
 800e2b8:	40023800 	.word	0x40023800

0800e2bc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b082      	sub	sp, #8
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7fe faf1 	bl	800c8b2 <USBH_LL_IncTimer>
}
 800e2d0:	bf00      	nop
 800e2d2:	3708      	adds	r7, #8
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	bd80      	pop	{r7, pc}

0800e2d8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b082      	sub	sp, #8
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f7fe fb29 	bl	800c93e <USBH_LL_Connect>
}
 800e2ec:	bf00      	nop
 800e2ee:	3708      	adds	r7, #8
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	bd80      	pop	{r7, pc}

0800e2f4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b082      	sub	sp, #8
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e302:	4618      	mov	r0, r3
 800e304:	f7fe fb41 	bl	800c98a <USBH_LL_Disconnect>
}
 800e308:	bf00      	nop
 800e30a:	3708      	adds	r7, #8
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bd80      	pop	{r7, pc}

0800e310 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800e310:	b480      	push	{r7}
 800e312:	b083      	sub	sp, #12
 800e314:	af00      	add	r7, sp, #0
 800e316:	6078      	str	r0, [r7, #4]
 800e318:	460b      	mov	r3, r1
 800e31a:	70fb      	strb	r3, [r7, #3]
 800e31c:	4613      	mov	r3, r2
 800e31e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800e320:	bf00      	nop
 800e322:	370c      	adds	r7, #12
 800e324:	46bd      	mov	sp, r7
 800e326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e32a:	4770      	bx	lr

0800e32c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b082      	sub	sp, #8
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e33a:	4618      	mov	r0, r3
 800e33c:	f7fe fae3 	bl	800c906 <USBH_LL_PortEnabled>
} 
 800e340:	bf00      	nop
 800e342:	3708      	adds	r7, #8
 800e344:	46bd      	mov	sp, r7
 800e346:	bd80      	pop	{r7, pc}

0800e348 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b082      	sub	sp, #8
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e356:	4618      	mov	r0, r3
 800e358:	f7fe fae3 	bl	800c922 <USBH_LL_PortDisabled>
} 
 800e35c:	bf00      	nop
 800e35e:	3708      	adds	r7, #8
 800e360:	46bd      	mov	sp, r7
 800e362:	bd80      	pop	{r7, pc}

0800e364 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800e372:	2b01      	cmp	r3, #1
 800e374:	d12c      	bne.n	800e3d0 <USBH_LL_Init+0x6c>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800e376:	4a19      	ldr	r2, [pc, #100]	; (800e3dc <USBH_LL_Init+0x78>)
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	f8c2 32bc 	str.w	r3, [r2, #700]	; 0x2bc
  phost->pData = &hhcd_USB_OTG_FS;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	4a16      	ldr	r2, [pc, #88]	; (800e3dc <USBH_LL_Init+0x78>)
 800e382:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e386:	4b15      	ldr	r3, [pc, #84]	; (800e3dc <USBH_LL_Init+0x78>)
 800e388:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e38c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800e38e:	4b13      	ldr	r3, [pc, #76]	; (800e3dc <USBH_LL_Init+0x78>)
 800e390:	2208      	movs	r2, #8
 800e392:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800e394:	4b11      	ldr	r3, [pc, #68]	; (800e3dc <USBH_LL_Init+0x78>)
 800e396:	2203      	movs	r2, #3
 800e398:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e39a:	4b10      	ldr	r3, [pc, #64]	; (800e3dc <USBH_LL_Init+0x78>)
 800e39c:	2200      	movs	r2, #0
 800e39e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800e3a0:	4b0e      	ldr	r3, [pc, #56]	; (800e3dc <USBH_LL_Init+0x78>)
 800e3a2:	2202      	movs	r2, #2
 800e3a4:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e3a6:	4b0d      	ldr	r3, [pc, #52]	; (800e3dc <USBH_LL_Init+0x78>)
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800e3ac:	480b      	ldr	r0, [pc, #44]	; (800e3dc <USBH_LL_Init+0x78>)
 800e3ae:	f7f4 fd7e 	bl	8002eae <HAL_HCD_Init>
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d003      	beq.n	800e3c0 <USBH_LL_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e3b8:	21f4      	movs	r1, #244	; 0xf4
 800e3ba:	4809      	ldr	r0, [pc, #36]	; (800e3e0 <USBH_LL_Init+0x7c>)
 800e3bc:	f004 ff92 	bl	80132e4 <_Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800e3c0:	4806      	ldr	r0, [pc, #24]	; (800e3dc <USBH_LL_Init+0x78>)
 800e3c2:	f7f5 f95e 	bl	8003682 <HAL_HCD_GetCurrentFrame>
 800e3c6:	4603      	mov	r3, r0
 800e3c8:	4619      	mov	r1, r3
 800e3ca:	6878      	ldr	r0, [r7, #4]
 800e3cc:	f7fe fa62 	bl	800c894 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800e3d0:	2300      	movs	r3, #0
}
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	3708      	adds	r7, #8
 800e3d6:	46bd      	mov	sp, r7
 800e3d8:	bd80      	pop	{r7, pc}
 800e3da:	bf00      	nop
 800e3dc:	2002b7ac 	.word	0x2002b7ac
 800e3e0:	08013f00 	.word	0x08013f00

0800e3e4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b084      	sub	sp, #16
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Start(phost->pData);
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e3fa:	4618      	mov	r0, r3
 800e3fc:	f7f5 f8d7 	bl	80035ae <HAL_HCD_Start>
 800e400:	4603      	mov	r3, r0
 800e402:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e404:	7bbb      	ldrb	r3, [r7, #14]
 800e406:	2b03      	cmp	r3, #3
 800e408:	d816      	bhi.n	800e438 <USBH_LL_Start+0x54>
 800e40a:	a201      	add	r2, pc, #4	; (adr r2, 800e410 <USBH_LL_Start+0x2c>)
 800e40c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e410:	0800e421 	.word	0x0800e421
 800e414:	0800e427 	.word	0x0800e427
 800e418:	0800e42d 	.word	0x0800e42d
 800e41c:	0800e433 	.word	0x0800e433
    case HAL_OK :
      usb_status = USBH_OK;
 800e420:	2300      	movs	r3, #0
 800e422:	73fb      	strb	r3, [r7, #15]
    break;
 800e424:	e00b      	b.n	800e43e <USBH_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e426:	2302      	movs	r3, #2
 800e428:	73fb      	strb	r3, [r7, #15]
    break;
 800e42a:	e008      	b.n	800e43e <USBH_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e42c:	2301      	movs	r3, #1
 800e42e:	73fb      	strb	r3, [r7, #15]
    break;
 800e430:	e005      	b.n	800e43e <USBH_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e432:	2302      	movs	r3, #2
 800e434:	73fb      	strb	r3, [r7, #15]
    break;
 800e436:	e002      	b.n	800e43e <USBH_LL_Start+0x5a>
    default :
      usb_status = USBH_FAIL;
 800e438:	2302      	movs	r3, #2
 800e43a:	73fb      	strb	r3, [r7, #15]
    break;
 800e43c:	bf00      	nop
  }
  return usb_status;
 800e43e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e440:	4618      	mov	r0, r3
 800e442:	3710      	adds	r7, #16
 800e444:	46bd      	mov	sp, r7
 800e446:	bd80      	pop	{r7, pc}

0800e448 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b084      	sub	sp, #16
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e450:	2300      	movs	r3, #0
 800e452:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e454:	2300      	movs	r3, #0
 800e456:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Stop(phost->pData);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e45e:	4618      	mov	r0, r3
 800e460:	f7f5 f8c8 	bl	80035f4 <HAL_HCD_Stop>
 800e464:	4603      	mov	r3, r0
 800e466:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e468:	7bbb      	ldrb	r3, [r7, #14]
 800e46a:	2b03      	cmp	r3, #3
 800e46c:	d816      	bhi.n	800e49c <USBH_LL_Stop+0x54>
 800e46e:	a201      	add	r2, pc, #4	; (adr r2, 800e474 <USBH_LL_Stop+0x2c>)
 800e470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e474:	0800e485 	.word	0x0800e485
 800e478:	0800e48b 	.word	0x0800e48b
 800e47c:	0800e491 	.word	0x0800e491
 800e480:	0800e497 	.word	0x0800e497
    case HAL_OK :
      usb_status = USBH_OK;
 800e484:	2300      	movs	r3, #0
 800e486:	73fb      	strb	r3, [r7, #15]
    break;
 800e488:	e00b      	b.n	800e4a2 <USBH_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e48a:	2302      	movs	r3, #2
 800e48c:	73fb      	strb	r3, [r7, #15]
    break;
 800e48e:	e008      	b.n	800e4a2 <USBH_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e490:	2301      	movs	r3, #1
 800e492:	73fb      	strb	r3, [r7, #15]
    break;
 800e494:	e005      	b.n	800e4a2 <USBH_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e496:	2302      	movs	r3, #2
 800e498:	73fb      	strb	r3, [r7, #15]
    break;
 800e49a:	e002      	b.n	800e4a2 <USBH_LL_Stop+0x5a>
    default :
      usb_status = USBH_FAIL;
 800e49c:	2302      	movs	r3, #2
 800e49e:	73fb      	strb	r3, [r7, #15]
    break;
 800e4a0:	bf00      	nop
  }
  return usb_status;
 800e4a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	3710      	adds	r7, #16
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	bd80      	pop	{r7, pc}

0800e4ac <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b082      	sub	sp, #8
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
 800e4b4:	460b      	mov	r3, r1
 800e4b6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e4be:	78fa      	ldrb	r2, [r7, #3]
 800e4c0:	4611      	mov	r1, r2
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	f7f5 f8c8 	bl	8003658 <HAL_HCD_HC_GetXferCount>
 800e4c8:	4603      	mov	r3, r0
}
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	3708      	adds	r7, #8
 800e4ce:	46bd      	mov	sp, r7
 800e4d0:	bd80      	pop	{r7, pc}
	...

0800e4d4 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e4d4:	b590      	push	{r4, r7, lr}
 800e4d6:	b089      	sub	sp, #36	; 0x24
 800e4d8:	af04      	add	r7, sp, #16
 800e4da:	6078      	str	r0, [r7, #4]
 800e4dc:	4608      	mov	r0, r1
 800e4de:	4611      	mov	r1, r2
 800e4e0:	461a      	mov	r2, r3
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	70fb      	strb	r3, [r7, #3]
 800e4e6:	460b      	mov	r3, r1
 800e4e8:	70bb      	strb	r3, [r7, #2]
 800e4ea:	4613      	mov	r3, r2
 800e4ec:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e4f2:	2300      	movs	r3, #0
 800e4f4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800e4fc:	787c      	ldrb	r4, [r7, #1]
 800e4fe:	78ba      	ldrb	r2, [r7, #2]
 800e500:	78f9      	ldrb	r1, [r7, #3]
 800e502:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e504:	9302      	str	r3, [sp, #8]
 800e506:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e50a:	9301      	str	r3, [sp, #4]
 800e50c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e510:	9300      	str	r3, [sp, #0]
 800e512:	4623      	mov	r3, r4
 800e514:	f7f4 fd21 	bl	8002f5a <HAL_HCD_HC_Init>
 800e518:	4603      	mov	r3, r0
 800e51a:	73bb      	strb	r3, [r7, #14]
                               dev_address, speed, ep_type, mps);

  switch (hal_status) {
 800e51c:	7bbb      	ldrb	r3, [r7, #14]
 800e51e:	2b03      	cmp	r3, #3
 800e520:	d816      	bhi.n	800e550 <USBH_LL_OpenPipe+0x7c>
 800e522:	a201      	add	r2, pc, #4	; (adr r2, 800e528 <USBH_LL_OpenPipe+0x54>)
 800e524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e528:	0800e539 	.word	0x0800e539
 800e52c:	0800e53f 	.word	0x0800e53f
 800e530:	0800e545 	.word	0x0800e545
 800e534:	0800e54b 	.word	0x0800e54b
    case HAL_OK :
      usb_status = USBH_OK;
 800e538:	2300      	movs	r3, #0
 800e53a:	73fb      	strb	r3, [r7, #15]
    break;
 800e53c:	e00b      	b.n	800e556 <USBH_LL_OpenPipe+0x82>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e53e:	2302      	movs	r3, #2
 800e540:	73fb      	strb	r3, [r7, #15]
    break;
 800e542:	e008      	b.n	800e556 <USBH_LL_OpenPipe+0x82>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e544:	2301      	movs	r3, #1
 800e546:	73fb      	strb	r3, [r7, #15]
    break;
 800e548:	e005      	b.n	800e556 <USBH_LL_OpenPipe+0x82>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e54a:	2302      	movs	r3, #2
 800e54c:	73fb      	strb	r3, [r7, #15]
    break;
 800e54e:	e002      	b.n	800e556 <USBH_LL_OpenPipe+0x82>
    default :
      usb_status = USBH_FAIL;
 800e550:	2302      	movs	r3, #2
 800e552:	73fb      	strb	r3, [r7, #15]
    break;
 800e554:	bf00      	nop
  }
  return usb_status;
 800e556:	7bfb      	ldrb	r3, [r7, #15]
}
 800e558:	4618      	mov	r0, r3
 800e55a:	3714      	adds	r7, #20
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bd90      	pop	{r4, r7, pc}

0800e560 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b084      	sub	sp, #16
 800e564:	af00      	add	r7, sp, #0
 800e566:	6078      	str	r0, [r7, #4]
 800e568:	460b      	mov	r3, r1
 800e56a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e56c:	2300      	movs	r3, #0
 800e56e:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e570:	2300      	movs	r3, #0
 800e572:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e57a:	78fa      	ldrb	r2, [r7, #3]
 800e57c:	4611      	mov	r1, r2
 800e57e:	4618      	mov	r0, r3
 800e580:	f7f4 fd83 	bl	800308a <HAL_HCD_HC_Halt>
 800e584:	4603      	mov	r3, r0
 800e586:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e588:	7bbb      	ldrb	r3, [r7, #14]
 800e58a:	2b03      	cmp	r3, #3
 800e58c:	d816      	bhi.n	800e5bc <USBH_LL_ClosePipe+0x5c>
 800e58e:	a201      	add	r2, pc, #4	; (adr r2, 800e594 <USBH_LL_ClosePipe+0x34>)
 800e590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e594:	0800e5a5 	.word	0x0800e5a5
 800e598:	0800e5ab 	.word	0x0800e5ab
 800e59c:	0800e5b1 	.word	0x0800e5b1
 800e5a0:	0800e5b7 	.word	0x0800e5b7
    case HAL_OK :
      usb_status = USBH_OK;
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	73fb      	strb	r3, [r7, #15]
    break;
 800e5a8:	e00b      	b.n	800e5c2 <USBH_LL_ClosePipe+0x62>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e5aa:	2302      	movs	r3, #2
 800e5ac:	73fb      	strb	r3, [r7, #15]
    break;
 800e5ae:	e008      	b.n	800e5c2 <USBH_LL_ClosePipe+0x62>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	73fb      	strb	r3, [r7, #15]
    break;
 800e5b4:	e005      	b.n	800e5c2 <USBH_LL_ClosePipe+0x62>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e5b6:	2302      	movs	r3, #2
 800e5b8:	73fb      	strb	r3, [r7, #15]
    break;
 800e5ba:	e002      	b.n	800e5c2 <USBH_LL_ClosePipe+0x62>
    default :
      usb_status = USBH_FAIL;
 800e5bc:	2302      	movs	r3, #2
 800e5be:	73fb      	strb	r3, [r7, #15]
    break;
 800e5c0:	bf00      	nop
  }
  return usb_status;
 800e5c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	3710      	adds	r7, #16
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	bd80      	pop	{r7, pc}

0800e5cc <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800e5cc:	b590      	push	{r4, r7, lr}
 800e5ce:	b089      	sub	sp, #36	; 0x24
 800e5d0:	af04      	add	r7, sp, #16
 800e5d2:	6078      	str	r0, [r7, #4]
 800e5d4:	4608      	mov	r0, r1
 800e5d6:	4611      	mov	r1, r2
 800e5d8:	461a      	mov	r2, r3
 800e5da:	4603      	mov	r3, r0
 800e5dc:	70fb      	strb	r3, [r7, #3]
 800e5de:	460b      	mov	r3, r1
 800e5e0:	70bb      	strb	r3, [r7, #2]
 800e5e2:	4613      	mov	r3, r2
 800e5e4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800e5f4:	787c      	ldrb	r4, [r7, #1]
 800e5f6:	78ba      	ldrb	r2, [r7, #2]
 800e5f8:	78f9      	ldrb	r1, [r7, #3]
 800e5fa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e5fe:	9303      	str	r3, [sp, #12]
 800e600:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e602:	9302      	str	r3, [sp, #8]
 800e604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e606:	9301      	str	r3, [sp, #4]
 800e608:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e60c:	9300      	str	r3, [sp, #0]
 800e60e:	4623      	mov	r3, r4
 800e610:	f7f4 fd5e 	bl	80030d0 <HAL_HCD_HC_SubmitRequest>
 800e614:	4603      	mov	r3, r0
 800e616:	73bb      	strb	r3, [r7, #14]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  switch (hal_status) {
 800e618:	7bbb      	ldrb	r3, [r7, #14]
 800e61a:	2b03      	cmp	r3, #3
 800e61c:	d816      	bhi.n	800e64c <USBH_LL_SubmitURB+0x80>
 800e61e:	a201      	add	r2, pc, #4	; (adr r2, 800e624 <USBH_LL_SubmitURB+0x58>)
 800e620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e624:	0800e635 	.word	0x0800e635
 800e628:	0800e63b 	.word	0x0800e63b
 800e62c:	0800e641 	.word	0x0800e641
 800e630:	0800e647 	.word	0x0800e647
    case HAL_OK :
      usb_status = USBH_OK;
 800e634:	2300      	movs	r3, #0
 800e636:	73fb      	strb	r3, [r7, #15]
    break;
 800e638:	e00b      	b.n	800e652 <USBH_LL_SubmitURB+0x86>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e63a:	2302      	movs	r3, #2
 800e63c:	73fb      	strb	r3, [r7, #15]
    break;
 800e63e:	e008      	b.n	800e652 <USBH_LL_SubmitURB+0x86>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e640:	2301      	movs	r3, #1
 800e642:	73fb      	strb	r3, [r7, #15]
    break;
 800e644:	e005      	b.n	800e652 <USBH_LL_SubmitURB+0x86>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e646:	2302      	movs	r3, #2
 800e648:	73fb      	strb	r3, [r7, #15]
    break;
 800e64a:	e002      	b.n	800e652 <USBH_LL_SubmitURB+0x86>
    default :
      usb_status = USBH_FAIL;
 800e64c:	2302      	movs	r3, #2
 800e64e:	73fb      	strb	r3, [r7, #15]
    break;
 800e650:	bf00      	nop
  }
  return usb_status;
 800e652:	7bfb      	ldrb	r3, [r7, #15]
}
 800e654:	4618      	mov	r0, r3
 800e656:	3714      	adds	r7, #20
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd90      	pop	{r4, r7, pc}

0800e65c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b082      	sub	sp, #8
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	460b      	mov	r3, r1
 800e666:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e66e:	78fa      	ldrb	r2, [r7, #3]
 800e670:	4611      	mov	r1, r2
 800e672:	4618      	mov	r0, r3
 800e674:	f7f4 ffdb 	bl	800362e <HAL_HCD_HC_GetURBState>
 800e678:	4603      	mov	r3, r0
}
 800e67a:	4618      	mov	r0, r3
 800e67c:	3708      	adds	r7, #8
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd80      	pop	{r7, pc}

0800e682 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800e682:	b580      	push	{r7, lr}
 800e684:	b082      	sub	sp, #8
 800e686:	af00      	add	r7, sp, #0
 800e688:	6078      	str	r0, [r7, #4]
 800e68a:	460b      	mov	r3, r1
 800e68c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800e694:	2b01      	cmp	r3, #1
 800e696:	d103      	bne.n	800e6a0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800e698:	78fb      	ldrb	r3, [r7, #3]
 800e69a:	4618      	mov	r0, r3
 800e69c:	f000 f97c 	bl	800e998 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800e6a0:	20c8      	movs	r0, #200	; 0xc8
 800e6a2:	f7f1 ffaf 	bl	8000604 <HAL_Delay>
  return USBH_OK;
 800e6a6:	2300      	movs	r3, #0
}
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	3708      	adds	r7, #8
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	bd80      	pop	{r7, pc}

0800e6b0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800e6b0:	b480      	push	{r7}
 800e6b2:	b085      	sub	sp, #20
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
 800e6b8:	460b      	mov	r3, r1
 800e6ba:	70fb      	strb	r3, [r7, #3]
 800e6bc:	4613      	mov	r3, r2
 800e6be:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e6c6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800e6c8:	78fa      	ldrb	r2, [r7, #3]
 800e6ca:	68f9      	ldr	r1, [r7, #12]
 800e6cc:	4613      	mov	r3, r2
 800e6ce:	009b      	lsls	r3, r3, #2
 800e6d0:	4413      	add	r3, r2
 800e6d2:	00db      	lsls	r3, r3, #3
 800e6d4:	440b      	add	r3, r1
 800e6d6:	333b      	adds	r3, #59	; 0x3b
 800e6d8:	781b      	ldrb	r3, [r3, #0]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d00a      	beq.n	800e6f4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800e6de:	78fa      	ldrb	r2, [r7, #3]
 800e6e0:	68f9      	ldr	r1, [r7, #12]
 800e6e2:	4613      	mov	r3, r2
 800e6e4:	009b      	lsls	r3, r3, #2
 800e6e6:	4413      	add	r3, r2
 800e6e8:	00db      	lsls	r3, r3, #3
 800e6ea:	440b      	add	r3, r1
 800e6ec:	3350      	adds	r3, #80	; 0x50
 800e6ee:	78ba      	ldrb	r2, [r7, #2]
 800e6f0:	701a      	strb	r2, [r3, #0]
 800e6f2:	e009      	b.n	800e708 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800e6f4:	78fa      	ldrb	r2, [r7, #3]
 800e6f6:	68f9      	ldr	r1, [r7, #12]
 800e6f8:	4613      	mov	r3, r2
 800e6fa:	009b      	lsls	r3, r3, #2
 800e6fc:	4413      	add	r3, r2
 800e6fe:	00db      	lsls	r3, r3, #3
 800e700:	440b      	add	r3, r1
 800e702:	3351      	adds	r3, #81	; 0x51
 800e704:	78ba      	ldrb	r2, [r7, #2]
 800e706:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800e708:	2300      	movs	r3, #0
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	3714      	adds	r7, #20
 800e70e:	46bd      	mov	sp, r7
 800e710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e714:	4770      	bx	lr

0800e716 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e716:	b480      	push	{r7}
 800e718:	b085      	sub	sp, #20
 800e71a:	af00      	add	r7, sp, #0
 800e71c:	6078      	str	r0, [r7, #4]
 800e71e:	460b      	mov	r3, r1
 800e720:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800e722:	2300      	movs	r3, #0
 800e724:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e72c:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800e72e:	78fa      	ldrb	r2, [r7, #3]
 800e730:	68b9      	ldr	r1, [r7, #8]
 800e732:	4613      	mov	r3, r2
 800e734:	009b      	lsls	r3, r3, #2
 800e736:	4413      	add	r3, r2
 800e738:	00db      	lsls	r3, r3, #3
 800e73a:	440b      	add	r3, r1
 800e73c:	333b      	adds	r3, #59	; 0x3b
 800e73e:	781b      	ldrb	r3, [r3, #0]
 800e740:	2b00      	cmp	r3, #0
 800e742:	d00a      	beq.n	800e75a <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800e744:	78fa      	ldrb	r2, [r7, #3]
 800e746:	68b9      	ldr	r1, [r7, #8]
 800e748:	4613      	mov	r3, r2
 800e74a:	009b      	lsls	r3, r3, #2
 800e74c:	4413      	add	r3, r2
 800e74e:	00db      	lsls	r3, r3, #3
 800e750:	440b      	add	r3, r1
 800e752:	3350      	adds	r3, #80	; 0x50
 800e754:	781b      	ldrb	r3, [r3, #0]
 800e756:	73fb      	strb	r3, [r7, #15]
 800e758:	e009      	b.n	800e76e <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800e75a:	78fa      	ldrb	r2, [r7, #3]
 800e75c:	68b9      	ldr	r1, [r7, #8]
 800e75e:	4613      	mov	r3, r2
 800e760:	009b      	lsls	r3, r3, #2
 800e762:	4413      	add	r3, r2
 800e764:	00db      	lsls	r3, r3, #3
 800e766:	440b      	add	r3, r1
 800e768:	3351      	adds	r3, #81	; 0x51
 800e76a:	781b      	ldrb	r3, [r3, #0]
 800e76c:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800e76e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e770:	4618      	mov	r0, r3
 800e772:	3714      	adds	r7, #20
 800e774:	46bd      	mov	sp, r7
 800e776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77a:	4770      	bx	lr

0800e77c <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800e77c:	b480      	push	{r7}
 800e77e:	b083      	sub	sp, #12
 800e780:	af00      	add	r7, sp, #0
 800e782:	4603      	mov	r3, r0
 800e784:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800e786:	2300      	movs	r3, #0
}
 800e788:	4618      	mov	r0, r3
 800e78a:	370c      	adds	r7, #12
 800e78c:	46bd      	mov	sp, r7
 800e78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e792:	4770      	bx	lr

0800e794 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b084      	sub	sp, #16
 800e798:	af00      	add	r7, sp, #0
 800e79a:	4603      	mov	r3, r0
 800e79c:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800e79e:	2301      	movs	r3, #1
 800e7a0:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800e7a2:	79fb      	ldrb	r3, [r7, #7]
 800e7a4:	4619      	mov	r1, r3
 800e7a6:	4808      	ldr	r0, [pc, #32]	; (800e7c8 <USBH_status+0x34>)
 800e7a8:	f7fd f8f7 	bl	800b99a <USBH_MSC_UnitIsReady>
 800e7ac:	4603      	mov	r3, r0
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d002      	beq.n	800e7b8 <USBH_status+0x24>
  {
    res = RES_OK;
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	73fb      	strb	r3, [r7, #15]
 800e7b6:	e001      	b.n	800e7bc <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800e7b8:	2301      	movs	r3, #1
 800e7ba:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800e7bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	3710      	adds	r7, #16
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}
 800e7c6:	bf00      	nop
 800e7c8:	2002b3e0 	.word	0x2002b3e0

0800e7cc <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b094      	sub	sp, #80	; 0x50
 800e7d0:	af02      	add	r7, sp, #8
 800e7d2:	60b9      	str	r1, [r7, #8]
 800e7d4:	607a      	str	r2, [r7, #4]
 800e7d6:	603b      	str	r3, [r7, #0]
 800e7d8:	4603      	mov	r3, r0
 800e7da:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e7dc:	2301      	movs	r3, #1
 800e7de:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800e7e2:	7bf9      	ldrb	r1, [r7, #15]
 800e7e4:	683b      	ldr	r3, [r7, #0]
 800e7e6:	9300      	str	r3, [sp, #0]
 800e7e8:	68bb      	ldr	r3, [r7, #8]
 800e7ea:	687a      	ldr	r2, [r7, #4]
 800e7ec:	4812      	ldr	r0, [pc, #72]	; (800e838 <USBH_read+0x6c>)
 800e7ee:	f7fd f91e 	bl	800ba2e <USBH_MSC_Read>
 800e7f2:	4603      	mov	r3, r0
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d103      	bne.n	800e800 <USBH_read+0x34>
  {
    res = RES_OK;
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e7fe:	e015      	b.n	800e82c <USBH_read+0x60>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800e800:	f107 0210 	add.w	r2, r7, #16
 800e804:	7bfb      	ldrb	r3, [r7, #15]
 800e806:	4619      	mov	r1, r3
 800e808:	480b      	ldr	r0, [pc, #44]	; (800e838 <USBH_read+0x6c>)
 800e80a:	f7fd f8ec 	bl	800b9e6 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800e80e:	7f7b      	ldrb	r3, [r7, #29]
 800e810:	2b28      	cmp	r3, #40	; 0x28
 800e812:	d003      	beq.n	800e81c <USBH_read+0x50>
 800e814:	2b3a      	cmp	r3, #58	; 0x3a
 800e816:	d001      	beq.n	800e81c <USBH_read+0x50>
 800e818:	2b04      	cmp	r3, #4
 800e81a:	d103      	bne.n	800e824 <USBH_read+0x58>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 800e81c:	2303      	movs	r3, #3
 800e81e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 800e822:	e003      	b.n	800e82c <USBH_read+0x60>

    default:
      res = RES_ERROR;
 800e824:	2301      	movs	r3, #1
 800e826:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e82a:	bf00      	nop
    }
  }

  return res;
 800e82c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800e830:	4618      	mov	r0, r3
 800e832:	3748      	adds	r7, #72	; 0x48
 800e834:	46bd      	mov	sp, r7
 800e836:	bd80      	pop	{r7, pc}
 800e838:	2002b3e0 	.word	0x2002b3e0

0800e83c <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b094      	sub	sp, #80	; 0x50
 800e840:	af02      	add	r7, sp, #8
 800e842:	60b9      	str	r1, [r7, #8]
 800e844:	607a      	str	r2, [r7, #4]
 800e846:	603b      	str	r3, [r7, #0]
 800e848:	4603      	mov	r3, r0
 800e84a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e84c:	2301      	movs	r3, #1
 800e84e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800e852:	7bf9      	ldrb	r1, [r7, #15]
 800e854:	683b      	ldr	r3, [r7, #0]
 800e856:	9300      	str	r3, [sp, #0]
 800e858:	68bb      	ldr	r3, [r7, #8]
 800e85a:	687a      	ldr	r2, [r7, #4]
 800e85c:	4817      	ldr	r0, [pc, #92]	; (800e8bc <USBH_write+0x80>)
 800e85e:	f7fd f94f 	bl	800bb00 <USBH_MSC_Write>
 800e862:	4603      	mov	r3, r0
 800e864:	2b00      	cmp	r3, #0
 800e866:	d103      	bne.n	800e870 <USBH_write+0x34>
  {
    res = RES_OK;
 800e868:	2300      	movs	r3, #0
 800e86a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e86e:	e01f      	b.n	800e8b0 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800e870:	f107 0210 	add.w	r2, r7, #16
 800e874:	7bfb      	ldrb	r3, [r7, #15]
 800e876:	4619      	mov	r1, r3
 800e878:	4810      	ldr	r0, [pc, #64]	; (800e8bc <USBH_write+0x80>)
 800e87a:	f7fd f8b4 	bl	800b9e6 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800e87e:	7f7b      	ldrb	r3, [r7, #29]
 800e880:	2b27      	cmp	r3, #39	; 0x27
 800e882:	d009      	beq.n	800e898 <USBH_write+0x5c>
 800e884:	2b27      	cmp	r3, #39	; 0x27
 800e886:	dc02      	bgt.n	800e88e <USBH_write+0x52>
 800e888:	2b04      	cmp	r3, #4
 800e88a:	d009      	beq.n	800e8a0 <USBH_write+0x64>
 800e88c:	e00c      	b.n	800e8a8 <USBH_write+0x6c>
 800e88e:	2b28      	cmp	r3, #40	; 0x28
 800e890:	d006      	beq.n	800e8a0 <USBH_write+0x64>
 800e892:	2b3a      	cmp	r3, #58	; 0x3a
 800e894:	d004      	beq.n	800e8a0 <USBH_write+0x64>
 800e896:	e007      	b.n	800e8a8 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800e898:	2302      	movs	r3, #2
 800e89a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e89e:	e007      	b.n	800e8b0 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800e8a0:	2303      	movs	r3, #3
 800e8a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e8a6:	e003      	b.n	800e8b0 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800e8a8:	2301      	movs	r3, #1
 800e8aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800e8ae:	bf00      	nop
    }
  }

  return res;
 800e8b0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	3748      	adds	r7, #72	; 0x48
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	bd80      	pop	{r7, pc}
 800e8bc:	2002b3e0 	.word	0x2002b3e0

0800e8c0 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b090      	sub	sp, #64	; 0x40
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	603a      	str	r2, [r7, #0]
 800e8ca:	71fb      	strb	r3, [r7, #7]
 800e8cc:	460b      	mov	r3, r1
 800e8ce:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800e8d0:	2301      	movs	r3, #1
 800e8d2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800e8d6:	79bb      	ldrb	r3, [r7, #6]
 800e8d8:	2b03      	cmp	r3, #3
 800e8da:	d852      	bhi.n	800e982 <USBH_ioctl+0xc2>
 800e8dc:	a201      	add	r2, pc, #4	; (adr r2, 800e8e4 <USBH_ioctl+0x24>)
 800e8de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8e2:	bf00      	nop
 800e8e4:	0800e8f5 	.word	0x0800e8f5
 800e8e8:	0800e8fd 	.word	0x0800e8fd
 800e8ec:	0800e927 	.word	0x0800e927
 800e8f0:	0800e953 	.word	0x0800e953
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e8fa:	e045      	b.n	800e988 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800e8fc:	f107 0208 	add.w	r2, r7, #8
 800e900:	79fb      	ldrb	r3, [r7, #7]
 800e902:	4619      	mov	r1, r3
 800e904:	4823      	ldr	r0, [pc, #140]	; (800e994 <USBH_ioctl+0xd4>)
 800e906:	f7fd f86e 	bl	800b9e6 <USBH_MSC_GetLUNInfo>
 800e90a:	4603      	mov	r3, r0
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d106      	bne.n	800e91e <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800e910:	68fa      	ldr	r2, [r7, #12]
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800e916:	2300      	movs	r3, #0
 800e918:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800e91c:	e034      	b.n	800e988 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800e91e:	2301      	movs	r3, #1
 800e920:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e924:	e030      	b.n	800e988 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800e926:	f107 0208 	add.w	r2, r7, #8
 800e92a:	79fb      	ldrb	r3, [r7, #7]
 800e92c:	4619      	mov	r1, r3
 800e92e:	4819      	ldr	r0, [pc, #100]	; (800e994 <USBH_ioctl+0xd4>)
 800e930:	f7fd f859 	bl	800b9e6 <USBH_MSC_GetLUNInfo>
 800e934:	4603      	mov	r3, r0
 800e936:	2b00      	cmp	r3, #0
 800e938:	d107      	bne.n	800e94a <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800e93a:	8a3b      	ldrh	r3, [r7, #16]
 800e93c:	461a      	mov	r2, r3
 800e93e:	683b      	ldr	r3, [r7, #0]
 800e940:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800e942:	2300      	movs	r3, #0
 800e944:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800e948:	e01e      	b.n	800e988 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800e94a:	2301      	movs	r3, #1
 800e94c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e950:	e01a      	b.n	800e988 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800e952:	f107 0208 	add.w	r2, r7, #8
 800e956:	79fb      	ldrb	r3, [r7, #7]
 800e958:	4619      	mov	r1, r3
 800e95a:	480e      	ldr	r0, [pc, #56]	; (800e994 <USBH_ioctl+0xd4>)
 800e95c:	f7fd f843 	bl	800b9e6 <USBH_MSC_GetLUNInfo>
 800e960:	4603      	mov	r3, r0
 800e962:	2b00      	cmp	r3, #0
 800e964:	d109      	bne.n	800e97a <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800e966:	8a3b      	ldrh	r3, [r7, #16]
 800e968:	0a5b      	lsrs	r3, r3, #9
 800e96a:	b29b      	uxth	r3, r3
 800e96c:	461a      	mov	r2, r3
 800e96e:	683b      	ldr	r3, [r7, #0]
 800e970:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800e972:	2300      	movs	r3, #0
 800e974:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800e978:	e006      	b.n	800e988 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800e97a:	2301      	movs	r3, #1
 800e97c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800e980:	e002      	b.n	800e988 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800e982:	2304      	movs	r3, #4
 800e984:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800e988:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800e98c:	4618      	mov	r0, r3
 800e98e:	3740      	adds	r7, #64	; 0x40
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}
 800e994:	2002b3e0 	.word	0x2002b3e0

0800e998 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800e998:	b580      	push	{r7, lr}
 800e99a:	b084      	sub	sp, #16
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	4603      	mov	r3, r0
 800e9a0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800e9a2:	79fb      	ldrb	r3, [r7, #7]
 800e9a4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state != 0)
 800e9a6:	79fb      	ldrb	r3, [r7, #7]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d002      	beq.n	800e9b2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800e9ac:	2301      	movs	r3, #1
 800e9ae:	73fb      	strb	r3, [r7, #15]
 800e9b0:	e001      	b.n	800e9b6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_12,(GPIO_PinState)data);
 800e9b6:	7bfb      	ldrb	r3, [r7, #15]
 800e9b8:	461a      	mov	r2, r3
 800e9ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800e9be:	4803      	ldr	r0, [pc, #12]	; (800e9cc <MX_DriverVbusFS+0x34>)
 800e9c0:	f7f4 fa5c 	bl	8002e7c <HAL_GPIO_WritePin>
}
 800e9c4:	bf00      	nop
 800e9c6:	3710      	adds	r7, #16
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	bd80      	pop	{r7, pc}
 800e9cc:	40021800 	.word	0x40021800

0800e9d0 <ADPS9309_ReadRegs>:
* Input				: Register Address
* Output			: Data Read
* Return			: None
*******************************************************************************/
u8_t ADPS9309_ReadRegs(I2C_HandleTypeDef *hi2c, u8_t deviceAddr, u8_t Reg, u8_t* Data, u8_t len)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	b086      	sub	sp, #24
 800e9d4:	af02      	add	r7, sp, #8
 800e9d6:	60f8      	str	r0, [r7, #12]
 800e9d8:	607b      	str	r3, [r7, #4]
 800e9da:	460b      	mov	r3, r1
 800e9dc:	72fb      	strb	r3, [r7, #11]
 800e9de:	4613      	mov	r3, r2
 800e9e0:	72bb      	strb	r3, [r7, #10]

  // Read using I2C bus. This is implemented in external source.
  if(!I2C_BufferRead(hi2c, Data, deviceAddr, Reg|ADPS_command_byte, len))
 800e9e2:	7afa      	ldrb	r2, [r7, #11]
 800e9e4:	7abb      	ldrb	r3, [r7, #10]
 800e9e6:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800e9ea:	b2db      	uxtb	r3, r3
 800e9ec:	4619      	mov	r1, r3
 800e9ee:	7e3b      	ldrb	r3, [r7, #24]
 800e9f0:	9300      	str	r3, [sp, #0]
 800e9f2:	460b      	mov	r3, r1
 800e9f4:	6879      	ldr	r1, [r7, #4]
 800e9f6:	68f8      	ldr	r0, [r7, #12]
 800e9f8:	f001 fdb4 	bl	8010564 <I2C_BufferRead>
 800e9fc:	4603      	mov	r3, r0
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d101      	bne.n	800ea06 <ADPS9309_ReadRegs+0x36>
  return false;
 800ea02:	2300      	movs	r3, #0
 800ea04:	e000      	b.n	800ea08 <ADPS9309_ReadRegs+0x38>
  else
  return true;
 800ea06:	2301      	movs	r3, #1
}
 800ea08:	4618      	mov	r0, r3
 800ea0a:	3710      	adds	r7, #16
 800ea0c:	46bd      	mov	sp, r7
 800ea0e:	bd80      	pop	{r7, pc}

0800ea10 <ADPS9309_WriteReg>:
*					: I2C writing function
* Input				: Register Address, Data to be written
* Output			: None
* Return			: None
*******************************************************************************/
u8_t ADPS9309_WriteReg(I2C_HandleTypeDef *hi2c, u8_t deviceAddress, u8_t WriteAddr, u8_t Data) {
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b082      	sub	sp, #8
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
 800ea18:	4608      	mov	r0, r1
 800ea1a:	4611      	mov	r1, r2
 800ea1c:	461a      	mov	r2, r3
 800ea1e:	4603      	mov	r3, r0
 800ea20:	70fb      	strb	r3, [r7, #3]
 800ea22:	460b      	mov	r3, r1
 800ea24:	70bb      	strb	r3, [r7, #2]
 800ea26:	4613      	mov	r3, r2
 800ea28:	707b      	strb	r3, [r7, #1]

	// Write using I2C bus. This is implemented in external source.
  I2C_ByteWrite(hi2c, &Data,  deviceAddress,  WriteAddr|ADPS_command_byte);
 800ea2a:	78fa      	ldrb	r2, [r7, #3]
 800ea2c:	78bb      	ldrb	r3, [r7, #2]
 800ea2e:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800ea32:	b2db      	uxtb	r3, r3
 800ea34:	1c79      	adds	r1, r7, #1
 800ea36:	6878      	ldr	r0, [r7, #4]
 800ea38:	f001 fdb9 	bl	80105ae <I2C_ByteWrite>
  return true;
 800ea3c:	2301      	movs	r3, #1
}
 800ea3e:	4618      	mov	r0, r3
 800ea40:	3708      	adds	r7, #8
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bd80      	pop	{r7, pc}
	...

0800ea48 <ADPS9309_Init>:
* Description    : Sets control registers for ADPS-9301 to run
* Input          : None
* Return         : None
*******************************************************************************/
uint8_t ADPS9309_Init(void)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b084      	sub	sp, #16
 800ea4c:	af02      	add	r7, sp, #8
	uint16_t s;
	HAL_StatusTypeDef RES;
	u8_t Device_ID = 0;
 800ea4e:	2300      	movs	r3, #0
 800ea50:	71bb      	strb	r3, [r7, #6]
	float Test;

	RES = HAL_I2C_IsDeviceReady(&hi2c2,ADPS_I2C_ADDRESS,20,200);	//Check if device is ready for communication, 20 attempts, 200 ms timeout
 800ea52:	23c8      	movs	r3, #200	; 0xc8
 800ea54:	2214      	movs	r2, #20
 800ea56:	2152      	movs	r1, #82	; 0x52
 800ea58:	4814      	ldr	r0, [pc, #80]	; (800eaac <ADPS9309_Init+0x64>)
 800ea5a:	f7f6 f94d 	bl	8004cf8 <HAL_I2C_IsDeviceReady>
 800ea5e:	4603      	mov	r3, r0
 800ea60:	71fb      	strb	r3, [r7, #7]

	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, CONTROL, 3);						// power device on
 800ea62:	2303      	movs	r3, #3
 800ea64:	2200      	movs	r2, #0
 800ea66:	2152      	movs	r1, #82	; 0x52
 800ea68:	4810      	ldr	r0, [pc, #64]	; (800eaac <ADPS9309_Init+0x64>)
 800ea6a:	f7ff ffd1 	bl	800ea10 <ADPS9309_WriteReg>
	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, TIMING, timing_value);			// set auto-sample interval
 800ea6e:	2301      	movs	r3, #1
 800ea70:	2201      	movs	r2, #1
 800ea72:	2152      	movs	r1, #82	; 0x52
 800ea74:	480d      	ldr	r0, [pc, #52]	; (800eaac <ADPS9309_Init+0x64>)
 800ea76:	f7ff ffcb 	bl	800ea10 <ADPS9309_WriteReg>

	ADPS9309_ReadRegs(&hi2c2, ADPS_I2C_ADDRESS, CHIP_ID, &Device_ID, 1);
 800ea7a:	1dba      	adds	r2, r7, #6
 800ea7c:	2301      	movs	r3, #1
 800ea7e:	9300      	str	r3, [sp, #0]
 800ea80:	4613      	mov	r3, r2
 800ea82:	220a      	movs	r2, #10
 800ea84:	2152      	movs	r1, #82	; 0x52
 800ea86:	4809      	ldr	r0, [pc, #36]	; (800eaac <ADPS9309_Init+0x64>)
 800ea88:	f7ff ffa2 	bl	800e9d0 <ADPS9309_ReadRegs>

	if ((Device_ID & 0xF0) != 0b01110000)		//expect a device ID of 80 (decimal)
 800ea8c:	79bb      	ldrb	r3, [r7, #6]
 800ea8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ea92:	2b70      	cmp	r3, #112	; 0x70
 800ea94:	d004      	beq.n	800eaa0 <ADPS9309_Init+0x58>
	{
		Delay(50);
 800ea96:	2032      	movs	r0, #50	; 0x32
 800ea98:	f004 fdfa 	bl	8013690 <Delay>
		return (uint8_t) APDS9309_ERROR;
 800ea9c:	2301      	movs	r3, #1
 800ea9e:	e000      	b.n	800eaa2 <ADPS9309_Init+0x5a>
	}
	else
	{
		return (uint8_t) APDS9309_OK;
 800eaa0:	2300      	movs	r3, #0
	}
}
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	3708      	adds	r7, #8
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	bd80      	pop	{r7, pc}
 800eaaa:	bf00      	nop
 800eaac:	2002b1bc 	.word	0x2002b1bc

0800eab0 <BSP_LCD_GetXSize>:
/**
 * @brief  Gets the LCD X size.
 * @retval Used LCD X size
 */
uint32_t BSP_LCD_GetXSize(void)
{
 800eab0:	b480      	push	{r7}
 800eab2:	af00      	add	r7, sp, #0
	return (BSP_LCD_X_Size);
 800eab4:	4b03      	ldr	r3, [pc, #12]	; (800eac4 <BSP_LCD_GetXSize+0x14>)
 800eab6:	681b      	ldr	r3, [r3, #0]
}
 800eab8:	4618      	mov	r0, r3
 800eaba:	46bd      	mov	sp, r7
 800eabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac0:	4770      	bx	lr
 800eac2:	bf00      	nop
 800eac4:	20020df8 	.word	0x20020df8

0800eac8 <BSP_LCD_GetYSize>:
/**
 * @brief  Gets the LCD Y size.
 * @retval Used LCD Y size
 */
uint32_t BSP_LCD_GetYSize(void)
{
 800eac8:	b480      	push	{r7}
 800eaca:	af00      	add	r7, sp, #0
	return (BSP_LCD_Y_Size);
 800eacc:	4b03      	ldr	r3, [pc, #12]	; (800eadc <BSP_LCD_GetYSize+0x14>)
 800eace:	681b      	ldr	r3, [r3, #0]
}
 800ead0:	4618      	mov	r0, r3
 800ead2:	46bd      	mov	sp, r7
 800ead4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead8:	4770      	bx	lr
 800eada:	bf00      	nop
 800eadc:	20020e80 	.word	0x20020e80

0800eae0 <BSP_LCD_LayerDefaultInit>:
 * @param  LayerIndex: Layer foreground or background
 * @param  FB_Address: Layer frame buffer
 * @retval None
 */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 800eae0:	b580      	push	{r7, lr}
 800eae2:	b090      	sub	sp, #64	; 0x40
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	4603      	mov	r3, r0
 800eae8:	6039      	str	r1, [r7, #0]
 800eaea:	80fb      	strh	r3, [r7, #6]
	LCD_LayerCfgTypeDef  Layercfg;

	/* Layer Init */
	Layercfg.WindowX0 = 0;
 800eaec:	2300      	movs	r3, #0
 800eaee:	60fb      	str	r3, [r7, #12]
	Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800eaf0:	f7ff ffde 	bl	800eab0 <BSP_LCD_GetXSize>
 800eaf4:	4603      	mov	r3, r0
 800eaf6:	613b      	str	r3, [r7, #16]
	Layercfg.WindowY0 = 0;
 800eaf8:	2300      	movs	r3, #0
 800eafa:	617b      	str	r3, [r7, #20]
	Layercfg.WindowY1 = BSP_LCD_GetYSize();
 800eafc:	f7ff ffe4 	bl	800eac8 <BSP_LCD_GetYSize>
 800eb00:	4603      	mov	r3, r0
 800eb02:	61bb      	str	r3, [r7, #24]
	Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800eb04:	2302      	movs	r3, #2
 800eb06:	61fb      	str	r3, [r7, #28]
	Layercfg.FBStartAdress = FB_Address;
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	633b      	str	r3, [r7, #48]	; 0x30
	Layercfg.Alpha = 255;
 800eb0c:	23ff      	movs	r3, #255	; 0xff
 800eb0e:	623b      	str	r3, [r7, #32]

	Layercfg.Alpha0 = 0;
 800eb10:	2300      	movs	r3, #0
 800eb12:	627b      	str	r3, [r7, #36]	; 0x24
	Layercfg.Backcolor.Blue = 0;
 800eb14:	2300      	movs	r3, #0
 800eb16:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	Layercfg.Backcolor.Green = 0;
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	Layercfg.Backcolor.Red = 0;
 800eb20:	2300      	movs	r3, #0
 800eb22:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800eb26:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800eb2a:	62bb      	str	r3, [r7, #40]	; 0x28
	Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800eb2c:	2307      	movs	r3, #7
 800eb2e:	62fb      	str	r3, [r7, #44]	; 0x2c
	Layercfg.ImageWidth = BSP_LCD_GetXSize();
 800eb30:	f7ff ffbe 	bl	800eab0 <BSP_LCD_GetXSize>
 800eb34:	4603      	mov	r3, r0
 800eb36:	637b      	str	r3, [r7, #52]	; 0x34
	Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800eb38:	f7ff ffc6 	bl	800eac8 <BSP_LCD_GetYSize>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	63bb      	str	r3, [r7, #56]	; 0x38

	HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex);
 800eb40:	88fa      	ldrh	r2, [r7, #6]
 800eb42:	f107 030c 	add.w	r3, r7, #12
 800eb46:	4619      	mov	r1, r3
 800eb48:	4812      	ldr	r0, [pc, #72]	; (800eb94 <BSP_LCD_LayerDefaultInit+0xb4>)
 800eb4a:	f7f6 fe17 	bl	800577c <HAL_LTDC_ConfigLayer>

	DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800eb4e:	88fa      	ldrh	r2, [r7, #6]
 800eb50:	4911      	ldr	r1, [pc, #68]	; (800eb98 <BSP_LCD_LayerDefaultInit+0xb8>)
 800eb52:	4613      	mov	r3, r2
 800eb54:	005b      	lsls	r3, r3, #1
 800eb56:	4413      	add	r3, r2
 800eb58:	009b      	lsls	r3, r3, #2
 800eb5a:	440b      	add	r3, r1
 800eb5c:	3304      	adds	r3, #4
 800eb5e:	f04f 32ff 	mov.w	r2, #4294967295
 800eb62:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].pFont     = &Font24;
 800eb64:	88fa      	ldrh	r2, [r7, #6]
 800eb66:	490c      	ldr	r1, [pc, #48]	; (800eb98 <BSP_LCD_LayerDefaultInit+0xb8>)
 800eb68:	4613      	mov	r3, r2
 800eb6a:	005b      	lsls	r3, r3, #1
 800eb6c:	4413      	add	r3, r2
 800eb6e:	009b      	lsls	r3, r3, #2
 800eb70:	440b      	add	r3, r1
 800eb72:	3308      	adds	r3, #8
 800eb74:	4a09      	ldr	r2, [pc, #36]	; (800eb9c <BSP_LCD_LayerDefaultInit+0xbc>)
 800eb76:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 800eb78:	88fa      	ldrh	r2, [r7, #6]
 800eb7a:	4907      	ldr	r1, [pc, #28]	; (800eb98 <BSP_LCD_LayerDefaultInit+0xb8>)
 800eb7c:	4613      	mov	r3, r2
 800eb7e:	005b      	lsls	r3, r3, #1
 800eb80:	4413      	add	r3, r2
 800eb82:	009b      	lsls	r3, r3, #2
 800eb84:	440b      	add	r3, r1
 800eb86:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800eb8a:	601a      	str	r2, [r3, #0]
}
 800eb8c:	bf00      	nop
 800eb8e:	3740      	adds	r7, #64	; 0x40
 800eb90:	46bd      	mov	sp, r7
 800eb92:	bd80      	pop	{r7, pc}
 800eb94:	2002bac4 	.word	0x2002bac4
 800eb98:	20020620 	.word	0x20020620
 800eb9c:	20020020 	.word	0x20020020

0800eba0 <BSP_LCD_SelectLayer>:
/**
 * @brief  Selects the LCD Layer.
 * @param  LayerIndex: Layer foreground or background
 */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 800eba0:	b480      	push	{r7}
 800eba2:	b083      	sub	sp, #12
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	6078      	str	r0, [r7, #4]
	ActiveLayer = LayerIndex;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	b2da      	uxtb	r2, r3
 800ebac:	4b03      	ldr	r3, [pc, #12]	; (800ebbc <BSP_LCD_SelectLayer+0x1c>)
 800ebae:	701a      	strb	r2, [r3, #0]

}
 800ebb0:	bf00      	nop
 800ebb2:	370c      	adds	r7, #12
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebba:	4770      	bx	lr
 800ebbc:	2002061d 	.word	0x2002061d

0800ebc0 <BSP_LCD_SetLayerVisible>:
 *          This parameter can be one of the following values:
 *            @arg  ENABLE
 *            @arg  DISABLE
 */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState State)
{
 800ebc0:	b480      	push	{r7}
 800ebc2:	b083      	sub	sp, #12
 800ebc4:	af00      	add	r7, sp, #0
 800ebc6:	6078      	str	r0, [r7, #4]
 800ebc8:	460b      	mov	r3, r1
 800ebca:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 800ebcc:	78fb      	ldrb	r3, [r7, #3]
 800ebce:	2b01      	cmp	r3, #1
 800ebd0:	d113      	bne.n	800ebfa <BSP_LCD_SetLayerVisible+0x3a>
	{
		__HAL_LTDC_LAYER_ENABLE(&(hltdc_discovery), LayerIndex);
 800ebd2:	4b1a      	ldr	r3, [pc, #104]	; (800ec3c <BSP_LCD_SetLayerVisible+0x7c>)
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	461a      	mov	r2, r3
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	01db      	lsls	r3, r3, #7
 800ebdc:	4413      	add	r3, r2
 800ebde:	3384      	adds	r3, #132	; 0x84
 800ebe0:	461a      	mov	r2, r3
 800ebe2:	4b16      	ldr	r3, [pc, #88]	; (800ec3c <BSP_LCD_SetLayerVisible+0x7c>)
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	4619      	mov	r1, r3
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	01db      	lsls	r3, r3, #7
 800ebec:	440b      	add	r3, r1
 800ebee:	3384      	adds	r3, #132	; 0x84
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	f043 0301 	orr.w	r3, r3, #1
 800ebf6:	6013      	str	r3, [r2, #0]
 800ebf8:	e012      	b.n	800ec20 <BSP_LCD_SetLayerVisible+0x60>
	}
	else
	{
		__HAL_LTDC_LAYER_DISABLE(&(hltdc_discovery), LayerIndex);
 800ebfa:	4b10      	ldr	r3, [pc, #64]	; (800ec3c <BSP_LCD_SetLayerVisible+0x7c>)
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	461a      	mov	r2, r3
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	01db      	lsls	r3, r3, #7
 800ec04:	4413      	add	r3, r2
 800ec06:	3384      	adds	r3, #132	; 0x84
 800ec08:	461a      	mov	r2, r3
 800ec0a:	4b0c      	ldr	r3, [pc, #48]	; (800ec3c <BSP_LCD_SetLayerVisible+0x7c>)
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	4619      	mov	r1, r3
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	01db      	lsls	r3, r3, #7
 800ec14:	440b      	add	r3, r1
 800ec16:	3384      	adds	r3, #132	; 0x84
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	f023 0301 	bic.w	r3, r3, #1
 800ec1e:	6013      	str	r3, [r2, #0]
	}
	__HAL_LTDC_RELOAD_CONFIG(&(hltdc_discovery));
 800ec20:	4b06      	ldr	r3, [pc, #24]	; (800ec3c <BSP_LCD_SetLayerVisible+0x7c>)
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	4a05      	ldr	r2, [pc, #20]	; (800ec3c <BSP_LCD_SetLayerVisible+0x7c>)
 800ec26:	6812      	ldr	r2, [r2, #0]
 800ec28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ec2a:	f042 0201 	orr.w	r2, r2, #1
 800ec2e:	625a      	str	r2, [r3, #36]	; 0x24

}
 800ec30:	bf00      	nop
 800ec32:	370c      	adds	r7, #12
 800ec34:	46bd      	mov	sp, r7
 800ec36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3a:	4770      	bx	lr
 800ec3c:	2002bac4 	.word	0x2002bac4

0800ec40 <BSP_LCD_SetTextColor>:
/**
 * @brief  Sets the LCD text color.
 * @param  Color: Text color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 800ec40:	b480      	push	{r7}
 800ec42:	b083      	sub	sp, #12
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].TextColor = Color;
 800ec48:	4b08      	ldr	r3, [pc, #32]	; (800ec6c <BSP_LCD_SetTextColor+0x2c>)
 800ec4a:	781b      	ldrb	r3, [r3, #0]
 800ec4c:	4619      	mov	r1, r3
 800ec4e:	4a08      	ldr	r2, [pc, #32]	; (800ec70 <BSP_LCD_SetTextColor+0x30>)
 800ec50:	460b      	mov	r3, r1
 800ec52:	005b      	lsls	r3, r3, #1
 800ec54:	440b      	add	r3, r1
 800ec56:	009b      	lsls	r3, r3, #2
 800ec58:	4413      	add	r3, r2
 800ec5a:	687a      	ldr	r2, [r7, #4]
 800ec5c:	601a      	str	r2, [r3, #0]
}
 800ec5e:	bf00      	nop
 800ec60:	370c      	adds	r7, #12
 800ec62:	46bd      	mov	sp, r7
 800ec64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec68:	4770      	bx	lr
 800ec6a:	bf00      	nop
 800ec6c:	2002061d 	.word	0x2002061d
 800ec70:	20020620 	.word	0x20020620

0800ec74 <BSP_LCD_SetBackColor>:
/**
 * @brief  Sets the LCD background color.
 * @param  Color: Layer background color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 800ec74:	b480      	push	{r7}
 800ec76:	b083      	sub	sp, #12
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].BackColor = Color;
 800ec7c:	4b08      	ldr	r3, [pc, #32]	; (800eca0 <BSP_LCD_SetBackColor+0x2c>)
 800ec7e:	781b      	ldrb	r3, [r3, #0]
 800ec80:	4619      	mov	r1, r3
 800ec82:	4a08      	ldr	r2, [pc, #32]	; (800eca4 <BSP_LCD_SetBackColor+0x30>)
 800ec84:	460b      	mov	r3, r1
 800ec86:	005b      	lsls	r3, r3, #1
 800ec88:	440b      	add	r3, r1
 800ec8a:	009b      	lsls	r3, r3, #2
 800ec8c:	4413      	add	r3, r2
 800ec8e:	3304      	adds	r3, #4
 800ec90:	687a      	ldr	r2, [r7, #4]
 800ec92:	601a      	str	r2, [r3, #0]
}
 800ec94:	bf00      	nop
 800ec96:	370c      	adds	r7, #12
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9e:	4770      	bx	lr
 800eca0:	2002061d 	.word	0x2002061d
 800eca4:	20020620 	.word	0x20020620

0800eca8 <BSP_LCD_SetFont>:
/**
 * @brief  Sets the LCD text font.
 * @param  fonts: Layer font to be used
 */
void BSP_LCD_SetFont(sFONT *fonts)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	b083      	sub	sp, #12
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].pFont = fonts;
 800ecb0:	4b08      	ldr	r3, [pc, #32]	; (800ecd4 <BSP_LCD_SetFont+0x2c>)
 800ecb2:	781b      	ldrb	r3, [r3, #0]
 800ecb4:	4619      	mov	r1, r3
 800ecb6:	4a08      	ldr	r2, [pc, #32]	; (800ecd8 <BSP_LCD_SetFont+0x30>)
 800ecb8:	460b      	mov	r3, r1
 800ecba:	005b      	lsls	r3, r3, #1
 800ecbc:	440b      	add	r3, r1
 800ecbe:	009b      	lsls	r3, r3, #2
 800ecc0:	4413      	add	r3, r2
 800ecc2:	3308      	adds	r3, #8
 800ecc4:	687a      	ldr	r2, [r7, #4]
 800ecc6:	601a      	str	r2, [r3, #0]
}
 800ecc8:	bf00      	nop
 800ecca:	370c      	adds	r7, #12
 800eccc:	46bd      	mov	sp, r7
 800ecce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd2:	4770      	bx	lr
 800ecd4:	2002061d 	.word	0x2002061d
 800ecd8:	20020620 	.word	0x20020620

0800ecdc <BSP_LCD_Clear>:
/**
 * @brief  Clears the whole currently active layer of LTDC.
 * @param  Color: Color of the background
 */
void BSP_LCD_Clear(uint32_t Color)
{
 800ecdc:	b5b0      	push	{r4, r5, r7, lr}
 800ecde:	b084      	sub	sp, #16
 800ece0:	af02      	add	r7, sp, #8
 800ece2:	6078      	str	r0, [r7, #4]
	/* Clear the LCD */
	LL_FillBuffer(0, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800ece4:	4b0f      	ldr	r3, [pc, #60]	; (800ed24 <BSP_LCD_Clear+0x48>)
 800ece6:	781b      	ldrb	r3, [r3, #0]
 800ece8:	4619      	mov	r1, r3
 800ecea:	4a0f      	ldr	r2, [pc, #60]	; (800ed28 <BSP_LCD_Clear+0x4c>)
 800ecec:	2334      	movs	r3, #52	; 0x34
 800ecee:	fb03 f301 	mul.w	r3, r3, r1
 800ecf2:	4413      	add	r3, r2
 800ecf4:	335c      	adds	r3, #92	; 0x5c
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	461c      	mov	r4, r3
 800ecfa:	f7ff fed9 	bl	800eab0 <BSP_LCD_GetXSize>
 800ecfe:	4605      	mov	r5, r0
 800ed00:	f7ff fee2 	bl	800eac8 <BSP_LCD_GetYSize>
 800ed04:	4602      	mov	r2, r0
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	9301      	str	r3, [sp, #4]
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	9300      	str	r3, [sp, #0]
 800ed0e:	4613      	mov	r3, r2
 800ed10:	462a      	mov	r2, r5
 800ed12:	4621      	mov	r1, r4
 800ed14:	2000      	movs	r0, #0
 800ed16:	f000 fbc9 	bl	800f4ac <LL_FillBuffer>

}
 800ed1a:	bf00      	nop
 800ed1c:	3708      	adds	r7, #8
 800ed1e:	46bd      	mov	sp, r7
 800ed20:	bdb0      	pop	{r4, r5, r7, pc}
 800ed22:	bf00      	nop
 800ed24:	2002061d 	.word	0x2002061d
 800ed28:	2002bac4 	.word	0x2002bac4

0800ed2c <BSP_LCD_DisplayChar>:
 * @param  Ypos: Line where to display the character shape.
 * @param  Ascii: Character ascii code
 *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
 */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800ed2c:	b590      	push	{r4, r7, lr}
 800ed2e:	b083      	sub	sp, #12
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	4603      	mov	r3, r0
 800ed34:	80fb      	strh	r3, [r7, #6]
 800ed36:	460b      	mov	r3, r1
 800ed38:	80bb      	strh	r3, [r7, #4]
 800ed3a:	4613      	mov	r3, r2
 800ed3c:	70fb      	strb	r3, [r7, #3]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800ed3e:	4b1d      	ldr	r3, [pc, #116]	; (800edb4 <BSP_LCD_DisplayChar+0x88>)
 800ed40:	781b      	ldrb	r3, [r3, #0]
 800ed42:	4619      	mov	r1, r3
 800ed44:	4a1c      	ldr	r2, [pc, #112]	; (800edb8 <BSP_LCD_DisplayChar+0x8c>)
 800ed46:	460b      	mov	r3, r1
 800ed48:	005b      	lsls	r3, r3, #1
 800ed4a:	440b      	add	r3, r1
 800ed4c:	009b      	lsls	r3, r3, #2
 800ed4e:	4413      	add	r3, r2
 800ed50:	3308      	adds	r3, #8
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	681a      	ldr	r2, [r3, #0]
 800ed56:	78fb      	ldrb	r3, [r7, #3]
 800ed58:	f1a3 0120 	sub.w	r1, r3, #32
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800ed5c:	4b15      	ldr	r3, [pc, #84]	; (800edb4 <BSP_LCD_DisplayChar+0x88>)
 800ed5e:	781b      	ldrb	r3, [r3, #0]
 800ed60:	461c      	mov	r4, r3
 800ed62:	4815      	ldr	r0, [pc, #84]	; (800edb8 <BSP_LCD_DisplayChar+0x8c>)
 800ed64:	4623      	mov	r3, r4
 800ed66:	005b      	lsls	r3, r3, #1
 800ed68:	4423      	add	r3, r4
 800ed6a:	009b      	lsls	r3, r3, #2
 800ed6c:	4403      	add	r3, r0
 800ed6e:	3308      	adds	r3, #8
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	88db      	ldrh	r3, [r3, #6]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800ed74:	fb03 f101 	mul.w	r1, r3, r1
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800ed78:	4b0e      	ldr	r3, [pc, #56]	; (800edb4 <BSP_LCD_DisplayChar+0x88>)
 800ed7a:	781b      	ldrb	r3, [r3, #0]
 800ed7c:	461c      	mov	r4, r3
 800ed7e:	480e      	ldr	r0, [pc, #56]	; (800edb8 <BSP_LCD_DisplayChar+0x8c>)
 800ed80:	4623      	mov	r3, r4
 800ed82:	005b      	lsls	r3, r3, #1
 800ed84:	4423      	add	r3, r4
 800ed86:	009b      	lsls	r3, r3, #2
 800ed88:	4403      	add	r3, r0
 800ed8a:	3308      	adds	r3, #8
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	889b      	ldrh	r3, [r3, #4]
 800ed90:	3307      	adds	r3, #7
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	da00      	bge.n	800ed98 <BSP_LCD_DisplayChar+0x6c>
 800ed96:	3307      	adds	r3, #7
 800ed98:	10db      	asrs	r3, r3, #3
 800ed9a:	fb03 f301 	mul.w	r3, r3, r1
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800ed9e:	441a      	add	r2, r3
 800eda0:	88b9      	ldrh	r1, [r7, #4]
 800eda2:	88fb      	ldrh	r3, [r7, #6]
 800eda4:	4618      	mov	r0, r3
 800eda6:	f000 fac5 	bl	800f334 <DrawChar>
}
 800edaa:	bf00      	nop
 800edac:	370c      	adds	r7, #12
 800edae:	46bd      	mov	sp, r7
 800edb0:	bd90      	pop	{r4, r7, pc}
 800edb2:	bf00      	nop
 800edb4:	2002061d 	.word	0x2002061d
 800edb8:	20020620 	.word	0x20020620

0800edbc <BSP_LCD_DisplayStringAt>:
 *            @arg  CENTER_MODE
 *            @arg  RIGHT_MODE
 *            @arg  LEFT_MODE
 */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 800edbc:	b5b0      	push	{r4, r5, r7, lr}
 800edbe:	b088      	sub	sp, #32
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	60ba      	str	r2, [r7, #8]
 800edc4:	461a      	mov	r2, r3
 800edc6:	4603      	mov	r3, r0
 800edc8:	81fb      	strh	r3, [r7, #14]
 800edca:	460b      	mov	r3, r1
 800edcc:	81bb      	strh	r3, [r7, #12]
 800edce:	4613      	mov	r3, r2
 800edd0:	71fb      	strb	r3, [r7, #7]
	uint16_t refcolumn = 1, i = 0;
 800edd2:	2301      	movs	r3, #1
 800edd4:	83fb      	strh	r3, [r7, #30]
 800edd6:	2300      	movs	r3, #0
 800edd8:	83bb      	strh	r3, [r7, #28]
	uint32_t size = 0, xsize = 0;
 800edda:	2300      	movs	r3, #0
 800eddc:	61bb      	str	r3, [r7, #24]
 800edde:	2300      	movs	r3, #0
 800ede0:	613b      	str	r3, [r7, #16]
	uint8_t  *ptr = Text;
 800ede2:	68bb      	ldr	r3, [r7, #8]
 800ede4:	617b      	str	r3, [r7, #20]

	/* Get the text size */
	while (*ptr++) size ++ ;
 800ede6:	e002      	b.n	800edee <BSP_LCD_DisplayStringAt+0x32>
 800ede8:	69bb      	ldr	r3, [r7, #24]
 800edea:	3301      	adds	r3, #1
 800edec:	61bb      	str	r3, [r7, #24]
 800edee:	697b      	ldr	r3, [r7, #20]
 800edf0:	1c5a      	adds	r2, r3, #1
 800edf2:	617a      	str	r2, [r7, #20]
 800edf4:	781b      	ldrb	r3, [r3, #0]
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d1f6      	bne.n	800ede8 <BSP_LCD_DisplayStringAt+0x2c>

	/* Characters number per line */
	xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800edfa:	f7ff fe59 	bl	800eab0 <BSP_LCD_GetXSize>
 800edfe:	4b52      	ldr	r3, [pc, #328]	; (800ef48 <BSP_LCD_DisplayStringAt+0x18c>)
 800ee00:	781b      	ldrb	r3, [r3, #0]
 800ee02:	4619      	mov	r1, r3
 800ee04:	4a51      	ldr	r2, [pc, #324]	; (800ef4c <BSP_LCD_DisplayStringAt+0x190>)
 800ee06:	460b      	mov	r3, r1
 800ee08:	005b      	lsls	r3, r3, #1
 800ee0a:	440b      	add	r3, r1
 800ee0c:	009b      	lsls	r3, r3, #2
 800ee0e:	4413      	add	r3, r2
 800ee10:	3308      	adds	r3, #8
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	889b      	ldrh	r3, [r3, #4]
 800ee16:	fbb0 f3f3 	udiv	r3, r0, r3
 800ee1a:	613b      	str	r3, [r7, #16]

	switch (Mode)
 800ee1c:	79fb      	ldrb	r3, [r7, #7]
 800ee1e:	2b02      	cmp	r3, #2
 800ee20:	d01d      	beq.n	800ee5e <BSP_LCD_DisplayStringAt+0xa2>
 800ee22:	2b03      	cmp	r3, #3
 800ee24:	d018      	beq.n	800ee58 <BSP_LCD_DisplayStringAt+0x9c>
 800ee26:	2b01      	cmp	r3, #1
 800ee28:	d130      	bne.n	800ee8c <BSP_LCD_DisplayStringAt+0xd0>
	{
	case CENTER_MODE:
	{
		refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 800ee2a:	693a      	ldr	r2, [r7, #16]
 800ee2c:	69bb      	ldr	r3, [r7, #24]
 800ee2e:	1ad2      	subs	r2, r2, r3
 800ee30:	4b45      	ldr	r3, [pc, #276]	; (800ef48 <BSP_LCD_DisplayStringAt+0x18c>)
 800ee32:	781b      	ldrb	r3, [r3, #0]
 800ee34:	4618      	mov	r0, r3
 800ee36:	4945      	ldr	r1, [pc, #276]	; (800ef4c <BSP_LCD_DisplayStringAt+0x190>)
 800ee38:	4603      	mov	r3, r0
 800ee3a:	005b      	lsls	r3, r3, #1
 800ee3c:	4403      	add	r3, r0
 800ee3e:	009b      	lsls	r3, r3, #2
 800ee40:	440b      	add	r3, r1
 800ee42:	3308      	adds	r3, #8
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	889b      	ldrh	r3, [r3, #4]
 800ee48:	fb03 f302 	mul.w	r3, r3, r2
 800ee4c:	085b      	lsrs	r3, r3, #1
 800ee4e:	b29a      	uxth	r2, r3
 800ee50:	89fb      	ldrh	r3, [r7, #14]
 800ee52:	4413      	add	r3, r2
 800ee54:	83fb      	strh	r3, [r7, #30]
		break;
 800ee56:	e01c      	b.n	800ee92 <BSP_LCD_DisplayStringAt+0xd6>
	}
	case LEFT_MODE:
	{
		refcolumn = Xpos;
 800ee58:	89fb      	ldrh	r3, [r7, #14]
 800ee5a:	83fb      	strh	r3, [r7, #30]
		break;
 800ee5c:	e019      	b.n	800ee92 <BSP_LCD_DisplayStringAt+0xd6>
	}
	case RIGHT_MODE:
	{
		refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800ee5e:	693a      	ldr	r2, [r7, #16]
 800ee60:	69bb      	ldr	r3, [r7, #24]
 800ee62:	1ad3      	subs	r3, r2, r3
 800ee64:	b29a      	uxth	r2, r3
 800ee66:	4b38      	ldr	r3, [pc, #224]	; (800ef48 <BSP_LCD_DisplayStringAt+0x18c>)
 800ee68:	781b      	ldrb	r3, [r3, #0]
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	4937      	ldr	r1, [pc, #220]	; (800ef4c <BSP_LCD_DisplayStringAt+0x190>)
 800ee6e:	4603      	mov	r3, r0
 800ee70:	005b      	lsls	r3, r3, #1
 800ee72:	4403      	add	r3, r0
 800ee74:	009b      	lsls	r3, r3, #2
 800ee76:	440b      	add	r3, r1
 800ee78:	3308      	adds	r3, #8
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	889b      	ldrh	r3, [r3, #4]
 800ee7e:	fb12 f303 	smulbb	r3, r2, r3
 800ee82:	b29a      	uxth	r2, r3
 800ee84:	89fb      	ldrh	r3, [r7, #14]
 800ee86:	1ad3      	subs	r3, r2, r3
 800ee88:	83fb      	strh	r3, [r7, #30]
		break;
 800ee8a:	e002      	b.n	800ee92 <BSP_LCD_DisplayStringAt+0xd6>
	}
	default:
	{
		refcolumn = Xpos;
 800ee8c:	89fb      	ldrh	r3, [r7, #14]
 800ee8e:	83fb      	strh	r3, [r7, #30]
		break;
 800ee90:	bf00      	nop
	}
	}

	/* Check that the Start column is located in the screen */
	if ((refcolumn < 1) || (refcolumn >= 0x8000))
 800ee92:	8bfb      	ldrh	r3, [r7, #30]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d003      	beq.n	800eea0 <BSP_LCD_DisplayStringAt+0xe4>
 800ee98:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	da1e      	bge.n	800eede <BSP_LCD_DisplayStringAt+0x122>
	{
		refcolumn = 1;
 800eea0:	2301      	movs	r3, #1
 800eea2:	83fb      	strh	r3, [r7, #30]
	}

	//LTDC_Switch_Active_Layer();
	/* Send the string character by character on LCD */
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800eea4:	e01b      	b.n	800eede <BSP_LCD_DisplayStringAt+0x122>
	{
		/* Display one character on LCD */
		BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 800eea6:	68bb      	ldr	r3, [r7, #8]
 800eea8:	781a      	ldrb	r2, [r3, #0]
 800eeaa:	89b9      	ldrh	r1, [r7, #12]
 800eeac:	8bfb      	ldrh	r3, [r7, #30]
 800eeae:	4618      	mov	r0, r3
 800eeb0:	f7ff ff3c 	bl	800ed2c <BSP_LCD_DisplayChar>
		/* Decrement the column position by 16 */
		refcolumn += DrawProp[ActiveLayer].pFont->Width;
 800eeb4:	4b24      	ldr	r3, [pc, #144]	; (800ef48 <BSP_LCD_DisplayStringAt+0x18c>)
 800eeb6:	781b      	ldrb	r3, [r3, #0]
 800eeb8:	4619      	mov	r1, r3
 800eeba:	4a24      	ldr	r2, [pc, #144]	; (800ef4c <BSP_LCD_DisplayStringAt+0x190>)
 800eebc:	460b      	mov	r3, r1
 800eebe:	005b      	lsls	r3, r3, #1
 800eec0:	440b      	add	r3, r1
 800eec2:	009b      	lsls	r3, r3, #2
 800eec4:	4413      	add	r3, r2
 800eec6:	3308      	adds	r3, #8
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	889a      	ldrh	r2, [r3, #4]
 800eecc:	8bfb      	ldrh	r3, [r7, #30]
 800eece:	4413      	add	r3, r2
 800eed0:	83fb      	strh	r3, [r7, #30]

		/* Point on the next character */
		Text++;
 800eed2:	68bb      	ldr	r3, [r7, #8]
 800eed4:	3301      	adds	r3, #1
 800eed6:	60bb      	str	r3, [r7, #8]
		i++;
 800eed8:	8bbb      	ldrh	r3, [r7, #28]
 800eeda:	3301      	adds	r3, #1
 800eedc:	83bb      	strh	r3, [r7, #28]
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	781b      	ldrb	r3, [r3, #0]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	bf14      	ite	ne
 800eee6:	2301      	movne	r3, #1
 800eee8:	2300      	moveq	r3, #0
 800eeea:	b2dc      	uxtb	r4, r3
 800eeec:	f7ff fde0 	bl	800eab0 <BSP_LCD_GetXSize>
 800eef0:	4605      	mov	r5, r0
 800eef2:	8bba      	ldrh	r2, [r7, #28]
 800eef4:	4b14      	ldr	r3, [pc, #80]	; (800ef48 <BSP_LCD_DisplayStringAt+0x18c>)
 800eef6:	781b      	ldrb	r3, [r3, #0]
 800eef8:	4618      	mov	r0, r3
 800eefa:	4914      	ldr	r1, [pc, #80]	; (800ef4c <BSP_LCD_DisplayStringAt+0x190>)
 800eefc:	4603      	mov	r3, r0
 800eefe:	005b      	lsls	r3, r3, #1
 800ef00:	4403      	add	r3, r0
 800ef02:	009b      	lsls	r3, r3, #2
 800ef04:	440b      	add	r3, r1
 800ef06:	3308      	adds	r3, #8
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	889b      	ldrh	r3, [r3, #4]
 800ef0c:	fb03 f302 	mul.w	r3, r3, r2
 800ef10:	1aeb      	subs	r3, r5, r3
 800ef12:	b29a      	uxth	r2, r3
 800ef14:	4b0c      	ldr	r3, [pc, #48]	; (800ef48 <BSP_LCD_DisplayStringAt+0x18c>)
 800ef16:	781b      	ldrb	r3, [r3, #0]
 800ef18:	4618      	mov	r0, r3
 800ef1a:	490c      	ldr	r1, [pc, #48]	; (800ef4c <BSP_LCD_DisplayStringAt+0x190>)
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	005b      	lsls	r3, r3, #1
 800ef20:	4403      	add	r3, r0
 800ef22:	009b      	lsls	r3, r3, #2
 800ef24:	440b      	add	r3, r1
 800ef26:	3308      	adds	r3, #8
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	889b      	ldrh	r3, [r3, #4]
 800ef2c:	429a      	cmp	r2, r3
 800ef2e:	bf2c      	ite	cs
 800ef30:	2301      	movcs	r3, #1
 800ef32:	2300      	movcc	r3, #0
 800ef34:	b2db      	uxtb	r3, r3
 800ef36:	4023      	ands	r3, r4
 800ef38:	b2db      	uxtb	r3, r3
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d1b3      	bne.n	800eea6 <BSP_LCD_DisplayStringAt+0xea>
	}

}
 800ef3e:	bf00      	nop
 800ef40:	3720      	adds	r7, #32
 800ef42:	46bd      	mov	sp, r7
 800ef44:	bdb0      	pop	{r4, r5, r7, pc}
 800ef46:	bf00      	nop
 800ef48:	2002061d 	.word	0x2002061d
 800ef4c:	20020620 	.word	0x20020620

0800ef50 <BSP_LCD_DrawBitmap>:
 * @param  Xpos: Bmp X position in the LCD
 * @param  Ypos: Bmp Y position in the LCD
 * @param  pbmp: Pointer to Bmp picture address in the internal Flash
 */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t* pbmp)
{
 800ef50:	b590      	push	{r4, r7, lr}
 800ef52:	b08f      	sub	sp, #60	; 0x3c
 800ef54:	af04      	add	r7, sp, #16
 800ef56:	60f8      	str	r0, [r7, #12]
 800ef58:	60b9      	str	r1, [r7, #8]
 800ef5a:	607a      	str	r2, [r7, #4]
	uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	627b      	str	r3, [r7, #36]	; 0x24
 800ef60:	2300      	movs	r3, #0
 800ef62:	61fb      	str	r3, [r7, #28]
 800ef64:	2300      	movs	r3, #0
 800ef66:	61bb      	str	r3, [r7, #24]
 800ef68:	2300      	movs	r3, #0
 800ef6a:	617b      	str	r3, [r7, #20]
	uint32_t address;
	uint32_t input_color_mode = CM_RGB565;
 800ef6c:	2302      	movs	r3, #2
 800ef6e:	613b      	str	r3, [r7, #16]

	/* Get bitmap data address offset */
	index = *(__IO uint16_t *) (pbmp + 10);
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	330a      	adds	r3, #10
 800ef74:	881b      	ldrh	r3, [r3, #0]
 800ef76:	b29b      	uxth	r3, r3
 800ef78:	627b      	str	r3, [r7, #36]	; 0x24
	index |= (*(__IO uint16_t *) (pbmp + 12)) << 16;
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	330c      	adds	r3, #12
 800ef7e:	881b      	ldrh	r3, [r3, #0]
 800ef80:	b29b      	uxth	r3, r3
 800ef82:	041b      	lsls	r3, r3, #16
 800ef84:	461a      	mov	r2, r3
 800ef86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef88:	4313      	orrs	r3, r2
 800ef8a:	627b      	str	r3, [r7, #36]	; 0x24

	/* Read bitmap width */
	width = *(uint16_t *) (pbmp + 18);
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	3312      	adds	r3, #18
 800ef90:	881b      	ldrh	r3, [r3, #0]
 800ef92:	61fb      	str	r3, [r7, #28]
	width |= (*(uint16_t *) (pbmp + 20)) << 16;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	3314      	adds	r3, #20
 800ef98:	881b      	ldrh	r3, [r3, #0]
 800ef9a:	041b      	lsls	r3, r3, #16
 800ef9c:	461a      	mov	r2, r3
 800ef9e:	69fb      	ldr	r3, [r7, #28]
 800efa0:	4313      	orrs	r3, r2
 800efa2:	61fb      	str	r3, [r7, #28]

	/* Read bitmap height */
	height = *(uint16_t *) (pbmp + 22);
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	3316      	adds	r3, #22
 800efa8:	881b      	ldrh	r3, [r3, #0]
 800efaa:	61bb      	str	r3, [r7, #24]
	height |= (*(uint16_t *) (pbmp + 24)) << 16;
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	3318      	adds	r3, #24
 800efb0:	881b      	ldrh	r3, [r3, #0]
 800efb2:	041b      	lsls	r3, r3, #16
 800efb4:	461a      	mov	r2, r3
 800efb6:	69bb      	ldr	r3, [r7, #24]
 800efb8:	4313      	orrs	r3, r2
 800efba:	61bb      	str	r3, [r7, #24]

	/* Read bit/pixel */
	bit_pixel = *(uint16_t *) (pbmp + 28);
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	331c      	adds	r3, #28
 800efc0:	881b      	ldrh	r3, [r3, #0]
 800efc2:	617b      	str	r3, [r7, #20]
	//	width=110;
	//	height= 110;
	//	bit_pixel = 16;

	/* Set the address */
	address = hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(2));
 800efc4:	4b2c      	ldr	r3, [pc, #176]	; (800f078 <BSP_LCD_DrawBitmap+0x128>)
 800efc6:	781b      	ldrb	r3, [r3, #0]
 800efc8:	4619      	mov	r1, r3
 800efca:	4a2c      	ldr	r2, [pc, #176]	; (800f07c <BSP_LCD_DrawBitmap+0x12c>)
 800efcc:	2334      	movs	r3, #52	; 0x34
 800efce:	fb03 f301 	mul.w	r3, r3, r1
 800efd2:	4413      	add	r3, r2
 800efd4:	335c      	adds	r3, #92	; 0x5c
 800efd6:	681c      	ldr	r4, [r3, #0]
 800efd8:	f7ff fd6a 	bl	800eab0 <BSP_LCD_GetXSize>
 800efdc:	4602      	mov	r2, r0
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	fb03 f202 	mul.w	r2, r3, r2
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	4413      	add	r3, r2
 800efe8:	005b      	lsls	r3, r3, #1
 800efea:	4423      	add	r3, r4
 800efec:	623b      	str	r3, [r7, #32]

	if ((bit_pixel/8) == 2)	//RGB565 Pixel Format
 800efee:	697b      	ldr	r3, [r7, #20]
 800eff0:	3b10      	subs	r3, #16
 800eff2:	2b07      	cmp	r3, #7
 800eff4:	d82e      	bhi.n	800f054 <BSP_LCD_DrawBitmap+0x104>
	{
		/* Bypass the bitmap header */
		pbmp += (index + (width * (height - 1) * (bit_pixel/8)));
 800eff6:	69bb      	ldr	r3, [r7, #24]
 800eff8:	3b01      	subs	r3, #1
 800effa:	69fa      	ldr	r2, [r7, #28]
 800effc:	fb02 f303 	mul.w	r3, r2, r3
 800f000:	697a      	ldr	r2, [r7, #20]
 800f002:	08d2      	lsrs	r2, r2, #3
 800f004:	fb02 f203 	mul.w	r2, r2, r3
 800f008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f00a:	4413      	add	r3, r2
 800f00c:	687a      	ldr	r2, [r7, #4]
 800f00e:	4413      	add	r3, r2
 800f010:	607b      	str	r3, [r7, #4]

		/* Convert picture to ARGB8888 pixel format */
		for(index=0; index < height; index++)
 800f012:	2300      	movs	r3, #0
 800f014:	627b      	str	r3, [r7, #36]	; 0x24
 800f016:	e018      	b.n	800f04a <BSP_LCD_DrawBitmap+0xfa>
		{

			/* Draw Image */
			LL_ConvertLineToRGB565((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 800f018:	6a39      	ldr	r1, [r7, #32]
 800f01a:	693b      	ldr	r3, [r7, #16]
 800f01c:	69fa      	ldr	r2, [r7, #28]
 800f01e:	6878      	ldr	r0, [r7, #4]
 800f020:	f000 fa7c 	bl	800f51c <LL_ConvertLineToRGB565>

			/* Increment the source and destination buffers */
			address+=  (BSP_LCD_GetXSize()*2);
 800f024:	f7ff fd44 	bl	800eab0 <BSP_LCD_GetXSize>
 800f028:	4603      	mov	r3, r0
 800f02a:	005b      	lsls	r3, r3, #1
 800f02c:	6a3a      	ldr	r2, [r7, #32]
 800f02e:	4413      	add	r3, r2
 800f030:	623b      	str	r3, [r7, #32]
			pbmp -= width*(bit_pixel/8);
 800f032:	697b      	ldr	r3, [r7, #20]
 800f034:	08db      	lsrs	r3, r3, #3
 800f036:	69fa      	ldr	r2, [r7, #28]
 800f038:	fb02 f303 	mul.w	r3, r2, r3
 800f03c:	425b      	negs	r3, r3
 800f03e:	687a      	ldr	r2, [r7, #4]
 800f040:	4413      	add	r3, r2
 800f042:	607b      	str	r3, [r7, #4]
		for(index=0; index < height; index++)
 800f044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f046:	3301      	adds	r3, #1
 800f048:	627b      	str	r3, [r7, #36]	; 0x24
 800f04a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f04c:	69bb      	ldr	r3, [r7, #24]
 800f04e:	429a      	cmp	r2, r3
 800f050:	d3e2      	bcc.n	800f018 <BSP_LCD_DrawBitmap+0xc8>
		}

		return true;
 800f052:	e00d      	b.n	800f070 <BSP_LCD_DrawBitmap+0x120>
	}
	else
	{
		TextToScreen(Xpos, Ypos, "IMAGE FAIL" ,LEFT_MODE, LCD_COLOR_RED, LCD_COLOR_WHITE, Text_Medium);
 800f054:	68f8      	ldr	r0, [r7, #12]
 800f056:	68b9      	ldr	r1, [r7, #8]
 800f058:	2302      	movs	r3, #2
 800f05a:	9302      	str	r3, [sp, #8]
 800f05c:	f04f 33ff 	mov.w	r3, #4294967295
 800f060:	9301      	str	r3, [sp, #4]
 800f062:	4b07      	ldr	r3, [pc, #28]	; (800f080 <BSP_LCD_DrawBitmap+0x130>)
 800f064:	9300      	str	r3, [sp, #0]
 800f066:	2303      	movs	r3, #3
 800f068:	4a06      	ldr	r2, [pc, #24]	; (800f084 <BSP_LCD_DrawBitmap+0x134>)
 800f06a:	f7fe f86f 	bl	800d14c <TextToScreen>
		return false;
 800f06e:	bf00      	nop
	}
}
 800f070:	372c      	adds	r7, #44	; 0x2c
 800f072:	46bd      	mov	sp, r7
 800f074:	bd90      	pop	{r4, r7, pc}
 800f076:	bf00      	nop
 800f078:	2002061d 	.word	0x2002061d
 800f07c:	2002bac4 	.word	0x2002bac4
 800f080:	ffff0000 	.word	0xffff0000
 800f084:	08013f18 	.word	0x08013f18

0800f088 <App_printImg>:
uint32_t Image[1] = {0};

void App_printImg(uint32_t x, uint32_t y, uint16_t Index)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b086      	sub	sp, #24
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	60f8      	str	r0, [r7, #12]
 800f090:	60b9      	str	r1, [r7, #8]
 800f092:	4613      	mov	r3, r2
 800f094:	80fb      	strh	r3, [r7, #6]
	void *Image_Location = (void*)(Bank1_NOR1_ADDR + image[Index].address);
 800f096:	88fb      	ldrh	r3, [r7, #6]
 800f098:	4a09      	ldr	r2, [pc, #36]	; (800f0c0 <App_printImg+0x38>)
 800f09a:	011b      	lsls	r3, r3, #4
 800f09c:	4413      	add	r3, r2
 800f09e:	3308      	adds	r3, #8
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
 800f0a6:	617b      	str	r3, [r7, #20]

	if(Index != 0)
 800f0a8:	88fb      	ldrh	r3, [r7, #6]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d004      	beq.n	800f0b8 <App_printImg+0x30>
	{
		BSP_LCD_DrawBitmap(x, y, Image_Location);
 800f0ae:	697a      	ldr	r2, [r7, #20]
 800f0b0:	68b9      	ldr	r1, [r7, #8]
 800f0b2:	68f8      	ldr	r0, [r7, #12]
 800f0b4:	f7ff ff4c 	bl	800ef50 <BSP_LCD_DrawBitmap>
	}
}
 800f0b8:	bf00      	nop
 800f0ba:	3718      	adds	r7, #24
 800f0bc:	46bd      	mov	sp, r7
 800f0be:	bd80      	pop	{r7, pc}
 800f0c0:	08017a00 	.word	0x08017a00

0800f0c4 <BSP_LCD_FillRect>:
{
  LCD_FRAMEBUFFER1_ADDR,
  LCD_FRAMEBUFFER2_ADDR
};
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800f0c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0c8:	b086      	sub	sp, #24
 800f0ca:	af02      	add	r7, sp, #8
 800f0cc:	4604      	mov	r4, r0
 800f0ce:	4608      	mov	r0, r1
 800f0d0:	4611      	mov	r1, r2
 800f0d2:	461a      	mov	r2, r3
 800f0d4:	4623      	mov	r3, r4
 800f0d6:	80fb      	strh	r3, [r7, #6]
 800f0d8:	4603      	mov	r3, r0
 800f0da:	80bb      	strh	r3, [r7, #4]
 800f0dc:	460b      	mov	r3, r1
 800f0de:	807b      	strh	r3, [r7, #2]
 800f0e0:	4613      	mov	r3, r2
 800f0e2:	803b      	strh	r3, [r7, #0]
	 uint32_t  Xaddress = 0;
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	60fb      	str	r3, [r7, #12]

	  /* Set the text color */
	  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800f0e8:	4b25      	ldr	r3, [pc, #148]	; (800f180 <BSP_LCD_FillRect+0xbc>)
 800f0ea:	781b      	ldrb	r3, [r3, #0]
 800f0ec:	4619      	mov	r1, r3
 800f0ee:	4a25      	ldr	r2, [pc, #148]	; (800f184 <BSP_LCD_FillRect+0xc0>)
 800f0f0:	460b      	mov	r3, r1
 800f0f2:	005b      	lsls	r3, r3, #1
 800f0f4:	440b      	add	r3, r1
 800f0f6:	009b      	lsls	r3, r3, #2
 800f0f8:	4413      	add	r3, r2
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	f7ff fd9f 	bl	800ec40 <BSP_LCD_SetTextColor>

	  /* Get the rectangle start address */
	  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800f102:	4b1f      	ldr	r3, [pc, #124]	; (800f180 <BSP_LCD_FillRect+0xbc>)
 800f104:	781b      	ldrb	r3, [r3, #0]
 800f106:	4619      	mov	r1, r3
 800f108:	4a1f      	ldr	r2, [pc, #124]	; (800f188 <BSP_LCD_FillRect+0xc4>)
 800f10a:	2334      	movs	r3, #52	; 0x34
 800f10c:	fb03 f301 	mul.w	r3, r3, r1
 800f110:	4413      	add	r3, r2
 800f112:	335c      	adds	r3, #92	; 0x5c
 800f114:	681c      	ldr	r4, [r3, #0]
 800f116:	f7ff fccb 	bl	800eab0 <BSP_LCD_GetXSize>
 800f11a:	4602      	mov	r2, r0
 800f11c:	88bb      	ldrh	r3, [r7, #4]
 800f11e:	fb03 f202 	mul.w	r2, r3, r2
 800f122:	88fb      	ldrh	r3, [r7, #6]
 800f124:	4413      	add	r3, r2
 800f126:	009b      	lsls	r3, r3, #2
 800f128:	4423      	add	r3, r4
 800f12a:	60fb      	str	r3, [r7, #12]

	  /* Fill the rectangle */
	  while ((LTDC->CDSR & LTDC_CDSR_VSYNCS) == 0);
 800f12c:	bf00      	nop
 800f12e:	4b17      	ldr	r3, [pc, #92]	; (800f18c <BSP_LCD_FillRect+0xc8>)
 800f130:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f132:	f003 0304 	and.w	r3, r3, #4
 800f136:	2b00      	cmp	r3, #0
 800f138:	d0f9      	beq.n	800f12e <BSP_LCD_FillRect+0x6a>
	   LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height,(BSP_LCD_GetXSize()-Width), DrawProp[ActiveLayer].TextColor);
 800f13a:	4b11      	ldr	r3, [pc, #68]	; (800f180 <BSP_LCD_FillRect+0xbc>)
 800f13c:	781b      	ldrb	r3, [r3, #0]
 800f13e:	4698      	mov	r8, r3
 800f140:	68fc      	ldr	r4, [r7, #12]
 800f142:	887d      	ldrh	r5, [r7, #2]
 800f144:	883e      	ldrh	r6, [r7, #0]
 800f146:	f7ff fcb3 	bl	800eab0 <BSP_LCD_GetXSize>
 800f14a:	4602      	mov	r2, r0
 800f14c:	887b      	ldrh	r3, [r7, #2]
 800f14e:	1ad2      	subs	r2, r2, r3
 800f150:	4b0b      	ldr	r3, [pc, #44]	; (800f180 <BSP_LCD_FillRect+0xbc>)
 800f152:	781b      	ldrb	r3, [r3, #0]
 800f154:	4618      	mov	r0, r3
 800f156:	490b      	ldr	r1, [pc, #44]	; (800f184 <BSP_LCD_FillRect+0xc0>)
 800f158:	4603      	mov	r3, r0
 800f15a:	005b      	lsls	r3, r3, #1
 800f15c:	4403      	add	r3, r0
 800f15e:	009b      	lsls	r3, r3, #2
 800f160:	440b      	add	r3, r1
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	9301      	str	r3, [sp, #4]
 800f166:	9200      	str	r2, [sp, #0]
 800f168:	4633      	mov	r3, r6
 800f16a:	462a      	mov	r2, r5
 800f16c:	4621      	mov	r1, r4
 800f16e:	4640      	mov	r0, r8
 800f170:	f000 f99c 	bl	800f4ac <LL_FillBuffer>


	//BSP_LCD_SetLayerVisible (0, ENABLE);
}
 800f174:	bf00      	nop
 800f176:	3710      	adds	r7, #16
 800f178:	46bd      	mov	sp, r7
 800f17a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f17e:	bf00      	nop
 800f180:	2002061d 	.word	0x2002061d
 800f184:	20020620 	.word	0x20020620
 800f188:	2002bac4 	.word	0x2002bac4
 800f18c:	40016800 	.word	0x40016800

0800f190 <BSP_LCD_DisplayOn>:
/**
 * @brief  Switch back on the display if was switched off by previous call of BSP_LCD_DisplayOff().
 *         Exit DSI ULPM mode if was allowed and configured in Dsi Configuration.
 */
void BSP_LCD_DisplayOn(void)
{
 800f190:	b580      	push	{r7, lr}
 800f192:	af00      	add	r7, sp, #0

	IO_Output_control(LCD_Power, On);
 800f194:	2101      	movs	r1, #1
 800f196:	202c      	movs	r0, #44	; 0x2c
 800f198:	f001 fa2c 	bl	80105f4 <IO_Output_control>
	IO_Output_control(LCD_BL, Off);
 800f19c:	2100      	movs	r1, #0
 800f19e:	200d      	movs	r0, #13
 800f1a0:	f001 fa28 	bl	80105f4 <IO_Output_control>
	//IO_Output_control(LCD_BL, Off);

}
 800f1a4:	bf00      	nop
 800f1a6:	bd80      	pop	{r7, pc}

0800f1a8 <BSP_LCD_MspInit>:
/**
 * @brief  Initialize the BSP LCD Msp.
 * Application can surcharge if needed this function implementation
 */
__weak void BSP_LCD_MspInit(void)
{
 800f1a8:	b580      	push	{r7, lr}
 800f1aa:	b084      	sub	sp, #16
 800f1ac:	af00      	add	r7, sp, #0
	/** @brief Enable the LTDC clock */
	__HAL_RCC_LTDC_CLK_ENABLE();
 800f1ae:	4a32      	ldr	r2, [pc, #200]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1b0:	4b31      	ldr	r3, [pc, #196]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f1b8:	6453      	str	r3, [r2, #68]	; 0x44
 800f1ba:	4b2f      	ldr	r3, [pc, #188]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f1c2:	60fb      	str	r3, [r7, #12]
 800f1c4:	68fb      	ldr	r3, [r7, #12]

	/** @brief Toggle Sw reset of LTDC IP */
	__HAL_RCC_LTDC_FORCE_RESET();
 800f1c6:	4a2c      	ldr	r2, [pc, #176]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1c8:	4b2b      	ldr	r3, [pc, #172]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1cc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f1d0:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_LTDC_RELEASE_RESET();
 800f1d2:	4a29      	ldr	r2, [pc, #164]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1d4:	4b28      	ldr	r3, [pc, #160]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1d8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800f1dc:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief Enable the DMA2D clock */
	__HAL_RCC_DMA2D_CLK_ENABLE();
 800f1de:	4a26      	ldr	r2, [pc, #152]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1e0:	4b25      	ldr	r3, [pc, #148]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f1e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800f1e8:	6313      	str	r3, [r2, #48]	; 0x30
 800f1ea:	4b23      	ldr	r3, [pc, #140]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f1ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f1f2:	60bb      	str	r3, [r7, #8]
 800f1f4:	68bb      	ldr	r3, [r7, #8]

	/** @brief Toggle Sw reset of DMA2D IP */
	__HAL_RCC_DMA2D_FORCE_RESET();
 800f1f6:	4a20      	ldr	r2, [pc, #128]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1f8:	4b1f      	ldr	r3, [pc, #124]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f1fa:	691b      	ldr	r3, [r3, #16]
 800f1fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800f200:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA2D_RELEASE_RESET();
 800f202:	4a1d      	ldr	r2, [pc, #116]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f204:	4b1c      	ldr	r3, [pc, #112]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f206:	691b      	ldr	r3, [r3, #16]
 800f208:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800f20c:	6113      	str	r3, [r2, #16]

	/** @brief Enable DSI Host and wrapper clocks */
	__HAL_RCC_DSI_CLK_ENABLE();
 800f20e:	4a1a      	ldr	r2, [pc, #104]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f210:	4b19      	ldr	r3, [pc, #100]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f214:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f218:	6453      	str	r3, [r2, #68]	; 0x44
 800f21a:	4b17      	ldr	r3, [pc, #92]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f21c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f21e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f222:	607b      	str	r3, [r7, #4]
 800f224:	687b      	ldr	r3, [r7, #4]

	/** @brief Soft Reset the DSI Host and wrapper */
	__HAL_RCC_DSI_FORCE_RESET();
 800f226:	4a14      	ldr	r2, [pc, #80]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f228:	4b13      	ldr	r3, [pc, #76]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f22a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f22c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f230:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_DSI_RELEASE_RESET();
 800f232:	4a11      	ldr	r2, [pc, #68]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f234:	4b10      	ldr	r3, [pc, #64]	; (800f278 <BSP_LCD_MspInit+0xd0>)
 800f236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f238:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800f23c:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief NVIC configuration for LTDC interrupt that is now enabled */
	HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 800f23e:	2200      	movs	r2, #0
 800f240:	2103      	movs	r1, #3
 800f242:	2058      	movs	r0, #88	; 0x58
 800f244:	f7f2 f803 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800f248:	2058      	movs	r0, #88	; 0x58
 800f24a:	f7f2 f81c 	bl	8001286 <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DMA2D interrupt that is now enabled */
	HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 800f24e:	2200      	movs	r2, #0
 800f250:	2103      	movs	r1, #3
 800f252:	205a      	movs	r0, #90	; 0x5a
 800f254:	f7f1 fffb 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800f258:	205a      	movs	r0, #90	; 0x5a
 800f25a:	f7f2 f814 	bl	8001286 <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DSI interrupt that is now enabled */
	HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 800f25e:	2200      	movs	r2, #0
 800f260:	2103      	movs	r1, #3
 800f262:	2062      	movs	r0, #98	; 0x62
 800f264:	f7f1 fff3 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DSI_IRQn);
 800f268:	2062      	movs	r0, #98	; 0x62
 800f26a:	f7f2 f80c 	bl	8001286 <HAL_NVIC_EnableIRQ>
}
 800f26e:	bf00      	nop
 800f270:	3710      	adds	r7, #16
 800f272:	46bd      	mov	sp, r7
 800f274:	bd80      	pop	{r7, pc}
 800f276:	bf00      	nop
 800f278:	40023800 	.word	0x40023800

0800f27c <BSP_LCD_DrawPixel>:
 * @param  Xpos: X position
 * @param  Ypos: Y position
 * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
 */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800f27c:	b5b0      	push	{r4, r5, r7, lr}
 800f27e:	b084      	sub	sp, #16
 800f280:	af00      	add	r7, sp, #0
 800f282:	4603      	mov	r3, r0
 800f284:	603a      	str	r2, [r7, #0]
 800f286:	80fb      	strh	r3, [r7, #6]
 800f288:	460b      	mov	r3, r1
 800f28a:	80bb      	strh	r3, [r7, #4]

	uint8_t B = (uint8_t)RGB_Code;
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	73fb      	strb	r3, [r7, #15]
	uint8_t G = (uint8_t)(RGB_Code >> 8);
 800f290:	683b      	ldr	r3, [r7, #0]
 800f292:	0a1b      	lsrs	r3, r3, #8
 800f294:	73bb      	strb	r3, [r7, #14]
	uint8_t R = (uint8_t)(RGB_Code >> 16);
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	0c1b      	lsrs	r3, r3, #16
 800f29a:	737b      	strb	r3, [r7, #13]

	/* Write data value to all SDRAM memory */
	//  *(__IO uint16_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
	  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
 800f29c:	4b22      	ldr	r3, [pc, #136]	; (800f328 <BSP_LCD_DrawPixel+0xac>)
 800f29e:	781b      	ldrb	r3, [r3, #0]
 800f2a0:	4619      	mov	r1, r3
 800f2a2:	4a22      	ldr	r2, [pc, #136]	; (800f32c <BSP_LCD_DrawPixel+0xb0>)
 800f2a4:	2334      	movs	r3, #52	; 0x34
 800f2a6:	fb03 f301 	mul.w	r3, r3, r1
 800f2aa:	4413      	add	r3, r2
 800f2ac:	335c      	adds	r3, #92	; 0x5c
 800f2ae:	681c      	ldr	r4, [r3, #0]
 800f2b0:	88bd      	ldrh	r5, [r7, #4]
 800f2b2:	f7ff fbfd 	bl	800eab0 <BSP_LCD_GetXSize>
 800f2b6:	4603      	mov	r3, r0
 800f2b8:	fb03 f205 	mul.w	r2, r3, r5
 800f2bc:	88fb      	ldrh	r3, [r7, #6]
 800f2be:	4413      	add	r3, r2
 800f2c0:	005b      	lsls	r3, r3, #1
 800f2c2:	4423      	add	r3, r4
 800f2c4:	4619      	mov	r1, r3
 800f2c6:	7b7b      	ldrb	r3, [r7, #13]
 800f2c8:	021b      	lsls	r3, r3, #8
 800f2ca:	b21a      	sxth	r2, r3
 800f2cc:	4b18      	ldr	r3, [pc, #96]	; (800f330 <BSP_LCD_DrawPixel+0xb4>)
 800f2ce:	4013      	ands	r3, r2
 800f2d0:	b21a      	sxth	r2, r3
 800f2d2:	7bbb      	ldrb	r3, [r7, #14]
 800f2d4:	00db      	lsls	r3, r3, #3
 800f2d6:	b21b      	sxth	r3, r3
 800f2d8:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 800f2dc:	b21b      	sxth	r3, r3
 800f2de:	4313      	orrs	r3, r2
 800f2e0:	b21a      	sxth	r2, r3
 800f2e2:	7bfb      	ldrb	r3, [r7, #15]
 800f2e4:	08db      	lsrs	r3, r3, #3
 800f2e6:	b2db      	uxtb	r3, r3
 800f2e8:	b21b      	sxth	r3, r3
 800f2ea:	4313      	orrs	r3, r2
 800f2ec:	b21b      	sxth	r3, r3
 800f2ee:	b29b      	uxth	r3, r3
 800f2f0:	600b      	str	r3, [r1, #0]
	  uint32_t test = RGBConvert(R,G,B);
 800f2f2:	7b7b      	ldrb	r3, [r7, #13]
 800f2f4:	021b      	lsls	r3, r3, #8
 800f2f6:	b21a      	sxth	r2, r3
 800f2f8:	4b0d      	ldr	r3, [pc, #52]	; (800f330 <BSP_LCD_DrawPixel+0xb4>)
 800f2fa:	4013      	ands	r3, r2
 800f2fc:	b21a      	sxth	r2, r3
 800f2fe:	7bbb      	ldrb	r3, [r7, #14]
 800f300:	00db      	lsls	r3, r3, #3
 800f302:	b21b      	sxth	r3, r3
 800f304:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 800f308:	b21b      	sxth	r3, r3
 800f30a:	4313      	orrs	r3, r2
 800f30c:	b21a      	sxth	r2, r3
 800f30e:	7bfb      	ldrb	r3, [r7, #15]
 800f310:	08db      	lsrs	r3, r3, #3
 800f312:	b2db      	uxtb	r3, r3
 800f314:	b21b      	sxth	r3, r3
 800f316:	4313      	orrs	r3, r2
 800f318:	b21b      	sxth	r3, r3
 800f31a:	b29b      	uxth	r3, r3
 800f31c:	60bb      	str	r3, [r7, #8]

}
 800f31e:	bf00      	nop
 800f320:	3710      	adds	r7, #16
 800f322:	46bd      	mov	sp, r7
 800f324:	bdb0      	pop	{r4, r5, r7, pc}
 800f326:	bf00      	nop
 800f328:	2002061d 	.word	0x2002061d
 800f32c:	2002bac4 	.word	0x2002bac4
 800f330:	fffff800 	.word	0xfffff800

0800f334 <DrawChar>:
 * @param  Xpos: Line where to display the character shape
 * @param  Ypos: Start column address
 * @param  c: Pointer to the character data
 */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b088      	sub	sp, #32
 800f338:	af00      	add	r7, sp, #0
 800f33a:	4603      	mov	r3, r0
 800f33c:	603a      	str	r2, [r7, #0]
 800f33e:	80fb      	strh	r3, [r7, #6]
 800f340:	460b      	mov	r3, r1
 800f342:	80bb      	strh	r3, [r7, #4]

	uint32_t i = 0, j = 0;
 800f344:	2300      	movs	r3, #0
 800f346:	61fb      	str	r3, [r7, #28]
 800f348:	2300      	movs	r3, #0
 800f34a:	61bb      	str	r3, [r7, #24]
	uint16_t height, width;
	uint8_t  offset;
	uint8_t  *pchar;
	uint32_t line;

	height = DrawProp[ActiveLayer].pFont->Height;
 800f34c:	4b55      	ldr	r3, [pc, #340]	; (800f4a4 <DrawChar+0x170>)
 800f34e:	781b      	ldrb	r3, [r3, #0]
 800f350:	4619      	mov	r1, r3
 800f352:	4a55      	ldr	r2, [pc, #340]	; (800f4a8 <DrawChar+0x174>)
 800f354:	460b      	mov	r3, r1
 800f356:	005b      	lsls	r3, r3, #1
 800f358:	440b      	add	r3, r1
 800f35a:	009b      	lsls	r3, r3, #2
 800f35c:	4413      	add	r3, r2
 800f35e:	3308      	adds	r3, #8
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	88db      	ldrh	r3, [r3, #6]
 800f364:	827b      	strh	r3, [r7, #18]
	width  = DrawProp[ActiveLayer].pFont->Width;
 800f366:	4b4f      	ldr	r3, [pc, #316]	; (800f4a4 <DrawChar+0x170>)
 800f368:	781b      	ldrb	r3, [r3, #0]
 800f36a:	4619      	mov	r1, r3
 800f36c:	4a4e      	ldr	r2, [pc, #312]	; (800f4a8 <DrawChar+0x174>)
 800f36e:	460b      	mov	r3, r1
 800f370:	005b      	lsls	r3, r3, #1
 800f372:	440b      	add	r3, r1
 800f374:	009b      	lsls	r3, r3, #2
 800f376:	4413      	add	r3, r2
 800f378:	3308      	adds	r3, #8
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	889b      	ldrh	r3, [r3, #4]
 800f37e:	823b      	strh	r3, [r7, #16]

	offset =  8 *((width + 7)/8) -  width ;
 800f380:	8a3b      	ldrh	r3, [r7, #16]
 800f382:	3307      	adds	r3, #7
 800f384:	2b00      	cmp	r3, #0
 800f386:	da00      	bge.n	800f38a <DrawChar+0x56>
 800f388:	3307      	adds	r3, #7
 800f38a:	10db      	asrs	r3, r3, #3
 800f38c:	b2db      	uxtb	r3, r3
 800f38e:	00db      	lsls	r3, r3, #3
 800f390:	b2da      	uxtb	r2, r3
 800f392:	8a3b      	ldrh	r3, [r7, #16]
 800f394:	b2db      	uxtb	r3, r3
 800f396:	1ad3      	subs	r3, r2, r3
 800f398:	73fb      	strb	r3, [r7, #15]

	for(i = 0; i < height; i++)
 800f39a:	2300      	movs	r3, #0
 800f39c:	61fb      	str	r3, [r7, #28]
 800f39e:	e078      	b.n	800f492 <DrawChar+0x15e>
	{
		pchar = ((uint8_t *)c + (width + 7)/8 * i);
 800f3a0:	8a3b      	ldrh	r3, [r7, #16]
 800f3a2:	3307      	adds	r3, #7
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	da00      	bge.n	800f3aa <DrawChar+0x76>
 800f3a8:	3307      	adds	r3, #7
 800f3aa:	10db      	asrs	r3, r3, #3
 800f3ac:	461a      	mov	r2, r3
 800f3ae:	69fb      	ldr	r3, [r7, #28]
 800f3b0:	fb03 f302 	mul.w	r3, r3, r2
 800f3b4:	683a      	ldr	r2, [r7, #0]
 800f3b6:	4413      	add	r3, r2
 800f3b8:	60bb      	str	r3, [r7, #8]

		switch(((width + 7)/8))
 800f3ba:	8a3b      	ldrh	r3, [r7, #16]
 800f3bc:	3307      	adds	r3, #7
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	da00      	bge.n	800f3c4 <DrawChar+0x90>
 800f3c2:	3307      	adds	r3, #7
 800f3c4:	10db      	asrs	r3, r3, #3
 800f3c6:	2b01      	cmp	r3, #1
 800f3c8:	d002      	beq.n	800f3d0 <DrawChar+0x9c>
 800f3ca:	2b02      	cmp	r3, #2
 800f3cc:	d004      	beq.n	800f3d8 <DrawChar+0xa4>
 800f3ce:	e00c      	b.n	800f3ea <DrawChar+0xb6>
		{

		case 1:
			line =  pchar[0];
 800f3d0:	68bb      	ldr	r3, [r7, #8]
 800f3d2:	781b      	ldrb	r3, [r3, #0]
 800f3d4:	617b      	str	r3, [r7, #20]
			break;
 800f3d6:	e016      	b.n	800f406 <DrawChar+0xd2>

		case 2:
			line =  (pchar[0]<< 8) | pchar[1];
 800f3d8:	68bb      	ldr	r3, [r7, #8]
 800f3da:	781b      	ldrb	r3, [r3, #0]
 800f3dc:	021b      	lsls	r3, r3, #8
 800f3de:	68ba      	ldr	r2, [r7, #8]
 800f3e0:	3201      	adds	r2, #1
 800f3e2:	7812      	ldrb	r2, [r2, #0]
 800f3e4:	4313      	orrs	r3, r2
 800f3e6:	617b      	str	r3, [r7, #20]
			break;
 800f3e8:	e00d      	b.n	800f406 <DrawChar+0xd2>

		case 3:
		default:
			line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 800f3ea:	68bb      	ldr	r3, [r7, #8]
 800f3ec:	781b      	ldrb	r3, [r3, #0]
 800f3ee:	041a      	lsls	r2, r3, #16
 800f3f0:	68bb      	ldr	r3, [r7, #8]
 800f3f2:	3301      	adds	r3, #1
 800f3f4:	781b      	ldrb	r3, [r3, #0]
 800f3f6:	021b      	lsls	r3, r3, #8
 800f3f8:	4313      	orrs	r3, r2
 800f3fa:	68ba      	ldr	r2, [r7, #8]
 800f3fc:	3202      	adds	r2, #2
 800f3fe:	7812      	ldrb	r2, [r2, #0]
 800f400:	4313      	orrs	r3, r2
 800f402:	617b      	str	r3, [r7, #20]
			break;
 800f404:	bf00      	nop
		}

		for (j = 0; j < width; j++)
 800f406:	2300      	movs	r3, #0
 800f408:	61bb      	str	r3, [r7, #24]
 800f40a:	e038      	b.n	800f47e <DrawChar+0x14a>
		{
			if(line & (1 << (width- j + offset- 1)))
 800f40c:	8a3a      	ldrh	r2, [r7, #16]
 800f40e:	69bb      	ldr	r3, [r7, #24]
 800f410:	1ad2      	subs	r2, r2, r3
 800f412:	7bfb      	ldrb	r3, [r7, #15]
 800f414:	4413      	add	r3, r2
 800f416:	3b01      	subs	r3, #1
 800f418:	2201      	movs	r2, #1
 800f41a:	fa02 f303 	lsl.w	r3, r2, r3
 800f41e:	461a      	mov	r2, r3
 800f420:	697b      	ldr	r3, [r7, #20]
 800f422:	4013      	ands	r3, r2
 800f424:	2b00      	cmp	r3, #0
 800f426:	d013      	beq.n	800f450 <DrawChar+0x11c>
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800f428:	69bb      	ldr	r3, [r7, #24]
 800f42a:	b29a      	uxth	r2, r3
 800f42c:	88fb      	ldrh	r3, [r7, #6]
 800f42e:	4413      	add	r3, r2
 800f430:	b298      	uxth	r0, r3
 800f432:	4b1c      	ldr	r3, [pc, #112]	; (800f4a4 <DrawChar+0x170>)
 800f434:	781b      	ldrb	r3, [r3, #0]
 800f436:	4619      	mov	r1, r3
 800f438:	4a1b      	ldr	r2, [pc, #108]	; (800f4a8 <DrawChar+0x174>)
 800f43a:	460b      	mov	r3, r1
 800f43c:	005b      	lsls	r3, r3, #1
 800f43e:	440b      	add	r3, r1
 800f440:	009b      	lsls	r3, r3, #2
 800f442:	4413      	add	r3, r2
 800f444:	681a      	ldr	r2, [r3, #0]
 800f446:	88bb      	ldrh	r3, [r7, #4]
 800f448:	4619      	mov	r1, r3
 800f44a:	f7ff ff17 	bl	800f27c <BSP_LCD_DrawPixel>
 800f44e:	e013      	b.n	800f478 <DrawChar+0x144>
			}
			else
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800f450:	69bb      	ldr	r3, [r7, #24]
 800f452:	b29a      	uxth	r2, r3
 800f454:	88fb      	ldrh	r3, [r7, #6]
 800f456:	4413      	add	r3, r2
 800f458:	b298      	uxth	r0, r3
 800f45a:	4b12      	ldr	r3, [pc, #72]	; (800f4a4 <DrawChar+0x170>)
 800f45c:	781b      	ldrb	r3, [r3, #0]
 800f45e:	4619      	mov	r1, r3
 800f460:	4a11      	ldr	r2, [pc, #68]	; (800f4a8 <DrawChar+0x174>)
 800f462:	460b      	mov	r3, r1
 800f464:	005b      	lsls	r3, r3, #1
 800f466:	440b      	add	r3, r1
 800f468:	009b      	lsls	r3, r3, #2
 800f46a:	4413      	add	r3, r2
 800f46c:	3304      	adds	r3, #4
 800f46e:	681a      	ldr	r2, [r3, #0]
 800f470:	88bb      	ldrh	r3, [r7, #4]
 800f472:	4619      	mov	r1, r3
 800f474:	f7ff ff02 	bl	800f27c <BSP_LCD_DrawPixel>
		for (j = 0; j < width; j++)
 800f478:	69bb      	ldr	r3, [r7, #24]
 800f47a:	3301      	adds	r3, #1
 800f47c:	61bb      	str	r3, [r7, #24]
 800f47e:	8a3a      	ldrh	r2, [r7, #16]
 800f480:	69bb      	ldr	r3, [r7, #24]
 800f482:	429a      	cmp	r2, r3
 800f484:	d8c2      	bhi.n	800f40c <DrawChar+0xd8>
			}
		}
		Ypos++;
 800f486:	88bb      	ldrh	r3, [r7, #4]
 800f488:	3301      	adds	r3, #1
 800f48a:	80bb      	strh	r3, [r7, #4]
	for(i = 0; i < height; i++)
 800f48c:	69fb      	ldr	r3, [r7, #28]
 800f48e:	3301      	adds	r3, #1
 800f490:	61fb      	str	r3, [r7, #28]
 800f492:	8a7a      	ldrh	r2, [r7, #18]
 800f494:	69fb      	ldr	r3, [r7, #28]
 800f496:	429a      	cmp	r2, r3
 800f498:	d882      	bhi.n	800f3a0 <DrawChar+0x6c>
	}


}
 800f49a:	bf00      	nop
 800f49c:	3720      	adds	r7, #32
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	bd80      	pop	{r7, pc}
 800f4a2:	bf00      	nop
 800f4a4:	2002061d 	.word	0x2002061d
 800f4a8:	20020620 	.word	0x20020620

0800f4ac <LL_FillBuffer>:
 * @param  ySize: Buffer height
 * @param  OffLine: Offset
 * @param  ColorIndex: Color index
 */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b086      	sub	sp, #24
 800f4b0:	af02      	add	r7, sp, #8
 800f4b2:	60f8      	str	r0, [r7, #12]
 800f4b4:	60b9      	str	r1, [r7, #8]
 800f4b6:	607a      	str	r2, [r7, #4]
 800f4b8:	603b      	str	r3, [r7, #0]

	/* Register to memory mode with ARGB8888 as color Mode */
	hdma2d_discovery.Init.Mode         = DMA2D_R2M; //DMA2D_CR_MODE
 800f4ba:	4b16      	ldr	r3, [pc, #88]	; (800f514 <LL_FillBuffer+0x68>)
 800f4bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800f4c0:	605a      	str	r2, [r3, #4]
	hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_RGB565;
 800f4c2:	4b14      	ldr	r3, [pc, #80]	; (800f514 <LL_FillBuffer+0x68>)
 800f4c4:	2202      	movs	r2, #2
 800f4c6:	609a      	str	r2, [r3, #8]
	hdma2d_discovery.Init.OutputOffset = OffLine;
 800f4c8:	4a12      	ldr	r2, [pc, #72]	; (800f514 <LL_FillBuffer+0x68>)
 800f4ca:	69bb      	ldr	r3, [r7, #24]
 800f4cc:	60d3      	str	r3, [r2, #12]

	hdma2d_discovery.Instance = DMA2D;
 800f4ce:	4b11      	ldr	r3, [pc, #68]	; (800f514 <LL_FillBuffer+0x68>)
 800f4d0:	4a11      	ldr	r2, [pc, #68]	; (800f518 <LL_FillBuffer+0x6c>)
 800f4d2:	601a      	str	r2, [r3, #0]


	/* DMA2D Initialization */

	if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 800f4d4:	480f      	ldr	r0, [pc, #60]	; (800f514 <LL_FillBuffer+0x68>)
 800f4d6:	f7f2 fb9d 	bl	8001c14 <HAL_DMA2D_Init>
 800f4da:	4603      	mov	r3, r0
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d115      	bne.n	800f50c <LL_FillBuffer+0x60>
	{
		if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 800f4e0:	68f9      	ldr	r1, [r7, #12]
 800f4e2:	480c      	ldr	r0, [pc, #48]	; (800f514 <LL_FillBuffer+0x68>)
 800f4e4:	f7f2 fd0c 	bl	8001f00 <HAL_DMA2D_ConfigLayer>
 800f4e8:	4603      	mov	r3, r0
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d10e      	bne.n	800f50c <LL_FillBuffer+0x60>
		{
			if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800f4ee:	68ba      	ldr	r2, [r7, #8]
 800f4f0:	683b      	ldr	r3, [r7, #0]
 800f4f2:	9300      	str	r3, [sp, #0]
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	69f9      	ldr	r1, [r7, #28]
 800f4f8:	4806      	ldr	r0, [pc, #24]	; (800f514 <LL_FillBuffer+0x68>)
 800f4fa:	f7f2 fbed 	bl	8001cd8 <HAL_DMA2D_Start>
 800f4fe:	4603      	mov	r3, r0
 800f500:	2b00      	cmp	r3, #0
 800f502:	d103      	bne.n	800f50c <LL_FillBuffer+0x60>
			{
				  HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 800f504:	210a      	movs	r1, #10
 800f506:	4803      	ldr	r0, [pc, #12]	; (800f514 <LL_FillBuffer+0x68>)
 800f508:	f7f2 fc11 	bl	8001d2e <HAL_DMA2D_PollForTransfer>
			}
		}
	}


}
 800f50c:	bf00      	nop
 800f50e:	3710      	adds	r7, #16
 800f510:	46bd      	mov	sp, r7
 800f512:	bd80      	pop	{r7, pc}
 800f514:	2002ba6c 	.word	0x2002ba6c
 800f518:	4002b000 	.word	0x4002b000

0800f51c <LL_ConvertLineToRGB565>:
 * @param  pDst: Output color
 * @param  xSize: Buffer width
 * @param  ColorMode: Input color mode
 */
static void LL_ConvertLineToRGB565(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b086      	sub	sp, #24
 800f520:	af02      	add	r7, sp, #8
 800f522:	60f8      	str	r0, [r7, #12]
 800f524:	60b9      	str	r1, [r7, #8]
 800f526:	607a      	str	r2, [r7, #4]
 800f528:	603b      	str	r3, [r7, #0]
	/* Configure the DMA2D Mode, Color Mode and output offset */
	hdma2d_discovery.Init.Mode         = DMA2D_M2M_PFC;
 800f52a:	4b20      	ldr	r3, [pc, #128]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f52c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800f530:	605a      	str	r2, [r3, #4]
	hdma2d_discovery.Init.ColorMode    = DMA2D_RGB888;//DMA2D_ARGB8888;
 800f532:	4b1e      	ldr	r3, [pc, #120]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f534:	2201      	movs	r2, #1
 800f536:	609a      	str	r2, [r3, #8]
	hdma2d_discovery.Init.OutputOffset = 0;
 800f538:	4b1c      	ldr	r3, [pc, #112]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f53a:	2200      	movs	r2, #0
 800f53c:	60da      	str	r2, [r3, #12]

	/* Foreground Configuration */
	hdma2d_discovery.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800f53e:	4b1b      	ldr	r3, [pc, #108]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f540:	2200      	movs	r2, #0
 800f542:	641a      	str	r2, [r3, #64]	; 0x40
	hdma2d_discovery.LayerCfg[1].InputAlpha = 0xFF;
 800f544:	4b19      	ldr	r3, [pc, #100]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f546:	22ff      	movs	r2, #255	; 0xff
 800f548:	645a      	str	r2, [r3, #68]	; 0x44
	hdma2d_discovery.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB888;
 800f54a:	4b18      	ldr	r3, [pc, #96]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f54c:	2201      	movs	r2, #1
 800f54e:	63da      	str	r2, [r3, #60]	; 0x3c
	hdma2d_discovery.LayerCfg[1].InputOffset = 0;
 800f550:	4b16      	ldr	r3, [pc, #88]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f552:	2200      	movs	r2, #0
 800f554:	639a      	str	r2, [r3, #56]	; 0x38

	hdma2d_discovery.Instance = DMA2D;
 800f556:	4b15      	ldr	r3, [pc, #84]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f558:	4a15      	ldr	r2, [pc, #84]	; (800f5b0 <LL_ConvertLineToRGB565+0x94>)
 800f55a:	601a      	str	r2, [r3, #0]

	while (!(LTDC->CDSR & LTDC_CDSR_VSYNCS))
 800f55c:	bf00      	nop
 800f55e:	4b15      	ldr	r3, [pc, #84]	; (800f5b4 <LL_ConvertLineToRGB565+0x98>)
 800f560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f562:	f003 0304 	and.w	r3, r3, #4
 800f566:	2b00      	cmp	r3, #0
 800f568:	d0f9      	beq.n	800f55e <LL_ConvertLineToRGB565+0x42>
	{

	}
	/* DMA2D Initialization */
	if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 800f56a:	4810      	ldr	r0, [pc, #64]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f56c:	f7f2 fb52 	bl	8001c14 <HAL_DMA2D_Init>
 800f570:	4603      	mov	r3, r0
 800f572:	2b00      	cmp	r3, #0
 800f574:	d115      	bne.n	800f5a2 <LL_ConvertLineToRGB565+0x86>
	{
		if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, 1) == HAL_OK)
 800f576:	2101      	movs	r1, #1
 800f578:	480c      	ldr	r0, [pc, #48]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f57a:	f7f2 fcc1 	bl	8001f00 <HAL_DMA2D_ConfigLayer>
 800f57e:	4603      	mov	r3, r0
 800f580:	2b00      	cmp	r3, #0
 800f582:	d10e      	bne.n	800f5a2 <LL_ConvertLineToRGB565+0x86>
		{
			if (HAL_DMA2D_Start(&hdma2d_discovery, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 800f584:	68f9      	ldr	r1, [r7, #12]
 800f586:	68ba      	ldr	r2, [r7, #8]
 800f588:	2301      	movs	r3, #1
 800f58a:	9300      	str	r3, [sp, #0]
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	4807      	ldr	r0, [pc, #28]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f590:	f7f2 fba2 	bl	8001cd8 <HAL_DMA2D_Start>
 800f594:	4603      	mov	r3, r0
 800f596:	2b00      	cmp	r3, #0
 800f598:	d103      	bne.n	800f5a2 <LL_ConvertLineToRGB565+0x86>
			{
				/* Polling For DMA transfer */
				HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 100);
 800f59a:	2164      	movs	r1, #100	; 0x64
 800f59c:	4803      	ldr	r0, [pc, #12]	; (800f5ac <LL_ConvertLineToRGB565+0x90>)
 800f59e:	f7f2 fbc6 	bl	8001d2e <HAL_DMA2D_PollForTransfer>
			}
		}
	}

}
 800f5a2:	bf00      	nop
 800f5a4:	3710      	adds	r7, #16
 800f5a6:	46bd      	mov	sp, r7
 800f5a8:	bd80      	pop	{r7, pc}
 800f5aa:	bf00      	nop
 800f5ac:	2002ba6c 	.word	0x2002ba6c
 800f5b0:	4002b000 	.word	0x4002b000
 800f5b4:	40016800 	.word	0x40016800

0800f5b8 <select_RTC>:


/****************************************************************/
/****************************************************************/
void select_RTC(void)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_RESET);
	IO_Output_control(RTC_CS, On);
 800f5bc:	2101      	movs	r1, #1
 800f5be:	2000      	movs	r0, #0
 800f5c0:	f001 f818 	bl	80105f4 <IO_Output_control>
}
 800f5c4:	bf00      	nop
 800f5c6:	bd80      	pop	{r7, pc}

0800f5c8 <release_RTC>:


/****************************************************************/
/****************************************************************/
void release_RTC(void)
{
 800f5c8:	b580      	push	{r7, lr}
 800f5ca:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_SET);
	IO_Output_control(RTC_CS, Off);
 800f5cc:	2100      	movs	r1, #0
 800f5ce:	2000      	movs	r0, #0
 800f5d0:	f001 f810 	bl	80105f4 <IO_Output_control>
}
 800f5d4:	bf00      	nop
 800f5d6:	bd80      	pop	{r7, pc}

0800f5d8 <Init_M41T94rtc>:
//	HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS_Rev3],RTC__CS_PIN[RTC_CS_Rev3], GPIO_PIN_SET);
}

/****************************************************************/
void Init_M41T94rtc(void)
{
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 800f5dc:	200a      	movs	r0, #10
 800f5de:	f7f1 f811 	bl	8000604 <HAL_Delay>
//		init_RTC_CS(RTC_CS);
//
//	init_RTC_CS(0);
	/* Setup the M41T94 RTC */
	/* Enable device */
	select_RTC();
 800f5e2:	f7ff ffe9 	bl	800f5b8 <select_RTC>
	for (k = 0; k < 5; k++)
 800f5e6:	4b24      	ldr	r3, [pc, #144]	; (800f678 <Init_M41T94rtc+0xa0>)
 800f5e8:	2200      	movs	r2, #0
 800f5ea:	601a      	str	r2, [r3, #0]
 800f5ec:	e004      	b.n	800f5f8 <Init_M41T94rtc+0x20>
 800f5ee:	4b22      	ldr	r3, [pc, #136]	; (800f678 <Init_M41T94rtc+0xa0>)
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	3301      	adds	r3, #1
 800f5f4:	4a20      	ldr	r2, [pc, #128]	; (800f678 <Init_M41T94rtc+0xa0>)
 800f5f6:	6013      	str	r3, [r2, #0]
 800f5f8:	4b1f      	ldr	r3, [pc, #124]	; (800f678 <Init_M41T94rtc+0xa0>)
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	2b04      	cmp	r3, #4
 800f5fe:	ddf6      	ble.n	800f5ee <Init_M41T94rtc+0x16>
	{
		;
	}
	/* Reset the Control Registers */
	WriteByte_M41T94rtc(0b10001000);						// WRITE mode -> Address 0x08
 800f600:	2088      	movs	r0, #136	; 0x88
 800f602:	f000 f83b 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x08
 800f606:	2000      	movs	r0, #0
 800f608:	f000 f838 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x09
 800f60c:	2000      	movs	r0, #0
 800f60e:	f000 f835 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0A
 800f612:	2000      	movs	r0, #0
 800f614:	f000 f832 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0B
 800f618:	2000      	movs	r0, #0
 800f61a:	f000 f82f 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0C
 800f61e:	2000      	movs	r0, #0
 800f620:	f000 f82c 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0D
 800f624:	2000      	movs	r0, #0
 800f626:	f000 f829 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0E
 800f62a:	2000      	movs	r0, #0
 800f62c:	f000 f826 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0F
 800f630:	2000      	movs	r0, #0
 800f632:	f000 f823 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x10
 800f636:	2000      	movs	r0, #0
 800f638:	f000 f820 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x11
 800f63c:	2000      	movs	r0, #0
 800f63e:	f000 f81d 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x12
 800f642:	2000      	movs	r0, #0
 800f644:	f000 f81a 	bl	800f67c <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x13
 800f648:	2000      	movs	r0, #0
 800f64a:	f000 f817 	bl	800f67c <WriteByte_M41T94rtc>
	for (k = 0; k < 5; k++)
 800f64e:	4b0a      	ldr	r3, [pc, #40]	; (800f678 <Init_M41T94rtc+0xa0>)
 800f650:	2200      	movs	r2, #0
 800f652:	601a      	str	r2, [r3, #0]
 800f654:	e004      	b.n	800f660 <Init_M41T94rtc+0x88>
 800f656:	4b08      	ldr	r3, [pc, #32]	; (800f678 <Init_M41T94rtc+0xa0>)
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	3301      	adds	r3, #1
 800f65c:	4a06      	ldr	r2, [pc, #24]	; (800f678 <Init_M41T94rtc+0xa0>)
 800f65e:	6013      	str	r3, [r2, #0]
 800f660:	4b05      	ldr	r3, [pc, #20]	; (800f678 <Init_M41T94rtc+0xa0>)
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	2b04      	cmp	r3, #4
 800f666:	ddf6      	ble.n	800f656 <Init_M41T94rtc+0x7e>
	{
		;
	}
	/* Disable device */
	release_RTC();
 800f668:	f7ff ffae 	bl	800f5c8 <release_RTC>

	HAL_Delay(10);
 800f66c:	200a      	movs	r0, #10
 800f66e:	f7f0 ffc9 	bl	8000604 <HAL_Delay>

}
 800f672:	bf00      	nop
 800f674:	bd80      	pop	{r7, pc}
 800f676:	bf00      	nop
 800f678:	20020638 	.word	0x20020638

0800f67c <WriteByte_M41T94rtc>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t WriteByte_M41T94rtc(uint8_t Data)
{
 800f67c:	b580      	push	{r7, lr}
 800f67e:	b086      	sub	sp, #24
 800f680:	af02      	add	r7, sp, #8
 800f682:	4603      	mov	r3, r0
 800f684:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_data = 0;
 800f686:	2300      	movs	r3, #0
 800f688:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &Data, &rx_data, 1, 100);
 800f68a:	f107 020f 	add.w	r2, r7, #15
 800f68e:	1df9      	adds	r1, r7, #7
 800f690:	2364      	movs	r3, #100	; 0x64
 800f692:	9300      	str	r3, [sp, #0]
 800f694:	2301      	movs	r3, #1
 800f696:	4804      	ldr	r0, [pc, #16]	; (800f6a8 <WriteByte_M41T94rtc+0x2c>)
 800f698:	f7f7 ff90 	bl	80075bc <HAL_SPI_TransmitReceive>

	return rx_data;
 800f69c:	7bfb      	ldrb	r3, [r7, #15]

}
 800f69e:	4618      	mov	r0, r3
 800f6a0:	3710      	adds	r7, #16
 800f6a2:	46bd      	mov	sp, r7
 800f6a4:	bd80      	pop	{r7, pc}
 800f6a6:	bf00      	nop
 800f6a8:	2002b218 	.word	0x2002b218

0800f6ac <MCP23S17_CS_LOW>:
//{
//	MR25H256_LowLevel_DeInit();
//}

void MCP23S17_CS_LOW(uint8_t IC_Number)
{
 800f6ac:	b580      	push	{r7, lr}
 800f6ae:	b082      	sub	sp, #8
 800f6b0:	af00      	add	r7, sp, #0
 800f6b2:	4603      	mov	r3, r0
 800f6b4:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 800f6b6:	79fb      	ldrb	r3, [r7, #7]
 800f6b8:	2b02      	cmp	r3, #2
 800f6ba:	d00a      	beq.n	800f6d2 <MCP23S17_CS_LOW+0x26>
 800f6bc:	2b03      	cmp	r3, #3
 800f6be:	d00e      	beq.n	800f6de <MCP23S17_CS_LOW+0x32>
 800f6c0:	2b01      	cmp	r3, #1
 800f6c2:	d000      	beq.n	800f6c6 <MCP23S17_CS_LOW+0x1a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
		break;
	}


}
 800f6c4:	e012      	b.n	800f6ec <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	2104      	movs	r1, #4
 800f6ca:	480a      	ldr	r0, [pc, #40]	; (800f6f4 <MCP23S17_CS_LOW+0x48>)
 800f6cc:	f7f3 fbd6 	bl	8002e7c <HAL_GPIO_WritePin>
		break;
 800f6d0:	e00c      	b.n	800f6ec <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	2180      	movs	r1, #128	; 0x80
 800f6d6:	4807      	ldr	r0, [pc, #28]	; (800f6f4 <MCP23S17_CS_LOW+0x48>)
 800f6d8:	f7f3 fbd0 	bl	8002e7c <HAL_GPIO_WritePin>
		break;
 800f6dc:	e006      	b.n	800f6ec <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800f6de:	2200      	movs	r2, #0
 800f6e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f6e4:	4804      	ldr	r0, [pc, #16]	; (800f6f8 <MCP23S17_CS_LOW+0x4c>)
 800f6e6:	f7f3 fbc9 	bl	8002e7c <HAL_GPIO_WritePin>
		break;
 800f6ea:	bf00      	nop
}
 800f6ec:	bf00      	nop
 800f6ee:	3708      	adds	r7, #8
 800f6f0:	46bd      	mov	sp, r7
 800f6f2:	bd80      	pop	{r7, pc}
 800f6f4:	40020400 	.word	0x40020400
 800f6f8:	40020800 	.word	0x40020800

0800f6fc <MCP23S17_CS_HIGH>:

void MCP23S17_CS_HIGH(uint8_t IC_Number)
{
 800f6fc:	b580      	push	{r7, lr}
 800f6fe:	b082      	sub	sp, #8
 800f700:	af00      	add	r7, sp, #0
 800f702:	4603      	mov	r3, r0
 800f704:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 800f706:	79fb      	ldrb	r3, [r7, #7]
 800f708:	2b02      	cmp	r3, #2
 800f70a:	d00a      	beq.n	800f722 <MCP23S17_CS_HIGH+0x26>
 800f70c:	2b03      	cmp	r3, #3
 800f70e:	d00e      	beq.n	800f72e <MCP23S17_CS_HIGH+0x32>
 800f710:	2b01      	cmp	r3, #1
 800f712:	d000      	beq.n	800f716 <MCP23S17_CS_HIGH+0x1a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
		break;
	}

}
 800f714:	e012      	b.n	800f73c <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800f716:	2201      	movs	r2, #1
 800f718:	2104      	movs	r1, #4
 800f71a:	480a      	ldr	r0, [pc, #40]	; (800f744 <MCP23S17_CS_HIGH+0x48>)
 800f71c:	f7f3 fbae 	bl	8002e7c <HAL_GPIO_WritePin>
		break;
 800f720:	e00c      	b.n	800f73c <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800f722:	2201      	movs	r2, #1
 800f724:	2180      	movs	r1, #128	; 0x80
 800f726:	4807      	ldr	r0, [pc, #28]	; (800f744 <MCP23S17_CS_HIGH+0x48>)
 800f728:	f7f3 fba8 	bl	8002e7c <HAL_GPIO_WritePin>
		break;
 800f72c:	e006      	b.n	800f73c <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 800f72e:	2201      	movs	r2, #1
 800f730:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f734:	4804      	ldr	r0, [pc, #16]	; (800f748 <MCP23S17_CS_HIGH+0x4c>)
 800f736:	f7f3 fba1 	bl	8002e7c <HAL_GPIO_WritePin>
		break;
 800f73a:	bf00      	nop
}
 800f73c:	bf00      	nop
 800f73e:	3708      	adds	r7, #8
 800f740:	46bd      	mov	sp, r7
 800f742:	bd80      	pop	{r7, pc}
 800f744:	40020400 	.word	0x40020400
 800f748:	40020800 	.word	0x40020800

0800f74c <MCP23S17_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MCP23S17_SendByte(uint8_t byte)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b084      	sub	sp, #16
 800f750:	af00      	add	r7, sp, #0
 800f752:	4603      	mov	r3, r0
 800f754:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 800f756:	2300      	movs	r3, #0
 800f758:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	//HAL_SPI_TransmitReceive(&hspi5, &byte, &rx_byte, 1, 50);
	HAL_SPI_Transmit(&hspi5, &byte, 1, 50);
 800f75a:	1df9      	adds	r1, r7, #7
 800f75c:	2332      	movs	r3, #50	; 0x32
 800f75e:	2201      	movs	r2, #1
 800f760:	4803      	ldr	r0, [pc, #12]	; (800f770 <MCP23S17_SendByte+0x24>)
 800f762:	f7f7 fcfb 	bl	800715c <HAL_SPI_Transmit>
	return rx_byte;
 800f766:	7bfb      	ldrb	r3, [r7, #15]
}
 800f768:	4618      	mov	r0, r3
 800f76a:	3710      	adds	r7, #16
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}
 800f770:	2002b27c 	.word	0x2002b27c

0800f774 <MCP23S17_CS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MCP23S17_CS_Init(void)
{
 800f774:	b580      	push	{r7, lr}
 800f776:	b086      	sub	sp, #24
 800f778:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;
	/*!< Enable GPIO clocks */
//	RCC_AHB1PeriphClockCmd(MR25H40_CS_GPIO_CLK, ENABLE);//MR25H40_CS_GPIO_CLK

	/*!< Configure MR25H40 Card CS pin in output pushpull mode ********************/
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_7 ;
 800f77a:	2384      	movs	r3, #132	; 0x84
 800f77c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f77e:	2301      	movs	r3, #1
 800f780:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800f782:	2300      	movs	r3, #0
 800f784:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f786:	2301      	movs	r3, #1
 800f788:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f78a:	1d3b      	adds	r3, r7, #4
 800f78c:	4619      	mov	r1, r3
 800f78e:	484b      	ldr	r0, [pc, #300]	; (800f8bc <MCP23S17_CS_Init+0x148>)
 800f790:	f7f3 f8a6 	bl	80028e0 <HAL_GPIO_Init>

	__HAL_RCC_GPIOC_CLK_ENABLE();
 800f794:	4a4a      	ldr	r2, [pc, #296]	; (800f8c0 <MCP23S17_CS_Init+0x14c>)
 800f796:	4b4a      	ldr	r3, [pc, #296]	; (800f8c0 <MCP23S17_CS_Init+0x14c>)
 800f798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f79a:	f043 0304 	orr.w	r3, r3, #4
 800f79e:	6313      	str	r3, [r2, #48]	; 0x30
 800f7a0:	4b47      	ldr	r3, [pc, #284]	; (800f8c0 <MCP23S17_CS_Init+0x14c>)
 800f7a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7a4:	f003 0304 	and.w	r3, r3, #4
 800f7a8:	603b      	str	r3, [r7, #0]
 800f7aa:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 800f7ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f7b0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f7b2:	2301      	movs	r3, #1
 800f7b4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f7ba:	2301      	movs	r3, #1
 800f7bc:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f7be:	1d3b      	adds	r3, r7, #4
 800f7c0:	4619      	mov	r1, r3
 800f7c2:	4840      	ldr	r0, [pc, #256]	; (800f8c4 <MCP23S17_CS_Init+0x150>)
 800f7c4:	f7f3 f88c 	bl	80028e0 <HAL_GPIO_Init>

	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800f7c8:	2001      	movs	r0, #1
 800f7ca:	f7ff ff97 	bl	800f6fc <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800f7ce:	2002      	movs	r0, #2
 800f7d0:	f7ff ff94 	bl	800f6fc <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800f7d4:	2003      	movs	r0, #3
 800f7d6:	f7ff ff91 	bl	800f6fc <MCP23S17_CS_HIGH>

	//IO Expander 1 Init
	HAL_Delay(10);
 800f7da:	200a      	movs	r0, #10
 800f7dc:	f7f0 ff12 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 800f7e0:	2001      	movs	r0, #1
 800f7e2:	f7ff ff63 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800f7e6:	204e      	movs	r0, #78	; 0x4e
 800f7e8:	f7ff ffb0 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 800f7ec:	2001      	movs	r0, #1
 800f7ee:	f7ff ffad 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_B);
 800f7f2:	2000      	movs	r0, #0
 800f7f4:	f7ff ffaa 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800f7f8:	2001      	movs	r0, #1
 800f7fa:	f7ff ff7f 	bl	800f6fc <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 800f7fe:	200a      	movs	r0, #10
 800f800:	f7f0 ff00 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 800f804:	2001      	movs	r0, #1
 800f806:	f7ff ff51 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800f80a:	204e      	movs	r0, #78	; 0x4e
 800f80c:	f7ff ff9e 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 800f810:	2000      	movs	r0, #0
 800f812:	f7ff ff9b 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_A);
 800f816:	20fc      	movs	r0, #252	; 0xfc
 800f818:	f7ff ff98 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800f81c:	2001      	movs	r0, #1
 800f81e:	f7ff ff6d 	bl	800f6fc <MCP23S17_CS_HIGH>

	//IO Expander 2 Init
	HAL_Delay(10);
 800f822:	200a      	movs	r0, #10
 800f824:	f7f0 feee 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 800f828:	2002      	movs	r0, #2
 800f82a:	f7ff ff3f 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800f82e:	204c      	movs	r0, #76	; 0x4c
 800f830:	f7ff ff8c 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 800f834:	2001      	movs	r0, #1
 800f836:	f7ff ff89 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_B);
 800f83a:	20ff      	movs	r0, #255	; 0xff
 800f83c:	f7ff ff86 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800f840:	2002      	movs	r0, #2
 800f842:	f7ff ff5b 	bl	800f6fc <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 800f846:	200a      	movs	r0, #10
 800f848:	f7f0 fedc 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 800f84c:	2002      	movs	r0, #2
 800f84e:	f7ff ff2d 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800f852:	204c      	movs	r0, #76	; 0x4c
 800f854:	f7ff ff7a 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 800f858:	2000      	movs	r0, #0
 800f85a:	f7ff ff77 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_A);
 800f85e:	20ff      	movs	r0, #255	; 0xff
 800f860:	f7ff ff74 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800f864:	2002      	movs	r0, #2
 800f866:	f7ff ff49 	bl	800f6fc <MCP23S17_CS_HIGH>

	//IO Expander 3 Init
	HAL_Delay(10);
 800f86a:	200a      	movs	r0, #10
 800f86c:	f7f0 feca 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 800f870:	2003      	movs	r0, #3
 800f872:	f7ff ff1b 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800f876:	2048      	movs	r0, #72	; 0x48
 800f878:	f7ff ff68 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 800f87c:	2001      	movs	r0, #1
 800f87e:	f7ff ff65 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_B);
 800f882:	203f      	movs	r0, #63	; 0x3f
 800f884:	f7ff ff62 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800f888:	2003      	movs	r0, #3
 800f88a:	f7ff ff37 	bl	800f6fc <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 800f88e:	200a      	movs	r0, #10
 800f890:	f7f0 feb8 	bl	8000604 <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 800f894:	2003      	movs	r0, #3
 800f896:	f7ff ff09 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800f89a:	2048      	movs	r0, #72	; 0x48
 800f89c:	f7ff ff56 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 800f8a0:	2000      	movs	r0, #0
 800f8a2:	f7ff ff53 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_A);
 800f8a6:	2000      	movs	r0, #0
 800f8a8:	f7ff ff50 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800f8ac:	2003      	movs	r0, #3
 800f8ae:	f7ff ff25 	bl	800f6fc <MCP23S17_CS_HIGH>

}
 800f8b2:	bf00      	nop
 800f8b4:	3718      	adds	r7, #24
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	bd80      	pop	{r7, pc}
 800f8ba:	bf00      	nop
 800f8bc:	40020400 	.word	0x40020400
 800f8c0:	40023800 	.word	0x40023800
 800f8c4:	40020800 	.word	0x40020800

0800f8c8 <Set_ExpanderIO_Output_Bytes>:
	IO_Expander_Input_Flags_Array[27] = IO_Expander_In_Flags.Revision2				 =  check_bit(IO_Expander3B_byte, 5);

}

void Set_ExpanderIO_Output_Bytes(void)
{
 800f8c8:	b580      	push	{r7, lr}
 800f8ca:	af00      	add	r7, sp, #0
	IO_Expander1A_Output_byte = 0;
 800f8cc:	4b73      	ldr	r3, [pc, #460]	; (800fa9c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	701a      	strb	r2, [r3, #0]
	IO_Expander1B_Output_byte = 0;
 800f8d2:	4b73      	ldr	r3, [pc, #460]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f8d4:	2200      	movs	r2, #0
 800f8d6:	701a      	strb	r2, [r3, #0]

	IO_Expander2A_Output_byte = 0;
 800f8d8:	4b72      	ldr	r3, [pc, #456]	; (800faa4 <Set_ExpanderIO_Output_Bytes+0x1dc>)
 800f8da:	2200      	movs	r2, #0
 800f8dc:	701a      	strb	r2, [r3, #0]
	IO_Expander2B_Output_byte = 0;
 800f8de:	4b72      	ldr	r3, [pc, #456]	; (800faa8 <Set_ExpanderIO_Output_Bytes+0x1e0>)
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	701a      	strb	r2, [r3, #0]

	IO_Expander3A_Output_byte = 0;
 800f8e4:	4b71      	ldr	r3, [pc, #452]	; (800faac <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800f8e6:	2200      	movs	r2, #0
 800f8e8:	701a      	strb	r2, [r3, #0]
	IO_Expander3B_Output_byte = 0;
 800f8ea:	4b71      	ldr	r3, [pc, #452]	; (800fab0 <Set_ExpanderIO_Output_Bytes+0x1e8>)
 800f8ec:	2200      	movs	r2, #0
 800f8ee:	701a      	strb	r2, [r3, #0]

	IO_Expander_Output_Flags.Led_Status_G	 = 	IO_Expander_Output_Flags_Array[1];
 800f8f0:	4b70      	ldr	r3, [pc, #448]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f8f2:	785a      	ldrb	r2, [r3, #1]
 800f8f4:	4b70      	ldr	r3, [pc, #448]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f8f6:	705a      	strb	r2, [r3, #1]
	IO_Expander_Output_Flags.Led_Status_B	 = 	IO_Expander_Output_Flags_Array[0];
 800f8f8:	4b6e      	ldr	r3, [pc, #440]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f8fa:	781a      	ldrb	r2, [r3, #0]
 800f8fc:	4b6e      	ldr	r3, [pc, #440]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f8fe:	701a      	strb	r2, [r3, #0]
	IO_Expander_Output_Flags.Module_reset1   = 	IO_Expander_Output_Flags_Array[2];
 800f900:	4b6c      	ldr	r3, [pc, #432]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f902:	789a      	ldrb	r2, [r3, #2]
 800f904:	4b6c      	ldr	r3, [pc, #432]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f906:	709a      	strb	r2, [r3, #2]
	IO_Expander_Output_Flags.Module_reset2   = 	IO_Expander_Output_Flags_Array[3];
 800f908:	4b6a      	ldr	r3, [pc, #424]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f90a:	78da      	ldrb	r2, [r3, #3]
 800f90c:	4b6a      	ldr	r3, [pc, #424]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f90e:	70da      	strb	r2, [r3, #3]
	IO_Expander_Output_Flags.Module_reset3   = 	IO_Expander_Output_Flags_Array[4];
 800f910:	4b68      	ldr	r3, [pc, #416]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f912:	791a      	ldrb	r2, [r3, #4]
 800f914:	4b68      	ldr	r3, [pc, #416]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f916:	711a      	strb	r2, [r3, #4]
	IO_Expander_Output_Flags.Module_reset4   = 	IO_Expander_Output_Flags_Array[5];
 800f918:	4b66      	ldr	r3, [pc, #408]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f91a:	795a      	ldrb	r2, [r3, #5]
 800f91c:	4b66      	ldr	r3, [pc, #408]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f91e:	715a      	strb	r2, [r3, #5]
	IO_Expander_Output_Flags.Led_Key_R	     = 	IO_Expander_Output_Flags_Array[6];
 800f920:	4b64      	ldr	r3, [pc, #400]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f922:	799a      	ldrb	r2, [r3, #6]
 800f924:	4b64      	ldr	r3, [pc, #400]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f926:	719a      	strb	r2, [r3, #6]
	IO_Expander_Output_Flags.Led_Key_G	     = 	IO_Expander_Output_Flags_Array[7];
 800f928:	4b62      	ldr	r3, [pc, #392]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f92a:	79da      	ldrb	r2, [r3, #7]
 800f92c:	4b62      	ldr	r3, [pc, #392]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f92e:	71da      	strb	r2, [r3, #7]
	IO_Expander_Output_Flags.Led_Key_B	     = 	IO_Expander_Output_Flags_Array[8];
 800f930:	4b60      	ldr	r3, [pc, #384]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f932:	7a1a      	ldrb	r2, [r3, #8]
 800f934:	4b60      	ldr	r3, [pc, #384]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f936:	721a      	strb	r2, [r3, #8]
	IO_Expander_Output_Flags.Led_Status_R	 = 	IO_Expander_Output_Flags_Array[9];
 800f938:	4b5e      	ldr	r3, [pc, #376]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f93a:	7a5a      	ldrb	r2, [r3, #9]
 800f93c:	4b5e      	ldr	r3, [pc, #376]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f93e:	725a      	strb	r2, [r3, #9]
	IO_Expander_Output_Flags.CAN1_Term	     = 	IO_Expander_Output_Flags_Array[10];
 800f940:	4b5c      	ldr	r3, [pc, #368]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f942:	7a9a      	ldrb	r2, [r3, #10]
 800f944:	4b5c      	ldr	r3, [pc, #368]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f946:	729a      	strb	r2, [r3, #10]
	IO_Expander_Output_Flags.CAN2_Term	     = 	IO_Expander_Output_Flags_Array[11];
 800f948:	4b5a      	ldr	r3, [pc, #360]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f94a:	7ada      	ldrb	r2, [r3, #11]
 800f94c:	4b5a      	ldr	r3, [pc, #360]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f94e:	72da      	strb	r2, [r3, #11]
	IO_Expander_Output_Flags.CAN3_Term	     = 	IO_Expander_Output_Flags_Array[12];
 800f950:	4b58      	ldr	r3, [pc, #352]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f952:	7b1a      	ldrb	r2, [r3, #12]
 800f954:	4b58      	ldr	r3, [pc, #352]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f956:	731a      	strb	r2, [r3, #12]
	IO_Expander_Output_Flags.LCD_Power	     = 	IO_Expander_Output_Flags_Array[13];
 800f958:	4b56      	ldr	r3, [pc, #344]	; (800fab4 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800f95a:	7b5a      	ldrb	r2, [r3, #13]
 800f95c:	4b56      	ldr	r3, [pc, #344]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f95e:	735a      	strb	r2, [r3, #13]

	if(IO_Expander_Output_Flags.Led_Status_B)
 800f960:	4b55      	ldr	r3, [pc, #340]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f962:	781b      	ldrb	r3, [r3, #0]
 800f964:	2b00      	cmp	r3, #0
 800f966:	d006      	beq.n	800f976 <Set_ExpanderIO_Output_Bytes+0xae>
		IO_Expander1A_Output_byte |= 0x01;
 800f968:	4b4c      	ldr	r3, [pc, #304]	; (800fa9c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800f96a:	781b      	ldrb	r3, [r3, #0]
 800f96c:	f043 0301 	orr.w	r3, r3, #1
 800f970:	b2da      	uxtb	r2, r3
 800f972:	4b4a      	ldr	r3, [pc, #296]	; (800fa9c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800f974:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_G)
 800f976:	4b50      	ldr	r3, [pc, #320]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f978:	785b      	ldrb	r3, [r3, #1]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d006      	beq.n	800f98c <Set_ExpanderIO_Output_Bytes+0xc4>
		IO_Expander1A_Output_byte |= 0x02;
 800f97e:	4b47      	ldr	r3, [pc, #284]	; (800fa9c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800f980:	781b      	ldrb	r3, [r3, #0]
 800f982:	f043 0302 	orr.w	r3, r3, #2
 800f986:	b2da      	uxtb	r2, r3
 800f988:	4b44      	ldr	r3, [pc, #272]	; (800fa9c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800f98a:	701a      	strb	r2, [r3, #0]


	if(IO_Expander_Output_Flags.Module_reset1)
 800f98c:	4b4a      	ldr	r3, [pc, #296]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f98e:	789b      	ldrb	r3, [r3, #2]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d006      	beq.n	800f9a2 <Set_ExpanderIO_Output_Bytes+0xda>
		IO_Expander1B_Output_byte |= 0x01;
 800f994:	4b42      	ldr	r3, [pc, #264]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f996:	781b      	ldrb	r3, [r3, #0]
 800f998:	f043 0301 	orr.w	r3, r3, #1
 800f99c:	b2da      	uxtb	r2, r3
 800f99e:	4b40      	ldr	r3, [pc, #256]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f9a0:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset2)
 800f9a2:	4b45      	ldr	r3, [pc, #276]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f9a4:	78db      	ldrb	r3, [r3, #3]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d006      	beq.n	800f9b8 <Set_ExpanderIO_Output_Bytes+0xf0>
		IO_Expander1B_Output_byte |= 0x02;
 800f9aa:	4b3d      	ldr	r3, [pc, #244]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f9ac:	781b      	ldrb	r3, [r3, #0]
 800f9ae:	f043 0302 	orr.w	r3, r3, #2
 800f9b2:	b2da      	uxtb	r2, r3
 800f9b4:	4b3a      	ldr	r3, [pc, #232]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f9b6:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset3)
 800f9b8:	4b3f      	ldr	r3, [pc, #252]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f9ba:	791b      	ldrb	r3, [r3, #4]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d006      	beq.n	800f9ce <Set_ExpanderIO_Output_Bytes+0x106>
		IO_Expander1B_Output_byte |= 0x04;
 800f9c0:	4b37      	ldr	r3, [pc, #220]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f9c2:	781b      	ldrb	r3, [r3, #0]
 800f9c4:	f043 0304 	orr.w	r3, r3, #4
 800f9c8:	b2da      	uxtb	r2, r3
 800f9ca:	4b35      	ldr	r3, [pc, #212]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f9cc:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset4)
 800f9ce:	4b3a      	ldr	r3, [pc, #232]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f9d0:	795b      	ldrb	r3, [r3, #5]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d006      	beq.n	800f9e4 <Set_ExpanderIO_Output_Bytes+0x11c>
		IO_Expander1B_Output_byte |= 0x08;
 800f9d6:	4b32      	ldr	r3, [pc, #200]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f9d8:	781b      	ldrb	r3, [r3, #0]
 800f9da:	f043 0308 	orr.w	r3, r3, #8
 800f9de:	b2da      	uxtb	r2, r3
 800f9e0:	4b2f      	ldr	r3, [pc, #188]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f9e2:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_R)
 800f9e4:	4b34      	ldr	r3, [pc, #208]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f9e6:	799b      	ldrb	r3, [r3, #6]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d006      	beq.n	800f9fa <Set_ExpanderIO_Output_Bytes+0x132>
		IO_Expander1B_Output_byte |= 0x10;
 800f9ec:	4b2c      	ldr	r3, [pc, #176]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f9ee:	781b      	ldrb	r3, [r3, #0]
 800f9f0:	f043 0310 	orr.w	r3, r3, #16
 800f9f4:	b2da      	uxtb	r2, r3
 800f9f6:	4b2a      	ldr	r3, [pc, #168]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800f9f8:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_G)
 800f9fa:	4b2f      	ldr	r3, [pc, #188]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800f9fc:	79db      	ldrb	r3, [r3, #7]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d006      	beq.n	800fa10 <Set_ExpanderIO_Output_Bytes+0x148>
		IO_Expander1B_Output_byte |= 0x20;
 800fa02:	4b27      	ldr	r3, [pc, #156]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800fa04:	781b      	ldrb	r3, [r3, #0]
 800fa06:	f043 0320 	orr.w	r3, r3, #32
 800fa0a:	b2da      	uxtb	r2, r3
 800fa0c:	4b24      	ldr	r3, [pc, #144]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800fa0e:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_B)
 800fa10:	4b29      	ldr	r3, [pc, #164]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800fa12:	7a1b      	ldrb	r3, [r3, #8]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d006      	beq.n	800fa26 <Set_ExpanderIO_Output_Bytes+0x15e>
		IO_Expander1B_Output_byte |= 0x40;
 800fa18:	4b21      	ldr	r3, [pc, #132]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800fa1a:	781b      	ldrb	r3, [r3, #0]
 800fa1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa20:	b2da      	uxtb	r2, r3
 800fa22:	4b1f      	ldr	r3, [pc, #124]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800fa24:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_R)
 800fa26:	4b24      	ldr	r3, [pc, #144]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800fa28:	7a5b      	ldrb	r3, [r3, #9]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d006      	beq.n	800fa3c <Set_ExpanderIO_Output_Bytes+0x174>
		IO_Expander1B_Output_byte |= 0x80;
 800fa2e:	4b1c      	ldr	r3, [pc, #112]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fa36:	b2da      	uxtb	r2, r3
 800fa38:	4b19      	ldr	r3, [pc, #100]	; (800faa0 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800fa3a:	701a      	strb	r2, [r3, #0]

	if(IO_Expander_Output_Flags.CAN1_Term)
 800fa3c:	4b1e      	ldr	r3, [pc, #120]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800fa3e:	7a9b      	ldrb	r3, [r3, #10]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d006      	beq.n	800fa52 <Set_ExpanderIO_Output_Bytes+0x18a>
		IO_Expander3A_Output_byte |= 0x80;
 800fa44:	4b19      	ldr	r3, [pc, #100]	; (800faac <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800fa46:	781b      	ldrb	r3, [r3, #0]
 800fa48:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fa4c:	b2da      	uxtb	r2, r3
 800fa4e:	4b17      	ldr	r3, [pc, #92]	; (800faac <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800fa50:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN2_Term)
 800fa52:	4b19      	ldr	r3, [pc, #100]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800fa54:	7adb      	ldrb	r3, [r3, #11]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d006      	beq.n	800fa68 <Set_ExpanderIO_Output_Bytes+0x1a0>
		IO_Expander3A_Output_byte |= 0x40;
 800fa5a:	4b14      	ldr	r3, [pc, #80]	; (800faac <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800fa5c:	781b      	ldrb	r3, [r3, #0]
 800fa5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa62:	b2da      	uxtb	r2, r3
 800fa64:	4b11      	ldr	r3, [pc, #68]	; (800faac <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800fa66:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN3_Term)
 800fa68:	4b13      	ldr	r3, [pc, #76]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800fa6a:	7b1b      	ldrb	r3, [r3, #12]
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d006      	beq.n	800fa7e <Set_ExpanderIO_Output_Bytes+0x1b6>
		IO_Expander3A_Output_byte |= 0x20;
 800fa70:	4b0e      	ldr	r3, [pc, #56]	; (800faac <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800fa72:	781b      	ldrb	r3, [r3, #0]
 800fa74:	f043 0320 	orr.w	r3, r3, #32
 800fa78:	b2da      	uxtb	r2, r3
 800fa7a:	4b0c      	ldr	r3, [pc, #48]	; (800faac <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800fa7c:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.LCD_Power)
 800fa7e:	4b0e      	ldr	r3, [pc, #56]	; (800fab8 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800fa80:	7b5b      	ldrb	r3, [r3, #13]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d006      	beq.n	800fa94 <Set_ExpanderIO_Output_Bytes+0x1cc>
		IO_Expander3A_Output_byte |= 0x10;
 800fa86:	4b09      	ldr	r3, [pc, #36]	; (800faac <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800fa88:	781b      	ldrb	r3, [r3, #0]
 800fa8a:	f043 0310 	orr.w	r3, r3, #16
 800fa8e:	b2da      	uxtb	r2, r3
 800fa90:	4b06      	ldr	r3, [pc, #24]	; (800faac <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800fa92:	701a      	strb	r2, [r3, #0]

	Latch_IOExpander_Outputs();
 800fa94:	f000 f812 	bl	800fabc <Latch_IOExpander_Outputs>
}
 800fa98:	bf00      	nop
 800fa9a:	bd80      	pop	{r7, pc}
 800fa9c:	2002bb72 	.word	0x2002bb72
 800faa0:	2002bb73 	.word	0x2002bb73
 800faa4:	2002bb71 	.word	0x2002bb71
 800faa8:	2002bb74 	.word	0x2002bb74
 800faac:	2002bb70 	.word	0x2002bb70
 800fab0:	2002bb75 	.word	0x2002bb75
 800fab4:	20021030 	.word	0x20021030
 800fab8:	20020778 	.word	0x20020778

0800fabc <Latch_IOExpander_Outputs>:

void Latch_IOExpander_Outputs(void)
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	af00      	add	r7, sp, #0

	MCP23S17_CS_LOW(IO_EXPANDER1);
 800fac0:	2001      	movs	r0, #1
 800fac2:	f7ff fdf3 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800fac6:	204e      	movs	r0, #78	; 0x4e
 800fac8:	f7ff fe40 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 800facc:	2014      	movs	r0, #20
 800face:	f7ff fe3d 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1A_Output_byte);
 800fad2:	4b2f      	ldr	r3, [pc, #188]	; (800fb90 <Latch_IOExpander_Outputs+0xd4>)
 800fad4:	781b      	ldrb	r3, [r3, #0]
 800fad6:	4618      	mov	r0, r3
 800fad8:	f7ff fe38 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800fadc:	2001      	movs	r0, #1
 800fade:	f7ff fe0d 	bl	800f6fc <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER1);
 800fae2:	2001      	movs	r0, #1
 800fae4:	f7ff fde2 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800fae8:	204e      	movs	r0, #78	; 0x4e
 800faea:	f7ff fe2f 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 800faee:	2015      	movs	r0, #21
 800faf0:	f7ff fe2c 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1B_Output_byte);
 800faf4:	4b27      	ldr	r3, [pc, #156]	; (800fb94 <Latch_IOExpander_Outputs+0xd8>)
 800faf6:	781b      	ldrb	r3, [r3, #0]
 800faf8:	4618      	mov	r0, r3
 800fafa:	f7ff fe27 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800fafe:	2001      	movs	r0, #1
 800fb00:	f7ff fdfc 	bl	800f6fc <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 800fb04:	2002      	movs	r0, #2
 800fb06:	f7ff fdd1 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800fb0a:	204c      	movs	r0, #76	; 0x4c
 800fb0c:	f7ff fe1e 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 800fb10:	2014      	movs	r0, #20
 800fb12:	f7ff fe1b 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2A_Output_byte);
 800fb16:	4b20      	ldr	r3, [pc, #128]	; (800fb98 <Latch_IOExpander_Outputs+0xdc>)
 800fb18:	781b      	ldrb	r3, [r3, #0]
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	f7ff fe16 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800fb20:	2002      	movs	r0, #2
 800fb22:	f7ff fdeb 	bl	800f6fc <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 800fb26:	2002      	movs	r0, #2
 800fb28:	f7ff fdc0 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800fb2c:	204c      	movs	r0, #76	; 0x4c
 800fb2e:	f7ff fe0d 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 800fb32:	2015      	movs	r0, #21
 800fb34:	f7ff fe0a 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2B_Output_byte);
 800fb38:	4b18      	ldr	r3, [pc, #96]	; (800fb9c <Latch_IOExpander_Outputs+0xe0>)
 800fb3a:	781b      	ldrb	r3, [r3, #0]
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	f7ff fe05 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800fb42:	2002      	movs	r0, #2
 800fb44:	f7ff fdda 	bl	800f6fc <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 800fb48:	2003      	movs	r0, #3
 800fb4a:	f7ff fdaf 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800fb4e:	2048      	movs	r0, #72	; 0x48
 800fb50:	f7ff fdfc 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 800fb54:	2014      	movs	r0, #20
 800fb56:	f7ff fdf9 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3A_Output_byte);
 800fb5a:	4b11      	ldr	r3, [pc, #68]	; (800fba0 <Latch_IOExpander_Outputs+0xe4>)
 800fb5c:	781b      	ldrb	r3, [r3, #0]
 800fb5e:	4618      	mov	r0, r3
 800fb60:	f7ff fdf4 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800fb64:	2003      	movs	r0, #3
 800fb66:	f7ff fdc9 	bl	800f6fc <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 800fb6a:	2003      	movs	r0, #3
 800fb6c:	f7ff fd9e 	bl	800f6ac <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800fb70:	2048      	movs	r0, #72	; 0x48
 800fb72:	f7ff fdeb 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 800fb76:	2015      	movs	r0, #21
 800fb78:	f7ff fde8 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3B_Output_byte);
 800fb7c:	4b09      	ldr	r3, [pc, #36]	; (800fba4 <Latch_IOExpander_Outputs+0xe8>)
 800fb7e:	781b      	ldrb	r3, [r3, #0]
 800fb80:	4618      	mov	r0, r3
 800fb82:	f7ff fde3 	bl	800f74c <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800fb86:	2003      	movs	r0, #3
 800fb88:	f7ff fdb8 	bl	800f6fc <MCP23S17_CS_HIGH>
}
 800fb8c:	bf00      	nop
 800fb8e:	bd80      	pop	{r7, pc}
 800fb90:	2002bb72 	.word	0x2002bb72
 800fb94:	2002bb73 	.word	0x2002bb73
 800fb98:	2002bb71 	.word	0x2002bb71
 800fb9c:	2002bb74 	.word	0x2002bb74
 800fba0:	2002bb70 	.word	0x2002bb70
 800fba4:	2002bb75 	.word	0x2002bb75

0800fba8 <MR25H40_CS_LOW>:
//	MR25H40_CS_HIGH();
}


void MR25H40_CS_LOW(void)
{
 800fba8:	b580      	push	{r7, lr}
 800fbaa:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_RESET);
	IO_Output_control(NV_CS, On);
 800fbac:	2101      	movs	r1, #1
 800fbae:	2001      	movs	r0, #1
 800fbb0:	f000 fd20 	bl	80105f4 <IO_Output_control>
}
 800fbb4:	bf00      	nop
 800fbb6:	bd80      	pop	{r7, pc}

0800fbb8 <MR25H40_CS_HIGH>:

void MR25H40_CS_HIGH(void)
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_SET);
	IO_Output_control(NV_CS, Off);
 800fbbc:	2100      	movs	r1, #0
 800fbbe:	2001      	movs	r0, #1
 800fbc0:	f000 fd18 	bl	80105f4 <IO_Output_control>
}
 800fbc4:	bf00      	nop
 800fbc6:	bd80      	pop	{r7, pc}

0800fbc8 <MR25H40_Write_StatusByte>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_Write_StatusByte(uint8_t data)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b082      	sub	sp, #8
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	4603      	mov	r3, r0
 800fbd0:	71fb      	strb	r3, [r7, #7]
	/// enable writing
	MR25H40_WriteEnable();
 800fbd2:	f000 f985 	bl	800fee0 <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_HIGH();
 800fbd6:	f7ff ffef 	bl	800fbb8 <MR25H40_CS_HIGH>

	MR25H40_CS_HIGH();
 800fbda:	f7ff ffed 	bl	800fbb8 <MR25H40_CS_HIGH>

	MR25H40_CS_LOW();
 800fbde:	f7ff ffe3 	bl	800fba8 <MR25H40_CS_LOW>

	/*!< Send "Write Status byte" instruction */
	MR25H40_SendByte(MR25H40_CMD_WRSR);
 800fbe2:	2001      	movs	r0, #1
 800fbe4:	f000 f964 	bl	800feb0 <MR25H40_SendByte>
	/*!< Send data to be written */
	MR25H40_SendByte(data);
 800fbe8:	79fb      	ldrb	r3, [r7, #7]
 800fbea:	4618      	mov	r0, r3
 800fbec:	f000 f960 	bl	800feb0 <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800fbf0:	f7ff ffe2 	bl	800fbb8 <MR25H40_CS_HIGH>
}
 800fbf4:	bf00      	nop
 800fbf6:	3708      	adds	r7, #8
 800fbf8:	46bd      	mov	sp, r7
 800fbfa:	bd80      	pop	{r7, pc}

0800fbfc <MR25H40_WritePage>:
 *         or less than "MR25H40_PAGESIZE" value.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WritePage(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 800fbfc:	b580      	push	{r7, lr}
 800fbfe:	b084      	sub	sp, #16
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	60f8      	str	r0, [r7, #12]
 800fc04:	60b9      	str	r1, [r7, #8]
 800fc06:	4613      	mov	r3, r2
 800fc08:	80fb      	strh	r3, [r7, #6]
	/*!< Enable the write access to the NVRAM */
	MR25H40_WriteEnable();
 800fc0a:	f000 f969 	bl	800fee0 <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 800fc0e:	f7ff ffcb 	bl	800fba8 <MR25H40_CS_LOW>

	/*!< Send "Write to Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_WRITE);
 800fc12:	2002      	movs	r0, #2
 800fc14:	f000 f94c 	bl	800feb0 <MR25H40_SendByte>
	/*!< Send WriteAddr high nibble address byte to write to */
	if (MR25H_Size) MR25H40_SendByte((WriteAddr & 0xFF0000) >> 16);
 800fc18:	68bb      	ldr	r3, [r7, #8]
 800fc1a:	0c1b      	lsrs	r3, r3, #16
 800fc1c:	b2db      	uxtb	r3, r3
 800fc1e:	4618      	mov	r0, r3
 800fc20:	f000 f946 	bl	800feb0 <MR25H40_SendByte>
	/*!< Send WriteAddr medium nibble address byte to write to */
	MR25H40_SendByte((WriteAddr & 0xFF00) >> 8);
 800fc24:	68bb      	ldr	r3, [r7, #8]
 800fc26:	0a1b      	lsrs	r3, r3, #8
 800fc28:	b2db      	uxtb	r3, r3
 800fc2a:	4618      	mov	r0, r3
 800fc2c:	f000 f940 	bl	800feb0 <MR25H40_SendByte>
	/*!< Send WriteAddr low nibble address byte to write to */
	MR25H40_SendByte(WriteAddr & 0xFF);
 800fc30:	68bb      	ldr	r3, [r7, #8]
 800fc32:	b2db      	uxtb	r3, r3
 800fc34:	4618      	mov	r0, r3
 800fc36:	f000 f93b 	bl	800feb0 <MR25H40_SendByte>

	/*!< while there is data to be written on the NVRAM */
	while (NumByteToWrite--)
 800fc3a:	e007      	b.n	800fc4c <MR25H40_WritePage+0x50>
	{
		/*!< Send the current byte */
		MR25H40_SendByte(*pBuffer);
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	781b      	ldrb	r3, [r3, #0]
 800fc40:	4618      	mov	r0, r3
 800fc42:	f000 f935 	bl	800feb0 <MR25H40_SendByte>
		/*!< Point on the next byte to be written */
		pBuffer++;
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	3301      	adds	r3, #1
 800fc4a:	60fb      	str	r3, [r7, #12]
	while (NumByteToWrite--)
 800fc4c:	88fb      	ldrh	r3, [r7, #6]
 800fc4e:	1e5a      	subs	r2, r3, #1
 800fc50:	80fa      	strh	r2, [r7, #6]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d1f2      	bne.n	800fc3c <MR25H40_WritePage+0x40>
	}

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800fc56:	f7ff ffaf 	bl	800fbb8 <MR25H40_CS_HIGH>

	/*!< Wait the end of NVRAM writing */
	if(MR25H40_WaitForWriteEnd() == false)
 800fc5a:	f000 f94c 	bl	800fef6 <MR25H40_WaitForWriteEnd>
 800fc5e:	4603      	mov	r3, r0
 800fc60:	f083 0301 	eor.w	r3, r3, #1
 800fc64:	b2db      	uxtb	r3, r3
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d001      	beq.n	800fc6e <MR25H40_WritePage+0x72>
		return false;
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	e000      	b.n	800fc70 <MR25H40_WritePage+0x74>
	else
		return true;
 800fc6e:	2301      	movs	r3, #1
}
 800fc70:	4618      	mov	r0, r3
 800fc72:	3710      	adds	r7, #16
 800fc74:	46bd      	mov	sp, r7
 800fc76:	bd80      	pop	{r7, pc}

0800fc78 <MR25H40_WriteBuffer>:
 * @param  NumByteToWrite: number of bytes to write to the NVRAM.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WriteBuffer(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b086      	sub	sp, #24
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	60f8      	str	r0, [r7, #12]
 800fc80:	60b9      	str	r1, [r7, #8]
 800fc82:	4613      	mov	r3, r2
 800fc84:	80fb      	strh	r3, [r7, #6]
	uint8_t NumOfPage = 0, NumOfSingle = 0, Addr = 0, count = 0, temp = 0;
 800fc86:	2300      	movs	r3, #0
 800fc88:	75fb      	strb	r3, [r7, #23]
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	75bb      	strb	r3, [r7, #22]
 800fc8e:	2300      	movs	r3, #0
 800fc90:	757b      	strb	r3, [r7, #21]
 800fc92:	2300      	movs	r3, #0
 800fc94:	753b      	strb	r3, [r7, #20]
 800fc96:	2300      	movs	r3, #0
 800fc98:	74fb      	strb	r3, [r7, #19]

	Addr = WriteAddr % MR25H40_SPI_PAGESIZE;
 800fc9a:	68bb      	ldr	r3, [r7, #8]
 800fc9c:	757b      	strb	r3, [r7, #21]
	count = MR25H40_SPI_PAGESIZE - Addr;
 800fc9e:	7d7b      	ldrb	r3, [r7, #21]
 800fca0:	425b      	negs	r3, r3
 800fca2:	753b      	strb	r3, [r7, #20]
	NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 800fca4:	88fb      	ldrh	r3, [r7, #6]
 800fca6:	0a1b      	lsrs	r3, r3, #8
 800fca8:	b29b      	uxth	r3, r3
 800fcaa:	75fb      	strb	r3, [r7, #23]
	NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 800fcac:	88fb      	ldrh	r3, [r7, #6]
 800fcae:	75bb      	strb	r3, [r7, #22]

	if (Addr == 0) /*!< WriteAddr is MR25H40_PAGESIZE aligned  */
 800fcb0:	7d7b      	ldrb	r3, [r7, #21]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d13c      	bne.n	800fd30 <MR25H40_WriteBuffer+0xb8>
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 800fcb6:	7dfb      	ldrb	r3, [r7, #23]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d124      	bne.n	800fd06 <MR25H40_WriteBuffer+0x8e>
		{
			if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 800fcbc:	88fb      	ldrh	r3, [r7, #6]
 800fcbe:	461a      	mov	r2, r3
 800fcc0:	68b9      	ldr	r1, [r7, #8]
 800fcc2:	68f8      	ldr	r0, [r7, #12]
 800fcc4:	f7ff ff9a 	bl	800fbfc <MR25H40_WritePage>
 800fcc8:	4603      	mov	r3, r0
 800fcca:	f083 0301 	eor.w	r3, r3, #1
 800fcce:	b2db      	uxtb	r3, r3
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	f000 80bc 	beq.w	800fe4e <MR25H40_WriteBuffer+0x1d6>
				return false;
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	e0ba      	b.n	800fe50 <MR25H40_WriteBuffer+0x1d8>
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			while (NumOfPage--)
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 800fcda:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fcde:	68b9      	ldr	r1, [r7, #8]
 800fce0:	68f8      	ldr	r0, [r7, #12]
 800fce2:	f7ff ff8b 	bl	800fbfc <MR25H40_WritePage>
 800fce6:	4603      	mov	r3, r0
 800fce8:	f083 0301 	eor.w	r3, r3, #1
 800fcec:	b2db      	uxtb	r3, r3
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d001      	beq.n	800fcf6 <MR25H40_WriteBuffer+0x7e>
					return false;
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	e0ac      	b.n	800fe50 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 800fcf6:	68bb      	ldr	r3, [r7, #8]
 800fcf8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fcfc:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fd04:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 800fd06:	7dfb      	ldrb	r3, [r7, #23]
 800fd08:	1e5a      	subs	r2, r3, #1
 800fd0a:	75fa      	strb	r2, [r7, #23]
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d1e4      	bne.n	800fcda <MR25H40_WriteBuffer+0x62>
			}

			if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 800fd10:	7dbb      	ldrb	r3, [r7, #22]
 800fd12:	b29b      	uxth	r3, r3
 800fd14:	461a      	mov	r2, r3
 800fd16:	68b9      	ldr	r1, [r7, #8]
 800fd18:	68f8      	ldr	r0, [r7, #12]
 800fd1a:	f7ff ff6f 	bl	800fbfc <MR25H40_WritePage>
 800fd1e:	4603      	mov	r3, r0
 800fd20:	f083 0301 	eor.w	r3, r3, #1
 800fd24:	b2db      	uxtb	r3, r3
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	f000 8091 	beq.w	800fe4e <MR25H40_WriteBuffer+0x1d6>
				return false;
 800fd2c:	2300      	movs	r3, #0
 800fd2e:	e08f      	b.n	800fe50 <MR25H40_WriteBuffer+0x1d8>
		}
	}
	else /*!< WriteAddr is not MR25H40_PAGESIZE aligned  */
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 800fd30:	7dfb      	ldrb	r3, [r7, #23]
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d13b      	bne.n	800fdae <MR25H40_WriteBuffer+0x136>
		{
			if (NumOfSingle > count) /*!< (NumByteToWrite + WriteAddr) > MR25H40_PAGESIZE */
 800fd36:	7dba      	ldrb	r2, [r7, #22]
 800fd38:	7d3b      	ldrb	r3, [r7, #20]
 800fd3a:	429a      	cmp	r2, r3
 800fd3c:	d929      	bls.n	800fd92 <MR25H40_WriteBuffer+0x11a>
			{
				temp = NumOfSingle - count;
 800fd3e:	7dba      	ldrb	r2, [r7, #22]
 800fd40:	7d3b      	ldrb	r3, [r7, #20]
 800fd42:	1ad3      	subs	r3, r2, r3
 800fd44:	74fb      	strb	r3, [r7, #19]

				if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 800fd46:	7d3b      	ldrb	r3, [r7, #20]
 800fd48:	b29b      	uxth	r3, r3
 800fd4a:	461a      	mov	r2, r3
 800fd4c:	68b9      	ldr	r1, [r7, #8]
 800fd4e:	68f8      	ldr	r0, [r7, #12]
 800fd50:	f7ff ff54 	bl	800fbfc <MR25H40_WritePage>
 800fd54:	4603      	mov	r3, r0
 800fd56:	f083 0301 	eor.w	r3, r3, #1
 800fd5a:	b2db      	uxtb	r3, r3
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d001      	beq.n	800fd64 <MR25H40_WriteBuffer+0xec>
					return false;
 800fd60:	2300      	movs	r3, #0
 800fd62:	e075      	b.n	800fe50 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  count;
 800fd64:	7d3b      	ldrb	r3, [r7, #20]
 800fd66:	68ba      	ldr	r2, [r7, #8]
 800fd68:	4413      	add	r3, r2
 800fd6a:	60bb      	str	r3, [r7, #8]
				pBuffer += count;
 800fd6c:	7d3b      	ldrb	r3, [r7, #20]
 800fd6e:	68fa      	ldr	r2, [r7, #12]
 800fd70:	4413      	add	r3, r2
 800fd72:	60fb      	str	r3, [r7, #12]

				if(MR25H40_WritePage(pBuffer, WriteAddr, temp) == false)
 800fd74:	7cfb      	ldrb	r3, [r7, #19]
 800fd76:	b29b      	uxth	r3, r3
 800fd78:	461a      	mov	r2, r3
 800fd7a:	68b9      	ldr	r1, [r7, #8]
 800fd7c:	68f8      	ldr	r0, [r7, #12]
 800fd7e:	f7ff ff3d 	bl	800fbfc <MR25H40_WritePage>
 800fd82:	4603      	mov	r3, r0
 800fd84:	f083 0301 	eor.w	r3, r3, #1
 800fd88:	b2db      	uxtb	r3, r3
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d05f      	beq.n	800fe4e <MR25H40_WriteBuffer+0x1d6>
					return false;
 800fd8e:	2300      	movs	r3, #0
 800fd90:	e05e      	b.n	800fe50 <MR25H40_WriteBuffer+0x1d8>
			}
			else
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 800fd92:	88fb      	ldrh	r3, [r7, #6]
 800fd94:	461a      	mov	r2, r3
 800fd96:	68b9      	ldr	r1, [r7, #8]
 800fd98:	68f8      	ldr	r0, [r7, #12]
 800fd9a:	f7ff ff2f 	bl	800fbfc <MR25H40_WritePage>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	f083 0301 	eor.w	r3, r3, #1
 800fda4:	b2db      	uxtb	r3, r3
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d051      	beq.n	800fe4e <MR25H40_WriteBuffer+0x1d6>
					return false;
 800fdaa:	2300      	movs	r3, #0
 800fdac:	e050      	b.n	800fe50 <MR25H40_WriteBuffer+0x1d8>
			}
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			NumByteToWrite -= count;
 800fdae:	7d3b      	ldrb	r3, [r7, #20]
 800fdb0:	b29b      	uxth	r3, r3
 800fdb2:	88fa      	ldrh	r2, [r7, #6]
 800fdb4:	1ad3      	subs	r3, r2, r3
 800fdb6:	80fb      	strh	r3, [r7, #6]
			NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 800fdb8:	88fb      	ldrh	r3, [r7, #6]
 800fdba:	0a1b      	lsrs	r3, r3, #8
 800fdbc:	b29b      	uxth	r3, r3
 800fdbe:	75fb      	strb	r3, [r7, #23]
			NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 800fdc0:	88fb      	ldrh	r3, [r7, #6]
 800fdc2:	75bb      	strb	r3, [r7, #22]

			if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 800fdc4:	7d3b      	ldrb	r3, [r7, #20]
 800fdc6:	b29b      	uxth	r3, r3
 800fdc8:	461a      	mov	r2, r3
 800fdca:	68b9      	ldr	r1, [r7, #8]
 800fdcc:	68f8      	ldr	r0, [r7, #12]
 800fdce:	f7ff ff15 	bl	800fbfc <MR25H40_WritePage>
 800fdd2:	4603      	mov	r3, r0
 800fdd4:	f083 0301 	eor.w	r3, r3, #1
 800fdd8:	b2db      	uxtb	r3, r3
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d001      	beq.n	800fde2 <MR25H40_WriteBuffer+0x16a>
				return false;
 800fdde:	2300      	movs	r3, #0
 800fde0:	e036      	b.n	800fe50 <MR25H40_WriteBuffer+0x1d8>
			WriteAddr +=  count;
 800fde2:	7d3b      	ldrb	r3, [r7, #20]
 800fde4:	68ba      	ldr	r2, [r7, #8]
 800fde6:	4413      	add	r3, r2
 800fde8:	60bb      	str	r3, [r7, #8]
			pBuffer += count;
 800fdea:	7d3b      	ldrb	r3, [r7, #20]
 800fdec:	68fa      	ldr	r2, [r7, #12]
 800fdee:	4413      	add	r3, r2
 800fdf0:	60fb      	str	r3, [r7, #12]

			while (NumOfPage--)
 800fdf2:	e015      	b.n	800fe20 <MR25H40_WriteBuffer+0x1a8>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 800fdf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fdf8:	68b9      	ldr	r1, [r7, #8]
 800fdfa:	68f8      	ldr	r0, [r7, #12]
 800fdfc:	f7ff fefe 	bl	800fbfc <MR25H40_WritePage>
 800fe00:	4603      	mov	r3, r0
 800fe02:	f083 0301 	eor.w	r3, r3, #1
 800fe06:	b2db      	uxtb	r3, r3
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d001      	beq.n	800fe10 <MR25H40_WriteBuffer+0x198>
					return false;
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	e01f      	b.n	800fe50 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 800fe10:	68bb      	ldr	r3, [r7, #8]
 800fe12:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fe16:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800fe1e:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 800fe20:	7dfb      	ldrb	r3, [r7, #23]
 800fe22:	1e5a      	subs	r2, r3, #1
 800fe24:	75fa      	strb	r2, [r7, #23]
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d1e4      	bne.n	800fdf4 <MR25H40_WriteBuffer+0x17c>
			}

			if (NumOfSingle != 0)
 800fe2a:	7dbb      	ldrb	r3, [r7, #22]
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d00e      	beq.n	800fe4e <MR25H40_WriteBuffer+0x1d6>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 800fe30:	7dbb      	ldrb	r3, [r7, #22]
 800fe32:	b29b      	uxth	r3, r3
 800fe34:	461a      	mov	r2, r3
 800fe36:	68b9      	ldr	r1, [r7, #8]
 800fe38:	68f8      	ldr	r0, [r7, #12]
 800fe3a:	f7ff fedf 	bl	800fbfc <MR25H40_WritePage>
 800fe3e:	4603      	mov	r3, r0
 800fe40:	f083 0301 	eor.w	r3, r3, #1
 800fe44:	b2db      	uxtb	r3, r3
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d001      	beq.n	800fe4e <MR25H40_WriteBuffer+0x1d6>
					return false;
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	e000      	b.n	800fe50 <MR25H40_WriteBuffer+0x1d8>
			}
		}
	}

	return true;
 800fe4e:	2301      	movs	r3, #1
}
 800fe50:	4618      	mov	r0, r3
 800fe52:	3718      	adds	r7, #24
 800fe54:	46bd      	mov	sp, r7
 800fe56:	bd80      	pop	{r7, pc}

0800fe58 <MR25H40_ReadBuffer>:
 * @param  NumByteToRead: number of bytes to read from the NVRAM.
 * @retval None
 */
/****************************************************************/
void MR25H40_ReadBuffer(uint8_t* pBuffer, uint32_t ReadAddr, uint16_t NumByteToRead)
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b084      	sub	sp, #16
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	60f8      	str	r0, [r7, #12]
 800fe60:	60b9      	str	r1, [r7, #8]
 800fe62:	4613      	mov	r3, r2
 800fe64:	80fb      	strh	r3, [r7, #6]
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 800fe66:	f7ff fe9f 	bl	800fba8 <MR25H40_CS_LOW>

	/*!< Send "Read from Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_READ);
 800fe6a:	2003      	movs	r0, #3
 800fe6c:	f000 f820 	bl	800feb0 <MR25H40_SendByte>

	/*!< Send ReadAddr high nibble address byte to read from */
	if (MR25H_Size) MR25H40_SendByte((ReadAddr & 0xFF0000) >> 16);
 800fe70:	68bb      	ldr	r3, [r7, #8]
 800fe72:	0c1b      	lsrs	r3, r3, #16
 800fe74:	b2db      	uxtb	r3, r3
 800fe76:	4618      	mov	r0, r3
 800fe78:	f000 f81a 	bl	800feb0 <MR25H40_SendByte>
	/*!< Send ReadAddr medium nibble address byte to read from */
	MR25H40_SendByte((ReadAddr& 0xFF00) >> 8);
 800fe7c:	68bb      	ldr	r3, [r7, #8]
 800fe7e:	0a1b      	lsrs	r3, r3, #8
 800fe80:	b2db      	uxtb	r3, r3
 800fe82:	4618      	mov	r0, r3
 800fe84:	f000 f814 	bl	800feb0 <MR25H40_SendByte>
	/*!< Send ReadAddr low nibble address byte to read from */
	MR25H40_SendByte(ReadAddr & 0xFF);
 800fe88:	68bb      	ldr	r3, [r7, #8]
 800fe8a:	b2db      	uxtb	r3, r3
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	f000 f80f 	bl	800feb0 <MR25H40_SendByte>

	HAL_SPI_Receive(&hspi2, pBuffer,NumByteToRead, 10);
 800fe92:	88fa      	ldrh	r2, [r7, #6]
 800fe94:	230a      	movs	r3, #10
 800fe96:	68f9      	ldr	r1, [r7, #12]
 800fe98:	4804      	ldr	r0, [pc, #16]	; (800feac <MR25H40_ReadBuffer+0x54>)
 800fe9a:	f7f7 fa6e 	bl	800737a <HAL_SPI_Receive>
	//		pBuffer++;
	//	}


	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800fe9e:	f7ff fe8b 	bl	800fbb8 <MR25H40_CS_HIGH>
}
 800fea2:	bf00      	nop
 800fea4:	3710      	adds	r7, #16
 800fea6:	46bd      	mov	sp, r7
 800fea8:	bd80      	pop	{r7, pc}
 800feaa:	bf00      	nop
 800feac:	2002b218 	.word	0x2002b218

0800feb0 <MR25H40_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MR25H40_SendByte(uint8_t byte)
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b086      	sub	sp, #24
 800feb4:	af02      	add	r7, sp, #8
 800feb6:	4603      	mov	r3, r0
 800feb8:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 800feba:	2300      	movs	r3, #0
 800febc:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &byte, &rx_byte, 1, 10);
 800febe:	f107 020f 	add.w	r2, r7, #15
 800fec2:	1df9      	adds	r1, r7, #7
 800fec4:	230a      	movs	r3, #10
 800fec6:	9300      	str	r3, [sp, #0]
 800fec8:	2301      	movs	r3, #1
 800feca:	4804      	ldr	r0, [pc, #16]	; (800fedc <MR25H40_SendByte+0x2c>)
 800fecc:	f7f7 fb76 	bl	80075bc <HAL_SPI_TransmitReceive>

	return rx_byte;
 800fed0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fed2:	4618      	mov	r0, r3
 800fed4:	3710      	adds	r7, #16
 800fed6:	46bd      	mov	sp, r7
 800fed8:	bd80      	pop	{r7, pc}
 800feda:	bf00      	nop
 800fedc:	2002b218 	.word	0x2002b218

0800fee0 <MR25H40_WriteEnable>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_WriteEnable(void)
{//MR25H40_CS_HIGH();
 800fee0:	b580      	push	{r7, lr}
 800fee2:	af00      	add	r7, sp, #0
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 800fee4:	f7ff fe60 	bl	800fba8 <MR25H40_CS_LOW>

	/*!< Send "Write Enable" instruction */
	MR25H40_SendByte(MR25H40_CMD_WREN);
 800fee8:	2006      	movs	r0, #6
 800feea:	f7ff ffe1 	bl	800feb0 <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800feee:	f7ff fe63 	bl	800fbb8 <MR25H40_CS_HIGH>
}
 800fef2:	bf00      	nop
 800fef4:	bd80      	pop	{r7, pc}

0800fef6 <MR25H40_WaitForWriteEnd>:
 * @param  None
 * @retval None
 */
/****************************************************************/
bool MR25H40_WaitForWriteEnd(void)
{
 800fef6:	b580      	push	{r7, lr}
 800fef8:	b082      	sub	sp, #8
 800fefa:	af00      	add	r7, sp, #0
	uint8_t NVRAMstatus = 0;
 800fefc:	2300      	movs	r3, #0
 800fefe:	717b      	strb	r3, [r7, #5]
	uint16_t time_cntr = 0;
 800ff00:	2300      	movs	r3, #0
 800ff02:	80fb      	strh	r3, [r7, #6]

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 800ff04:	f7ff fe50 	bl	800fba8 <MR25H40_CS_LOW>

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 800ff08:	2005      	movs	r0, #5
 800ff0a:	f7ff ffd1 	bl	800feb0 <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
    and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 800ff0e:	2055      	movs	r0, #85	; 0x55
 800ff10:	f7ff ffce 	bl	800feb0 <MR25H40_SendByte>
 800ff14:	4603      	mov	r3, r0
 800ff16:	717b      	strb	r3, [r7, #5]

		if(time_cntr++ > 50000)
 800ff18:	88fb      	ldrh	r3, [r7, #6]
 800ff1a:	1c5a      	adds	r2, r3, #1
 800ff1c:	80fa      	strh	r2, [r7, #6]
 800ff1e:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ff22:	4293      	cmp	r3, r2
 800ff24:	d901      	bls.n	800ff2a <MR25H40_WaitForWriteEnd+0x34>
		{
			//error with NVRAM
			return false;
 800ff26:	2300      	movs	r3, #0
 800ff28:	e007      	b.n	800ff3a <MR25H40_WaitForWriteEnd+0x44>
		}
	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); /* Write in progress */
 800ff2a:	797b      	ldrb	r3, [r7, #5]
 800ff2c:	f003 0301 	and.w	r3, r3, #1
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d1ec      	bne.n	800ff0e <MR25H40_WaitForWriteEnd+0x18>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800ff34:	f7ff fe40 	bl	800fbb8 <MR25H40_CS_HIGH>

	//passed
	return true;
 800ff38:	2301      	movs	r3, #1
}
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	3708      	adds	r7, #8
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	bd80      	pop	{r7, pc}

0800ff42 <NV_RAM_SPI_Test>:


uint8_t NV_RAM_SPI_Test(void)
{
 800ff42:	b580      	push	{r7, lr}
 800ff44:	b0b4      	sub	sp, #208	; 0xd0
 800ff46:	af00      	add	r7, sp, #0
	uint16_t time_out = 0;
 800ff48:	2300      	movs	r3, #0
 800ff4a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
	/*****************************************************/
	//check if NVRAM times out
	/*****************************************************/
	/*!< Select the NVRAM: Chip Select low */
	uint8_t NVRAMstatus = SPI_NVRAM_Failure;
 800ff4e:	2302      	movs	r3, #2
 800ff50:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

	MR25H40_CS_LOW();
 800ff54:	f7ff fe28 	bl	800fba8 <MR25H40_CS_LOW>
	time_out = 0;
 800ff58:	2300      	movs	r3, #0
 800ff5a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 800ff5e:	2005      	movs	r0, #5
 800ff60:	f7ff ffa6 	bl	800feb0 <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
     and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 800ff64:	2055      	movs	r0, #85	; 0x55
 800ff66:	f7ff ffa3 	bl	800feb0 <MR25H40_SendByte>
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

		if(time_out++ > 50000)
 800ff70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ff74:	1c5a      	adds	r2, r3, #1
 800ff76:	f8a7 20ce 	strh.w	r2, [r7, #206]	; 0xce
 800ff7a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ff7e:	4293      	cmp	r3, r2
 800ff80:	d901      	bls.n	800ff86 <NV_RAM_SPI_Test+0x44>
		{
			//error with NVRAM
			return SPI_NVRAM_Failure;
 800ff82:	2302      	movs	r3, #2
 800ff84:	e087      	b.n	8010096 <NV_RAM_SPI_Test+0x154>
		}

	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); // Write in progress //
 800ff86:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 800ff8a:	f003 0301 	and.w	r3, r3, #1
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d1e8      	bne.n	800ff64 <NV_RAM_SPI_Test+0x22>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 800ff92:	f7ff fe11 	bl	800fbb8 <MR25H40_CS_HIGH>

	/*****************************************************/
	//Version 12
	//Clear the status register
	/*****************************************************/
	MR25H40_Write_StatusByte(0);
 800ff96:	2000      	movs	r0, #0
 800ff98:	f7ff fe16 	bl	800fbc8 <MR25H40_Write_StatusByte>

	HAL_Delay(100);
 800ff9c:	2064      	movs	r0, #100	; 0x64
 800ff9e:	f7f0 fb31 	bl	8000604 <HAL_Delay>

	/*****************************************************/
	//check NVRAM integrity
	/*****************************************************/
	bool local_out = true;
 800ffa2:	2301      	movs	r3, #1
 800ffa4:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd

	//Test buffers
	uint8_t TX_Buffer[100] = {0};
 800ffa8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800ffac:	2264      	movs	r2, #100	; 0x64
 800ffae:	2100      	movs	r1, #0
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	f003 fe14 	bl	8013bde <memset>
	uint8_t RX_Buffer[100] = {0};
 800ffb6:	463b      	mov	r3, r7
 800ffb8:	2264      	movs	r2, #100	; 0x64
 800ffba:	2100      	movs	r1, #0
 800ffbc:	4618      	mov	r0, r3
 800ffbe:	f003 fe0e 	bl	8013bde <memset>

	for(uint8_t i = 0; i <= 99; i++)
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 800ffc8:	e00c      	b.n	800ffe4 <NV_RAM_SPI_Test+0xa2>
	{
		RX_Buffer[i] = 0;
 800ffca:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 800ffce:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 800ffd2:	4413      	add	r3, r2
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	f803 2cd0 	strb.w	r2, [r3, #-208]
	for(uint8_t i = 0; i <= 99; i++)
 800ffda:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 800ffde:	3301      	adds	r3, #1
 800ffe0:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 800ffe4:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 800ffe8:	2b63      	cmp	r3, #99	; 0x63
 800ffea:	d9ee      	bls.n	800ffca <NV_RAM_SPI_Test+0x88>
	}

	//generate test data
	for(uint8_t i = 0; i <= 99; i++)
 800ffec:	2300      	movs	r3, #0
 800ffee:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 800fff2:	e00d      	b.n	8010010 <NV_RAM_SPI_Test+0xce>
	{
		TX_Buffer[i] = i;
 800fff4:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800fff8:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 800fffc:	4413      	add	r3, r2
 800fffe:	f897 20cb 	ldrb.w	r2, [r7, #203]	; 0xcb
 8010002:	f803 2c6c 	strb.w	r2, [r3, #-108]
	for(uint8_t i = 0; i <= 99; i++)
 8010006:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 801000a:	3301      	adds	r3, #1
 801000c:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 8010010:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8010014:	2b63      	cmp	r3, #99	; 0x63
 8010016:	d9ed      	bls.n	800fff4 <NV_RAM_SPI_Test+0xb2>
	}

	//write data to NVRAM scratch pad
	if (MR25H40_WriteBuffer(TX_Buffer, 0, 100) == false)
 8010018:	f107 0364 	add.w	r3, r7, #100	; 0x64
 801001c:	2264      	movs	r2, #100	; 0x64
 801001e:	2100      	movs	r1, #0
 8010020:	4618      	mov	r0, r3
 8010022:	f7ff fe29 	bl	800fc78 <MR25H40_WriteBuffer>
 8010026:	4603      	mov	r3, r0
 8010028:	f083 0301 	eor.w	r3, r3, #1
 801002c:	b2db      	uxtb	r3, r3
 801002e:	2b00      	cmp	r3, #0
 8010030:	d001      	beq.n	8010036 <NV_RAM_SPI_Test+0xf4>
		return SPI_NVRAM_Failure;
 8010032:	2302      	movs	r3, #2
 8010034:	e02f      	b.n	8010096 <NV_RAM_SPI_Test+0x154>

	//read data back
	MR25H40_ReadBuffer(RX_Buffer, 0, 100);
 8010036:	463b      	mov	r3, r7
 8010038:	2264      	movs	r2, #100	; 0x64
 801003a:	2100      	movs	r1, #0
 801003c:	4618      	mov	r0, r3
 801003e:	f7ff ff0b 	bl	800fe58 <MR25H40_ReadBuffer>

	//compare, if not correct, show error
	for(uint8_t i = 0; i <= 99; i++)
 8010042:	2300      	movs	r3, #0
 8010044:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 8010048:	e017      	b.n	801007a <NV_RAM_SPI_Test+0x138>
	{
		if((TX_Buffer[i]) != (RX_Buffer[i]))
 801004a:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 801004e:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8010052:	4413      	add	r3, r2
 8010054:	f813 2c6c 	ldrb.w	r2, [r3, #-108]
 8010058:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 801005c:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
 8010060:	440b      	add	r3, r1
 8010062:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 8010066:	429a      	cmp	r2, r3
 8010068:	d002      	beq.n	8010070 <NV_RAM_SPI_Test+0x12e>
			local_out = false;
 801006a:	2300      	movs	r3, #0
 801006c:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
	for(uint8_t i = 0; i <= 99; i++)
 8010070:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8010074:	3301      	adds	r3, #1
 8010076:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 801007a:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 801007e:	2b63      	cmp	r3, #99	; 0x63
 8010080:	d9e3      	bls.n	801004a <NV_RAM_SPI_Test+0x108>
	}

	//check if data was the same
	if(local_out == false)
 8010082:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 8010086:	f083 0301 	eor.w	r3, r3, #1
 801008a:	b2db      	uxtb	r3, r3
 801008c:	2b00      	cmp	r3, #0
 801008e:	d001      	beq.n	8010094 <NV_RAM_SPI_Test+0x152>
	{
		//There is an integrity issue
		return SPI_NVRAM_Integrity;
 8010090:	2303      	movs	r3, #3
 8010092:	e000      	b.n	8010096 <NV_RAM_SPI_Test+0x154>
	}

	//all OK
	return SPI_OK;
 8010094:	2300      	movs	r3, #0
}
 8010096:	4618      	mov	r0, r3
 8010098:	37d0      	adds	r7, #208	; 0xd0
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
	...

080100a0 <S29GL01GS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void S29GL01GS_Init(uint8_t *error, char *return_message)
{
 80100a0:	b5b0      	push	{r4, r5, r7, lr}
 80100a2:	b098      	sub	sp, #96	; 0x60
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
 80100a8:	6039      	str	r1, [r7, #0]
	HAL_NOR_StatusTypeDef Status;

	HAL_NOR_DeInit(&S29GL01GS);
 80100aa:	4884      	ldr	r0, [pc, #528]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100ac:	f7f5 fdf2 	bl	8005c94 <HAL_NOR_DeInit>

	/* Flash Device Configuration */
	GPIO_InitTypeDef   				GPIO_InitStructure;
	S29GL01GS.Instance = FMC_NORSRAM_DEVICE;
 80100b0:	4b82      	ldr	r3, [pc, #520]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100b2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80100b6:	601a      	str	r2, [r3, #0]

	S29GL01GS.Init.AsynchronousWait 	= FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80100b8:	4b80      	ldr	r3, [pc, #512]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100ba:	2200      	movs	r2, #0
 80100bc:	631a      	str	r2, [r3, #48]	; 0x30
	S29GL01GS.Init.BurstAccessMode 		= FMC_BURST_ACCESS_MODE_DISABLE;
 80100be:	4b7f      	ldr	r3, [pc, #508]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100c0:	2200      	movs	r2, #0
 80100c2:	619a      	str	r2, [r3, #24]
	//	S29GL01GS.Init.ContinuousClock		= FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	S29GL01GS.Init.DataAddressMux		= FMC_DATA_ADDRESS_MUX_DISABLE;
 80100c4:	4b7d      	ldr	r3, [pc, #500]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100c6:	2200      	movs	r2, #0
 80100c8:	60da      	str	r2, [r3, #12]
	S29GL01GS.Init.ExtendedMode			= FMC_EXTENDED_MODE_DISABLE;
 80100ca:	4b7c      	ldr	r3, [pc, #496]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100cc:	2200      	movs	r2, #0
 80100ce:	62da      	str	r2, [r3, #44]	; 0x2c
	S29GL01GS.Init.MemoryDataWidth		= FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80100d0:	4b7a      	ldr	r3, [pc, #488]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100d2:	2210      	movs	r2, #16
 80100d4:	615a      	str	r2, [r3, #20]
	S29GL01GS.Init.MemoryType           = FMC_MEMORY_TYPE_NOR;
 80100d6:	4b79      	ldr	r3, [pc, #484]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100d8:	2208      	movs	r2, #8
 80100da:	611a      	str	r2, [r3, #16]
	S29GL01GS.Init.NSBank               = FMC_NORSRAM_BANK1;
 80100dc:	4b77      	ldr	r3, [pc, #476]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100de:	2200      	movs	r2, #0
 80100e0:	609a      	str	r2, [r3, #8]
	S29GL01GS.Init.WaitSignal           = FMC_WAIT_SIGNAL_DISABLE;
 80100e2:	4b76      	ldr	r3, [pc, #472]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100e4:	2200      	movs	r2, #0
 80100e6:	629a      	str	r2, [r3, #40]	; 0x28
	S29GL01GS.Init.WaitSignalActive     = FMC_WAIT_TIMING_BEFORE_WS;
 80100e8:	4b74      	ldr	r3, [pc, #464]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100ea:	2200      	movs	r2, #0
 80100ec:	621a      	str	r2, [r3, #32]
	S29GL01GS.Init.WaitSignalPolarity   = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80100ee:	4b73      	ldr	r3, [pc, #460]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100f0:	2200      	movs	r2, #0
 80100f2:	61da      	str	r2, [r3, #28]
	S29GL01GS.Init.WriteBurst           = FMC_WRITE_BURST_DISABLE;
 80100f4:	4b71      	ldr	r3, [pc, #452]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100f6:	2200      	movs	r2, #0
 80100f8:	635a      	str	r2, [r3, #52]	; 0x34
	//	S29GL01GS.Init.WriteFifo			= FMC_WRITE_FIFO_DISABLE;
	//	S29GL01GS.Init.PageSize				= FMC_PAGE_SIZE_NONE;
	S29GL01GS.Init.WriteOperation		= FMC_WRITE_OPERATION_ENABLE;
 80100fa:	4b70      	ldr	r3, [pc, #448]	; (80102bc <S29GL01GS_Init+0x21c>)
 80100fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010100:	625a      	str	r2, [r3, #36]	; 0x24

	p.AddressSetupTime 			= 1;
 8010102:	4b6f      	ldr	r3, [pc, #444]	; (80102c0 <S29GL01GS_Init+0x220>)
 8010104:	2201      	movs	r2, #1
 8010106:	601a      	str	r2, [r3, #0]
	p.AddressHoldTime 			= 1;
 8010108:	4b6d      	ldr	r3, [pc, #436]	; (80102c0 <S29GL01GS_Init+0x220>)
 801010a:	2201      	movs	r2, #1
 801010c:	605a      	str	r2, [r3, #4]
	p.DataSetupTime 			= 20;
 801010e:	4b6c      	ldr	r3, [pc, #432]	; (80102c0 <S29GL01GS_Init+0x220>)
 8010110:	2214      	movs	r2, #20
 8010112:	609a      	str	r2, [r3, #8]
	p.BusTurnAroundDuration	 	= 1;
 8010114:	4b6a      	ldr	r3, [pc, #424]	; (80102c0 <S29GL01GS_Init+0x220>)
 8010116:	2201      	movs	r2, #1
 8010118:	60da      	str	r2, [r3, #12]
	p.CLKDivision 				= 2;
 801011a:	4b69      	ldr	r3, [pc, #420]	; (80102c0 <S29GL01GS_Init+0x220>)
 801011c:	2202      	movs	r2, #2
 801011e:	611a      	str	r2, [r3, #16]
	p.DataLatency 				= 1;
 8010120:	4b67      	ldr	r3, [pc, #412]	; (80102c0 <S29GL01GS_Init+0x220>)
 8010122:	2201      	movs	r2, #1
 8010124:	615a      	str	r2, [r3, #20]
	p.AccessMode 				= FMC_ACCESS_MODE_A;
 8010126:	4b66      	ldr	r3, [pc, #408]	; (80102c0 <S29GL01GS_Init+0x220>)
 8010128:	2200      	movs	r2, #0
 801012a:	619a      	str	r2, [r3, #24]

	/* Enable the NORSRAM device */
	HAL_NOR_Init(&S29GL01GS, &p, &ex_p);
 801012c:	4a65      	ldr	r2, [pc, #404]	; (80102c4 <S29GL01GS_Init+0x224>)
 801012e:	4964      	ldr	r1, [pc, #400]	; (80102c0 <S29GL01GS_Init+0x220>)
 8010130:	4862      	ldr	r0, [pc, #392]	; (80102bc <S29GL01GS_Init+0x21c>)
 8010132:	f7f5 fd59 	bl	8005be8 <HAL_NOR_Init>


	//Configure Flash Reset pin
	GPIO_InitStructure.Pin = NORFLASH_PIN;
 8010136:	2320      	movs	r3, #32
 8010138:	64bb      	str	r3, [r7, #72]	; 0x48
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 801013a:	2301      	movs	r3, #1
 801013c:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 801013e:	2300      	movs	r3, #0
 8010140:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 8010142:	2300      	movs	r3, #0
 8010144:	657b      	str	r3, [r7, #84]	; 0x54
	HAL_GPIO_Init(NORFLASH_PORT, &GPIO_InitStructure);
 8010146:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801014a:	4619      	mov	r1, r3
 801014c:	485e      	ldr	r0, [pc, #376]	; (80102c8 <S29GL01GS_Init+0x228>)
 801014e:	f7f2 fbc7 	bl	80028e0 <HAL_GPIO_Init>

	//Set Reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 8010152:	2201      	movs	r2, #1
 8010154:	2120      	movs	r1, #32
 8010156:	485c      	ldr	r0, [pc, #368]	; (80102c8 <S29GL01GS_Init+0x228>)
 8010158:	f7f2 fe90 	bl	8002e7c <HAL_GPIO_WritePin>

	HAL_Delay(100);
 801015c:	2064      	movs	r0, #100	; 0x64
 801015e:	f7f0 fa51 	bl	8000604 <HAL_Delay>

	//Reset the flash device
	S29GL01GS_HW_Reset();
 8010162:	f000 f8bb 	bl	80102dc <S29GL01GS_HW_Reset>

	HAL_Delay(100);
 8010166:	2064      	movs	r0, #100	; 0x64
 8010168:	f7f0 fa4c 	bl	8000604 <HAL_Delay>

	//Get status of the flash device
	Status = HAL_NOR_GetStatus(&S29GL01GS, Bank1_NOR1_ADDR, 100);
 801016c:	2264      	movs	r2, #100	; 0x64
 801016e:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8010172:	4852      	ldr	r0, [pc, #328]	; (80102bc <S29GL01GS_Init+0x21c>)
 8010174:	f7f5 fe98 	bl	8005ea8 <HAL_NOR_GetStatus>
 8010178:	4603      	mov	r3, r0
 801017a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	//Read NOR ID and see if it is correct. If not correct, give message
	NOR_IDTypeDef NOR_ID;
	HAL_NOR_Read_ID(&S29GL01GS, &NOR_ID);
 801017e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8010182:	4619      	mov	r1, r3
 8010184:	484d      	ldr	r0, [pc, #308]	; (80102bc <S29GL01GS_Init+0x21c>)
 8010186:	f7f5 fda3 	bl	8005cd0 <HAL_NOR_Read_ID>

	//Manufacturer code
	if((Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code) & (Expected_Device_Code2 != NOR_ID.Device_Code2))
 801018a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801018e:	2b01      	cmp	r3, #1
 8010190:	bf14      	ite	ne
 8010192:	2301      	movne	r3, #1
 8010194:	2300      	moveq	r3, #0
 8010196:	b2da      	uxtb	r2, r3
 8010198:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801019c:	f242 2128 	movw	r1, #8744	; 0x2228
 80101a0:	428b      	cmp	r3, r1
 80101a2:	bf14      	ite	ne
 80101a4:	2301      	movne	r3, #1
 80101a6:	2300      	moveq	r3, #0
 80101a8:	b2db      	uxtb	r3, r3
 80101aa:	4013      	ands	r3, r2
 80101ac:	b2db      	uxtb	r3, r3
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d01d      	beq.n	80101ee <S29GL01GS_Init+0x14e>
	{
		//Device failure or completely wrong device
		*error = 1;
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	2201      	movs	r2, #1
 80101b6:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Internal flash failure\r\n");
 80101b8:	4b44      	ldr	r3, [pc, #272]	; (80102cc <S29GL01GS_Init+0x22c>)
 80101ba:	f107 040c 	add.w	r4, r7, #12
 80101be:	461d      	mov	r5, r3
 80101c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80101c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80101c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80101c8:	c403      	stmia	r4!, {r0, r1}
 80101ca:	7022      	strb	r2, [r4, #0]
 80101cc:	f107 0325 	add.w	r3, r7, #37	; 0x25
 80101d0:	2200      	movs	r2, #0
 80101d2:	601a      	str	r2, [r3, #0]
 80101d4:	605a      	str	r2, [r3, #4]
 80101d6:	609a      	str	r2, [r3, #8]
 80101d8:	60da      	str	r2, [r3, #12]
 80101da:	611a      	str	r2, [r3, #16]
 80101dc:	615a      	str	r2, [r3, #20]
 80101de:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 80101e0:	f107 030c 	add.w	r3, r7, #12
 80101e4:	4619      	mov	r1, r3
 80101e6:	6838      	ldr	r0, [r7, #0]
 80101e8:	f003 fd1e 	bl	8013c28 <strcpy>
 80101ec:	e05f      	b.n	80102ae <S29GL01GS_Init+0x20e>

	}
	else if (Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code)
 80101ee:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80101f2:	2b01      	cmp	r3, #1
 80101f4:	d01d      	beq.n	8010232 <S29GL01GS_Init+0x192>
	{
		//wrong device manufacturer
		*error = 1;
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	2201      	movs	r2, #1
 80101fa:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect manufacturer ID for internal flash\r\n");
 80101fc:	4b34      	ldr	r3, [pc, #208]	; (80102d0 <S29GL01GS_Init+0x230>)
 80101fe:	f107 040c 	add.w	r4, r7, #12
 8010202:	461d      	mov	r5, r3
 8010204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010208:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801020a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801020c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8010210:	c407      	stmia	r4!, {r0, r1, r2}
 8010212:	8023      	strh	r3, [r4, #0]
 8010214:	3402      	adds	r4, #2
 8010216:	0c1b      	lsrs	r3, r3, #16
 8010218:	7023      	strb	r3, [r4, #0]
 801021a:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 801021e:	2200      	movs	r2, #0
 8010220:	801a      	strh	r2, [r3, #0]
 8010222:	709a      	strb	r2, [r3, #2]
		strcpy((return_message), local_string);
 8010224:	f107 030c 	add.w	r3, r7, #12
 8010228:	4619      	mov	r1, r3
 801022a:	6838      	ldr	r0, [r7, #0]
 801022c:	f003 fcfc 	bl	8013c28 <strcpy>
 8010230:	e03d      	b.n	80102ae <S29GL01GS_Init+0x20e>
	}
	else if(Expected_Device_Code2 != NOR_ID.Device_Code2)
 8010232:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8010236:	f242 2228 	movw	r2, #8744	; 0x2228
 801023a:	4293      	cmp	r3, r2
 801023c:	d01a      	beq.n	8010274 <S29GL01GS_Init+0x1d4>
	{
		//wrong specific device
		*error = 1;
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	2201      	movs	r2, #1
 8010242:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect internal flash memory\r\n");
 8010244:	4b23      	ldr	r3, [pc, #140]	; (80102d4 <S29GL01GS_Init+0x234>)
 8010246:	f107 040c 	add.w	r4, r7, #12
 801024a:	461d      	mov	r5, r3
 801024c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801024e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010250:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010252:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010254:	682b      	ldr	r3, [r5, #0]
 8010256:	8023      	strh	r3, [r4, #0]
 8010258:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 801025c:	2200      	movs	r2, #0
 801025e:	601a      	str	r2, [r3, #0]
 8010260:	605a      	str	r2, [r3, #4]
 8010262:	609a      	str	r2, [r3, #8]
 8010264:	60da      	str	r2, [r3, #12]
		strcpy((return_message), local_string);
 8010266:	f107 030c 	add.w	r3, r7, #12
 801026a:	4619      	mov	r1, r3
 801026c:	6838      	ldr	r0, [r7, #0]
 801026e:	f003 fcdb 	bl	8013c28 <strcpy>
 8010272:	e01c      	b.n	80102ae <S29GL01GS_Init+0x20e>
	}
	else
	{
		*error = 0;
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	2200      	movs	r2, #0
 8010278:	701a      	strb	r2, [r3, #0]
		char local_string[50] = ("Flash memory confirmed\r\n");
 801027a:	4b17      	ldr	r3, [pc, #92]	; (80102d8 <S29GL01GS_Init+0x238>)
 801027c:	f107 040c 	add.w	r4, r7, #12
 8010280:	461d      	mov	r5, r3
 8010282:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010284:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010286:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801028a:	c403      	stmia	r4!, {r0, r1}
 801028c:	7022      	strb	r2, [r4, #0]
 801028e:	f107 0325 	add.w	r3, r7, #37	; 0x25
 8010292:	2200      	movs	r2, #0
 8010294:	601a      	str	r2, [r3, #0]
 8010296:	605a      	str	r2, [r3, #4]
 8010298:	609a      	str	r2, [r3, #8]
 801029a:	60da      	str	r2, [r3, #12]
 801029c:	611a      	str	r2, [r3, #16]
 801029e:	615a      	str	r2, [r3, #20]
 80102a0:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 80102a2:	f107 030c 	add.w	r3, r7, #12
 80102a6:	4619      	mov	r1, r3
 80102a8:	6838      	ldr	r0, [r7, #0]
 80102aa:	f003 fcbd 	bl	8013c28 <strcpy>
	}

	S29GL01GS_ReturnToReadMode(&S29GL01GS);
 80102ae:	4803      	ldr	r0, [pc, #12]	; (80102bc <S29GL01GS_Init+0x21c>)
 80102b0:	f000 f828 	bl	8010304 <S29GL01GS_ReturnToReadMode>
}
 80102b4:	bf00      	nop
 80102b6:	3760      	adds	r7, #96	; 0x60
 80102b8:	46bd      	mov	sp, r7
 80102ba:	bdb0      	pop	{r4, r5, r7, pc}
 80102bc:	2002bbb0 	.word	0x2002bbb0
 80102c0:	2002bb78 	.word	0x2002bb78
 80102c4:	2002bb94 	.word	0x2002bb94
 80102c8:	40022800 	.word	0x40022800
 80102cc:	08013f24 	.word	0x08013f24
 80102d0:	08013f58 	.word	0x08013f58
 80102d4:	08013f8c 	.word	0x08013f8c
 80102d8:	08013fc0 	.word	0x08013fc0

080102dc <S29GL01GS_HW_Reset>:

/****************************************************************/
//hw Reset og flash device
/****************************************************************/
void S29GL01GS_HW_Reset(void)
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	af00      	add	r7, sp, #0
	//reset pin low
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_RESET);
 80102e0:	2200      	movs	r2, #0
 80102e2:	2120      	movs	r1, #32
 80102e4:	4806      	ldr	r0, [pc, #24]	; (8010300 <S29GL01GS_HW_Reset+0x24>)
 80102e6:	f7f2 fdc9 	bl	8002e7c <HAL_GPIO_WritePin>

	//delay
	HAL_Delay(2);
 80102ea:	2002      	movs	r0, #2
 80102ec:	f7f0 f98a 	bl	8000604 <HAL_Delay>

	//reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 80102f0:	2201      	movs	r2, #1
 80102f2:	2120      	movs	r1, #32
 80102f4:	4802      	ldr	r0, [pc, #8]	; (8010300 <S29GL01GS_HW_Reset+0x24>)
 80102f6:	f7f2 fdc1 	bl	8002e7c <HAL_GPIO_WritePin>
}
 80102fa:	bf00      	nop
 80102fc:	bd80      	pop	{r7, pc}
 80102fe:	bf00      	nop
 8010300:	40022800 	.word	0x40022800

08010304 <S29GL01GS_ReturnToReadMode>:
 * @param  None
 * @retval HAL_NOR_StatusTypeDef
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b082      	sub	sp, #8
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
	return HAL_NOR_ReturnToReadMode(hnor);
 801030c:	6878      	ldr	r0, [r7, #4]
 801030e:	f7f5 fd83 	bl	8005e18 <HAL_NOR_ReturnToReadMode>
 8010312:	4603      	mov	r3, r0
}
 8010314:	4618      	mov	r0, r3
 8010316:	3708      	adds	r7, #8
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}

0801031c <HAL_NOR_MspWait>:
	S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_1, 1024);

}

void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout)
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b084      	sub	sp, #16
 8010320:	af00      	add	r7, sp, #0
 8010322:	6078      	str	r0, [r7, #4]
 8010324:	6039      	str	r1, [r7, #0]
	uint32_t timeout = Timeout;
 8010326:	683b      	ldr	r3, [r7, #0]
 8010328:	60fb      	str	r3, [r7, #12]

	/*!< Poll on NOR memory Ready/Busy signal ----------------------------------*/
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 801032a:	e002      	b.n	8010332 <HAL_NOR_MspWait+0x16>
	{
		timeout--;
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	3b01      	subs	r3, #1
 8010330:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 8010332:	2140      	movs	r1, #64	; 0x40
 8010334:	480e      	ldr	r0, [pc, #56]	; (8010370 <HAL_NOR_MspWait+0x54>)
 8010336:	f7f2 fd89 	bl	8002e4c <HAL_GPIO_ReadPin>
 801033a:	4603      	mov	r3, r0
 801033c:	2b00      	cmp	r3, #0
 801033e:	d002      	beq.n	8010346 <HAL_NOR_MspWait+0x2a>
 8010340:	68fb      	ldr	r3, [r7, #12]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d1f2      	bne.n	801032c <HAL_NOR_MspWait+0x10>
	}

	timeout = Timeout;
 8010346:	683b      	ldr	r3, [r7, #0]
 8010348:	60fb      	str	r3, [r7, #12]

	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 801034a:	e002      	b.n	8010352 <HAL_NOR_MspWait+0x36>
	{
		timeout--;
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	3b01      	subs	r3, #1
 8010350:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 8010352:	2140      	movs	r1, #64	; 0x40
 8010354:	4806      	ldr	r0, [pc, #24]	; (8010370 <HAL_NOR_MspWait+0x54>)
 8010356:	f7f2 fd79 	bl	8002e4c <HAL_GPIO_ReadPin>
 801035a:	4603      	mov	r3, r0
 801035c:	2b00      	cmp	r3, #0
 801035e:	d102      	bne.n	8010366 <HAL_NOR_MspWait+0x4a>
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	2b00      	cmp	r3, #0
 8010364:	d1f2      	bne.n	801034c <HAL_NOR_MspWait+0x30>
	}
}
 8010366:	bf00      	nop
 8010368:	3710      	adds	r7, #16
 801036a:	46bd      	mov	sp, r7
 801036c:	bd80      	pop	{r7, pc}
 801036e:	bf00      	nop
 8010370:	40020c00 	.word	0x40020c00

08010374 <SN65DSI83_WriteReg>:
	}

}

uint8_t SN65DSI83_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t deviceAddr, uint8_t WriteAddr, uint8_t Data)
{
 8010374:	b580      	push	{r7, lr}
 8010376:	b082      	sub	sp, #8
 8010378:	af00      	add	r7, sp, #0
 801037a:	6078      	str	r0, [r7, #4]
 801037c:	4608      	mov	r0, r1
 801037e:	4611      	mov	r1, r2
 8010380:	461a      	mov	r2, r3
 8010382:	4603      	mov	r3, r0
 8010384:	70fb      	strb	r3, [r7, #3]
 8010386:	460b      	mov	r3, r1
 8010388:	70bb      	strb	r3, [r7, #2]
 801038a:	4613      	mov	r3, r2
 801038c:	707b      	strb	r3, [r7, #1]
	// Write using I2C bus. This is implemented in external source.
	Delay(1);
 801038e:	2001      	movs	r0, #1
 8010390:	f003 f97e 	bl	8013690 <Delay>
	return I2C_ByteWrite(hi2c,&Data, deviceAddr,  WriteAddr);
 8010394:	78fa      	ldrb	r2, [r7, #3]
 8010396:	78bb      	ldrb	r3, [r7, #2]
 8010398:	1c79      	adds	r1, r7, #1
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f000 f907 	bl	80105ae <I2C_ByteWrite>
 80103a0:	4603      	mov	r3, r0
 80103a2:	b2db      	uxtb	r3, r3
}
 80103a4:	4618      	mov	r0, r3
 80103a6:	3708      	adds	r7, #8
 80103a8:	46bd      	mov	sp, r7
 80103aa:	bd80      	pop	{r7, pc}

080103ac <SN65DSI83_Send_Settings>:


void SN65DSI83_Send_Settings()
{
 80103ac:	b580      	push	{r7, lr}
 80103ae:	b082      	sub	sp, #8
 80103b0:	af00      	add	r7, sp, #0
	uint8_t VSA_Low = VSA; //VerticalSyncActive
 80103b2:	230a      	movs	r3, #10
 80103b4:	71fb      	strb	r3, [r7, #7]
	uint8_t VSA_High = VSA<<8;
 80103b6:	2300      	movs	r3, #0
 80103b8:	71bb      	strb	r3, [r7, #6]
	uint8_t	HSA_Low = (HSA * laneByteClk_kHz)/LcdClock; //HorizontalSyncActive
 80103ba:	231c      	movs	r3, #28
 80103bc:	717b      	strb	r3, [r7, #5]
	uint8_t	HSA_High = (HSA * laneByteClk_kHz)/LcdClock<<8;
 80103be:	2300      	movs	r3, #0
 80103c0:	713b      	strb	r3, [r7, #4]
	uint8_t	HBP_Low = (HBP * laneByteClk_kHz)/LcdClock;
 80103c2:	23c6      	movs	r3, #198	; 0xc6
 80103c4:	70fb      	strb	r3, [r7, #3]
	uint8_t	HBP_High = (HBP * laneByteClk_kHz)/LcdClock<<8;
 80103c6:	2300      	movs	r3, #0
 80103c8:	70bb      	strb	r3, [r7, #2]

	uint8_t HorizontalLine_Low            = 0; /* Value depending on display orientation choice portrait/landscape */
 80103ca:	2300      	movs	r3, #0
 80103cc:	707b      	strb	r3, [r7, #1]
	uint8_t HorizontalLine_High            =4; /* Value depending on display orientation choice portrait/landscape */
 80103ce:	2304      	movs	r3, #4
 80103d0:	703b      	strb	r3, [r7, #0]



			// === Reset and Clock Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);			// SOFT_RESET
 80103d2:	2300      	movs	r3, #0
 80103d4:	2209      	movs	r2, #9
 80103d6:	2158      	movs	r1, #88	; 0x58
 80103d8:	4857      	ldr	r0, [pc, #348]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80103da:	f7ff ffcb 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0A, 0x3);		// 3 PLL_EN_STAT & LVDS_CLK_RANGE & HS_CLK_SRC
 80103de:	2303      	movs	r3, #3
 80103e0:	220a      	movs	r2, #10
 80103e2:	2158      	movs	r1, #88	; 0x58
 80103e4:	4854      	ldr	r0, [pc, #336]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80103e6:	f7ff ffc5 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0B, 0x20);		// 20 DSI_CLK_DIVIDER & REFCLK_MULTIPLIER
 80103ea:	2320      	movs	r3, #32
 80103ec:	220b      	movs	r2, #11
 80103ee:	2158      	movs	r1, #88	; 0x58
 80103f0:	4851      	ldr	r0, [pc, #324]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80103f2:	f7ff ffbf 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0D, 0);			// PLL_EN
 80103f6:	2300      	movs	r3, #0
 80103f8:	220d      	movs	r2, #13
 80103fa:	2158      	movs	r1, #88	; 0x58
 80103fc:	484e      	ldr	r0, [pc, #312]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80103fe:	f7ff ffb9 	bl	8010374 <SN65DSI83_WriteReg>

	// === DSI Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x10, 0x36);		// 36 CHA_DSI_LANES & SOT_ERR_TOL_DIS
 8010402:	2336      	movs	r3, #54	; 0x36
 8010404:	2210      	movs	r2, #16
 8010406:	2158      	movs	r1, #88	; 0x58
 8010408:	484b      	ldr	r0, [pc, #300]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 801040a:	f7ff ffb3 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x11, 0x0);			// CHA_DSI_DATA_EQ & CHA_DSI_CLK_EQ
 801040e:	2300      	movs	r3, #0
 8010410:	2211      	movs	r2, #17
 8010412:	2158      	movs	r1, #88	; 0x58
 8010414:	4848      	ldr	r0, [pc, #288]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 8010416:	f7ff ffad 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x12, 0x32);		// CHA_DSI_CLK_RANGE
 801041a:	2332      	movs	r3, #50	; 0x32
 801041c:	2212      	movs	r2, #18
 801041e:	2158      	movs	r1, #88	; 0x58
 8010420:	4845      	ldr	r0, [pc, #276]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 8010422:	f7ff ffa7 	bl	8010374 <SN65DSI83_WriteReg>

	//=== LVDS Registers ===
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x7A);		//RGB888  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x70);		//RGB666  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x78);		// DE_NEG_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
 8010426:	2378      	movs	r3, #120	; 0x78
 8010428:	2218      	movs	r2, #24
 801042a:	2158      	movs	r1, #88	; 0x58
 801042c:	4842      	ldr	r0, [pc, #264]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 801042e:	f7ff ffa1 	bl	8010374 <SN65DSI83_WriteReg>

	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x19, 0x3);		// CHA_LVDS_VOCM & CHA_LVDS_VOD_SWING
 8010432:	2303      	movs	r3, #3
 8010434:	2219      	movs	r2, #25
 8010436:	2158      	movs	r1, #88	; 0x58
 8010438:	483f      	ldr	r0, [pc, #252]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 801043a:	f7ff ff9b 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1A, 0x1);		// CHA_REVERSE_LVDS & CHA_LVDS_TERM
 801043e:	2301      	movs	r3, #1
 8010440:	221a      	movs	r2, #26
 8010442:	2158      	movs	r1, #88	; 0x58
 8010444:	483c      	ldr	r0, [pc, #240]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 8010446:	f7ff ff95 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1B, 0x18);		// CHA_LVDS_CM_ADJUST
 801044a:	2318      	movs	r3, #24
 801044c:	221b      	movs	r2, #27
 801044e:	2158      	movs	r1, #88	; 0x58
 8010450:	4839      	ldr	r0, [pc, #228]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 8010452:	f7ff ff8f 	bl	8010374 <SN65DSI83_WriteReg>

	//===  Video Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x20, 0x00);			// CHA_ACTIVE_LINE_LENGTH_LOW -- Screen width
 8010456:	2300      	movs	r3, #0
 8010458:	2220      	movs	r2, #32
 801045a:	2158      	movs	r1, #88	; 0x58
 801045c:	4836      	ldr	r0, [pc, #216]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 801045e:	f7ff ff89 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x21, 0x04);		// CHA_ACTIVE_LINE_LENGTH_HIGH
 8010462:	2304      	movs	r3, #4
 8010464:	2221      	movs	r2, #33	; 0x21
 8010466:	2158      	movs	r1, #88	; 0x58
 8010468:	4833      	ldr	r0, [pc, #204]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 801046a:	f7ff ff83 	bl	8010374 <SN65DSI83_WriteReg>
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x22, 0);			//
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x24, 0x58);		// CHA_VERTICAL_DISPLAY_SIZE_LOW
 801046e:	2358      	movs	r3, #88	; 0x58
 8010470:	2224      	movs	r2, #36	; 0x24
 8010472:	2158      	movs	r1, #88	; 0x58
 8010474:	4830      	ldr	r0, [pc, #192]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 8010476:	f7ff ff7d 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x25, 0x2);		// CHA_VERTICAL_DISPLAY_SIZE_HIGH
 801047a:	2302      	movs	r3, #2
 801047c:	2225      	movs	r2, #37	; 0x25
 801047e:	2158      	movs	r1, #88	; 0x58
 8010480:	482d      	ldr	r0, [pc, #180]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 8010482:	f7ff ff77 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x28, 0x20);		// CHA_SYNC_DELAY_LOW
 8010486:	2320      	movs	r3, #32
 8010488:	2228      	movs	r2, #40	; 0x28
 801048a:	2158      	movs	r1, #88	; 0x58
 801048c:	482a      	ldr	r0, [pc, #168]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 801048e:	f7ff ff71 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x29, 0x01);			// CHA_SYNC_DELAY_HIGH
 8010492:	2301      	movs	r3, #1
 8010494:	2229      	movs	r2, #41	; 0x29
 8010496:	2158      	movs	r1, #88	; 0x58
 8010498:	4827      	ldr	r0, [pc, #156]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 801049a:	f7ff ff6b 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2C, 0x50);		// 0x64 CHA_HSYNC_PULSE_WIDTH_LOW
 801049e:	2350      	movs	r3, #80	; 0x50
 80104a0:	222c      	movs	r2, #44	; 0x2c
 80104a2:	2158      	movs	r1, #88	; 0x58
 80104a4:	4824      	ldr	r0, [pc, #144]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80104a6:	f7ff ff65 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2D, 0);			// CHA_HSYNC_PULSE_WIDTH_HIGH
 80104aa:	2300      	movs	r3, #0
 80104ac:	222d      	movs	r2, #45	; 0x2d
 80104ae:	2158      	movs	r1, #88	; 0x58
 80104b0:	4821      	ldr	r0, [pc, #132]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80104b2:	f7ff ff5f 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x30, 0x10);		// CHA_VSYNC_PULSE_WIDTH_LOW
 80104b6:	2310      	movs	r3, #16
 80104b8:	2230      	movs	r2, #48	; 0x30
 80104ba:	2158      	movs	r1, #88	; 0x58
 80104bc:	481e      	ldr	r0, [pc, #120]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80104be:	f7ff ff59 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x31, 0);			// CHA_VSYNC_PULSE_WIDTH_HIGH
 80104c2:	2300      	movs	r3, #0
 80104c4:	2231      	movs	r2, #49	; 0x31
 80104c6:	2158      	movs	r1, #88	; 0x58
 80104c8:	481b      	ldr	r0, [pc, #108]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80104ca:	f7ff ff53 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x34, 0x64);		// CHA_HORIZONTAL_BACK_PORCH
 80104ce:	2364      	movs	r3, #100	; 0x64
 80104d0:	2234      	movs	r2, #52	; 0x34
 80104d2:	2158      	movs	r1, #88	; 0x58
 80104d4:	4818      	ldr	r0, [pc, #96]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80104d6:	f7ff ff4d 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x36, 0x0E);		// CHA_VERTICAL_BACK_PORCH			// Test Pattern Generation Purpose Only
 80104da:	230e      	movs	r3, #14
 80104dc:	2236      	movs	r2, #54	; 0x36
 80104de:	2158      	movs	r1, #88	; 0x58
 80104e0:	4815      	ldr	r0, [pc, #84]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80104e2:	f7ff ff47 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x38, 0x87);		// CHA_HORIZONTAL_FRONT_PORCH		// Test Pattern Generation Purpose Only
 80104e6:	2387      	movs	r3, #135	; 0x87
 80104e8:	2238      	movs	r2, #56	; 0x38
 80104ea:	2158      	movs	r1, #88	; 0x58
 80104ec:	4812      	ldr	r0, [pc, #72]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80104ee:	f7ff ff41 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3A, 0x0E);		// CHA_VERTICAL_FRONT_PORCH			// Test Pattern Generation Purpose Only
 80104f2:	230e      	movs	r3, #14
 80104f4:	223a      	movs	r2, #58	; 0x3a
 80104f6:	2158      	movs	r1, #88	; 0x58
 80104f8:	480f      	ldr	r0, [pc, #60]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 80104fa:	f7ff ff3b 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3C, 0x00);			// CHA_TEST_PATTERN				// Test Pattern Generation Purpose Only
 80104fe:	2300      	movs	r3, #0
 8010500:	223c      	movs	r2, #60	; 0x3c
 8010502:	2158      	movs	r1, #88	; 0x58
 8010504:	480c      	ldr	r0, [pc, #48]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 8010506:	f7ff ff35 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3E, 0);
 801050a:	2300      	movs	r3, #0
 801050c:	223e      	movs	r2, #62	; 0x3e
 801050e:	2158      	movs	r1, #88	; 0x58
 8010510:	4809      	ldr	r0, [pc, #36]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 8010512:	f7ff ff2f 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0xD, 0x1);
 8010516:	2301      	movs	r3, #1
 8010518:	220d      	movs	r2, #13
 801051a:	2158      	movs	r1, #88	; 0x58
 801051c:	4806      	ldr	r0, [pc, #24]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 801051e:	f7ff ff29 	bl	8010374 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);
 8010522:	2300      	movs	r3, #0
 8010524:	2209      	movs	r2, #9
 8010526:	2158      	movs	r1, #88	; 0x58
 8010528:	4803      	ldr	r0, [pc, #12]	; (8010538 <SN65DSI83_Send_Settings+0x18c>)
 801052a:	f7ff ff23 	bl	8010374 <SN65DSI83_WriteReg>
}
 801052e:	bf00      	nop
 8010530:	3708      	adds	r7, #8
 8010532:	46bd      	mov	sp, r7
 8010534:	bd80      	pop	{r7, pc}
 8010536:	bf00      	nop
 8010538:	2002b1bc 	.word	0x2002b1bc

0801053c <DMA_Init>:
//uint8_t uBlox_inbuf[VISION_BUF_LEN] =
//{ };
extern vision_device  Pulse400_Module;

void DMA_Init (void)
{
 801053c:	b580      	push	{r7, lr}
 801053e:	af00      	add	r7, sp, #0
	DMA_UART_COM_EXP1_RX(Pulse400_Module.vision_inbuf, VISION_BUF_LEN);
 8010540:	4b06      	ldr	r3, [pc, #24]	; (801055c <DMA_Init+0x20>)
 8010542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010544:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010548:	4618      	mov	r0, r3
 801054a:	f000 fd9d 	bl	8011088 <DMA_UART_COM_EXP1_RX>
//	UBLOX_Module.vision_inbuf = uBlox_inbuf;
//	DMA_UART_Ublock_RX(UBLOX_Module.vision_inbuf, VISION_BUF_LEN);
//
//	if(System_Flags.System_HW_Rev > 2)
	DMA_UART_External_RX(Config_RX_Buffer, 9);
 801054e:	2109      	movs	r1, #9
 8010550:	4803      	ldr	r0, [pc, #12]	; (8010560 <DMA_Init+0x24>)
 8010552:	f000 fe0f 	bl	8011174 <DMA_UART_External_RX>

}
 8010556:	bf00      	nop
 8010558:	bd80      	pop	{r7, pc}
 801055a:	bf00      	nop
 801055c:	2002aa14 	.word	0x2002aa14
 8010560:	20020d64 	.word	0x20020d64

08010564 <I2C_BufferRead>:
{
	MX_I2C2_Init();
}

bool I2C_BufferRead(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr, uint8_t ReadAddr, uint8_t len)
{
 8010564:	b580      	push	{r7, lr}
 8010566:	b088      	sub	sp, #32
 8010568:	af04      	add	r7, sp, #16
 801056a:	60f8      	str	r0, [r7, #12]
 801056c:	60b9      	str	r1, [r7, #8]
 801056e:	4611      	mov	r1, r2
 8010570:	461a      	mov	r2, r3
 8010572:	460b      	mov	r3, r1
 8010574:	71fb      	strb	r3, [r7, #7]
 8010576:	4613      	mov	r3, r2
 8010578:	71bb      	strb	r3, [r7, #6]
	if(HAL_I2C_Mem_Read(hi2c,DeviceAddr,ReadAddr,1,data,len,100) == HAL_OK)
 801057a:	79fb      	ldrb	r3, [r7, #7]
 801057c:	b299      	uxth	r1, r3
 801057e:	79bb      	ldrb	r3, [r7, #6]
 8010580:	b298      	uxth	r0, r3
 8010582:	7e3b      	ldrb	r3, [r7, #24]
 8010584:	b29b      	uxth	r3, r3
 8010586:	2264      	movs	r2, #100	; 0x64
 8010588:	9202      	str	r2, [sp, #8]
 801058a:	9301      	str	r3, [sp, #4]
 801058c:	68bb      	ldr	r3, [r7, #8]
 801058e:	9300      	str	r3, [sp, #0]
 8010590:	2301      	movs	r3, #1
 8010592:	4602      	mov	r2, r0
 8010594:	68f8      	ldr	r0, [r7, #12]
 8010596:	f7f4 fa89 	bl	8004aac <HAL_I2C_Mem_Read>
 801059a:	4603      	mov	r3, r0
 801059c:	2b00      	cmp	r3, #0
 801059e:	d101      	bne.n	80105a4 <I2C_BufferRead+0x40>
		return true;
 80105a0:	2301      	movs	r3, #1
 80105a2:	e000      	b.n	80105a6 <I2C_BufferRead+0x42>
	else
		return false;
 80105a4:	2300      	movs	r3, #0
}
 80105a6:	4618      	mov	r0, r3
 80105a8:	3710      	adds	r7, #16
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}

080105ae <I2C_ByteWrite>:

bool I2C_ByteWrite(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr,uint8_t WriteAddr)
{
 80105ae:	b580      	push	{r7, lr}
 80105b0:	b088      	sub	sp, #32
 80105b2:	af04      	add	r7, sp, #16
 80105b4:	60f8      	str	r0, [r7, #12]
 80105b6:	60b9      	str	r1, [r7, #8]
 80105b8:	4611      	mov	r1, r2
 80105ba:	461a      	mov	r2, r3
 80105bc:	460b      	mov	r3, r1
 80105be:	71fb      	strb	r3, [r7, #7]
 80105c0:	4613      	mov	r3, r2
 80105c2:	71bb      	strb	r3, [r7, #6]

	if(HAL_I2C_Mem_Write(hi2c,DeviceAddr,WriteAddr,1,data,1,100) == HAL_OK)
 80105c4:	79fb      	ldrb	r3, [r7, #7]
 80105c6:	b299      	uxth	r1, r3
 80105c8:	79bb      	ldrb	r3, [r7, #6]
 80105ca:	b29a      	uxth	r2, r3
 80105cc:	2364      	movs	r3, #100	; 0x64
 80105ce:	9302      	str	r3, [sp, #8]
 80105d0:	2301      	movs	r3, #1
 80105d2:	9301      	str	r3, [sp, #4]
 80105d4:	68bb      	ldr	r3, [r7, #8]
 80105d6:	9300      	str	r3, [sp, #0]
 80105d8:	2301      	movs	r3, #1
 80105da:	68f8      	ldr	r0, [r7, #12]
 80105dc:	f7f4 f940 	bl	8004860 <HAL_I2C_Mem_Write>
 80105e0:	4603      	mov	r3, r0
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d101      	bne.n	80105ea <I2C_ByteWrite+0x3c>
		return true;
 80105e6:	2301      	movs	r3, #1
 80105e8:	e000      	b.n	80105ec <I2C_ByteWrite+0x3e>
	else
		return false;
 80105ea:	2300      	movs	r3, #0
}
 80105ec:	4618      	mov	r0, r3
 80105ee:	3710      	adds	r7, #16
 80105f0:	46bd      	mov	sp, r7
 80105f2:	bd80      	pop	{r7, pc}

080105f4 <IO_Output_control>:
	return state;

}

void IO_Output_control(Output_Name_TypeDef Output, bool state)
{
 80105f4:	b580      	push	{r7, lr}
 80105f6:	b082      	sub	sp, #8
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	4603      	mov	r3, r0
 80105fc:	460a      	mov	r2, r1
 80105fe:	71fb      	strb	r3, [r7, #7]
 8010600:	4613      	mov	r3, r2
 8010602:	71bb      	strb	r3, [r7, #6]
	if(Output<Outputsn)
 8010604:	79fb      	ldrb	r3, [r7, #7]
 8010606:	2b1e      	cmp	r3, #30
 8010608:	d81c      	bhi.n	8010644 <IO_Output_control+0x50>
	{
		if(state)
 801060a:	79bb      	ldrb	r3, [r7, #6]
 801060c:	2b00      	cmp	r3, #0
 801060e:	d00c      	beq.n	801062a <IO_Output_control+0x36>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_RESET);
 8010610:	79fb      	ldrb	r3, [r7, #7]
 8010612:	4a12      	ldr	r2, [pc, #72]	; (801065c <IO_Output_control+0x68>)
 8010614:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010618:	79fb      	ldrb	r3, [r7, #7]
 801061a:	4a11      	ldr	r2, [pc, #68]	; (8010660 <IO_Output_control+0x6c>)
 801061c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010620:	2200      	movs	r2, #0
 8010622:	4619      	mov	r1, r3
 8010624:	f7f2 fc2a 	bl	8002e7c <HAL_GPIO_WritePin>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
		Set_ExpanderIO_Output_Bytes();
	}


}
 8010628:	e013      	b.n	8010652 <IO_Output_control+0x5e>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_SET);
 801062a:	79fb      	ldrb	r3, [r7, #7]
 801062c:	4a0b      	ldr	r2, [pc, #44]	; (801065c <IO_Output_control+0x68>)
 801062e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010632:	79fb      	ldrb	r3, [r7, #7]
 8010634:	4a0a      	ldr	r2, [pc, #40]	; (8010660 <IO_Output_control+0x6c>)
 8010636:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801063a:	2201      	movs	r2, #1
 801063c:	4619      	mov	r1, r3
 801063e:	f7f2 fc1d 	bl	8002e7c <HAL_GPIO_WritePin>
}
 8010642:	e006      	b.n	8010652 <IO_Output_control+0x5e>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
 8010644:	79fb      	ldrb	r3, [r7, #7]
 8010646:	3b1f      	subs	r3, #31
 8010648:	4906      	ldr	r1, [pc, #24]	; (8010664 <IO_Output_control+0x70>)
 801064a:	79ba      	ldrb	r2, [r7, #6]
 801064c:	54ca      	strb	r2, [r1, r3]
		Set_ExpanderIO_Output_Bytes();
 801064e:	f7ff f93b 	bl	800f8c8 <Set_ExpanderIO_Output_Bytes>
}
 8010652:	bf00      	nop
 8010654:	3708      	adds	r7, #8
 8010656:	46bd      	mov	sp, r7
 8010658:	bd80      	pop	{r7, pc}
 801065a:	bf00      	nop
 801065c:	20020048 	.word	0x20020048
 8010660:	08017a34 	.word	0x08017a34
 8010664:	20021030 	.word	0x20021030

08010668 <Init_769>:
 */

#include "F769_Init.h"

void Init_769(void)
{
 8010668:	b580      	push	{r7, lr}
 801066a:	af00      	add	r7, sp, #0
	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 801066c:	f7ef ff6c 	bl	8000548 <HAL_Init>


	/*==============================
	 *Start up delay
	 *-=============================-*/
	HAL_Delay(100);
 8010670:	2064      	movs	r0, #100	; 0x64
 8010672:	f7ef ffc7 	bl	8000604 <HAL_Delay>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8010676:	f000 f829 	bl	80106cc <SystemClock_Config>

	/* Initialize all configured peripherals */

	MX_GPIO_Init();
 801067a:	f7fd f929 	bl	800d8d0 <MX_GPIO_Init>

	UART_Init(COM_EXP1, 115200);
 801067e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8010682:	2000      	movs	r0, #0
 8010684:	f000 fa8c 	bl	8010ba0 <UART_Init>
	//UART_Init(COM_EXP4,115200);

	//UART_Init(COM_External,115200);

	//=== Board support package (BSP) setup ===
	MX_FMC_Init();
 8010688:	f7fd f814 	bl	800d6b4 <MX_FMC_Init>
	DMA_Init ();
 801068c:	f7ff ff56 	bl	801053c <DMA_Init>


	MX_CAN1_Init();
 8010690:	f7fc fdbc 	bl	800d20c <MX_CAN1_Init>
	MX_CAN2_Init();
 8010694:	f7fc fe28 	bl	800d2e8 <MX_CAN2_Init>
	MX_I2C2_Init();
 8010698:	f7fd fa90 	bl	800dbbc <MX_I2C2_Init>
	MX_SPI2_Init();
 801069c:	f7fd fb26 	bl	800dcec <MX_SPI2_Init>
	MX_SPI5_Init();
 80106a0:	f7fd fb66 	bl	800dd70 <MX_SPI5_Init>

	MX_TIM3_Init();
 80106a4:	f7fd fc0e 	bl	800dec4 <MX_TIM3_Init>
	MX_TIM5_Init(10);
 80106a8:	200a      	movs	r0, #10
 80106aa:	f7fd fc51 	bl	800df50 <MX_TIM5_Init>


	UART_Init(COM_EXP2,115200);
 80106ae:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80106b2:	2004      	movs	r0, #4
 80106b4:	f000 fa74 	bl	8010ba0 <UART_Init>
	DMA_Init();
 80106b8:	f7ff ff40 	bl	801053c <DMA_Init>

	/****************************************************************/
	//Initialise USB-OTG
	/****************************************************************/
	MX_USB_HOST_Init();
 80106bc:	f7fd fd6a 	bl	800e194 <MX_USB_HOST_Init>
	MX_FATFS_Init();
 80106c0:	f7fc ffe6 	bl	800d690 <MX_FATFS_Init>
	 *-=============================-*/
	//MX_LWIP_Init();


	//MX_LWIP_Init();
	MCP23S17_CS_Init();
 80106c4:	f7ff f856 	bl	800f774 <MCP23S17_CS_Init>

	//=== FMC Initialise ===


}
 80106c8:	bf00      	nop
 80106ca:	bd80      	pop	{r7, pc}

080106cc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80106cc:	b580      	push	{r7, lr}
 80106ce:	b0b8      	sub	sp, #224	; 0xe0
 80106d0:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80106d2:	4a51      	ldr	r2, [pc, #324]	; (8010818 <SystemClock_Config+0x14c>)
 80106d4:	4b50      	ldr	r3, [pc, #320]	; (8010818 <SystemClock_Config+0x14c>)
 80106d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80106dc:	6413      	str	r3, [r2, #64]	; 0x40
 80106de:	4b4e      	ldr	r3, [pc, #312]	; (8010818 <SystemClock_Config+0x14c>)
 80106e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80106e6:	607b      	str	r3, [r7, #4]
 80106e8:	687b      	ldr	r3, [r7, #4]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80106ea:	4a4c      	ldr	r2, [pc, #304]	; (801081c <SystemClock_Config+0x150>)
 80106ec:	4b4b      	ldr	r3, [pc, #300]	; (801081c <SystemClock_Config+0x150>)
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80106f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80106f8:	6013      	str	r3, [r2, #0]
 80106fa:	4b48      	ldr	r3, [pc, #288]	; (801081c <SystemClock_Config+0x150>)
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8010702:	603b      	str	r3, [r7, #0]
 8010704:	683b      	ldr	r3, [r7, #0]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8010706:	2301      	movs	r3, #1
 8010708:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 801070c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8010710:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010714:	2302      	movs	r3, #2
 8010716:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801071a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801071e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 25;
 8010722:	2319      	movs	r3, #25
 8010724:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 336;
 8010728:	f44f 73a8 	mov.w	r3, #336	; 0x150
 801072c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8010730:	2302      	movs	r3, #2
 8010732:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8010736:	2307      	movs	r3, #7
 8010738:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 801073c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8010740:	4618      	mov	r0, r3
 8010742:	f7f5 fc11 	bl	8005f68 <HAL_RCC_OscConfig>
 8010746:	4603      	mov	r3, r0
 8010748:	2b00      	cmp	r3, #0
 801074a:	d003      	beq.n	8010754 <SystemClock_Config+0x88>
	{
		_Error_Handler(__FILE__, __LINE__);
 801074c:	216e      	movs	r1, #110	; 0x6e
 801074e:	4834      	ldr	r0, [pc, #208]	; (8010820 <SystemClock_Config+0x154>)
 8010750:	f002 fdc8 	bl	80132e4 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8010754:	230f      	movs	r3, #15
 8010756:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 801075a:	2302      	movs	r3, #2
 801075c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8010760:	2300      	movs	r3, #0
 8010762:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8010766:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 801076a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 801076e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010772:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8010776:	f107 0398 	add.w	r3, r7, #152	; 0x98
 801077a:	2105      	movs	r1, #5
 801077c:	4618      	mov	r0, r3
 801077e:	f7f5 fe65 	bl	800644c <HAL_RCC_ClockConfig>
 8010782:	4603      	mov	r3, r0
 8010784:	2b00      	cmp	r3, #0
 8010786:	d003      	beq.n	8010790 <SystemClock_Config+0xc4>
	{
		_Error_Handler(__FILE__, __LINE__);
 8010788:	217c      	movs	r1, #124	; 0x7c
 801078a:	4825      	ldr	r0, [pc, #148]	; (8010820 <SystemClock_Config+0x154>)
 801078c:	f002 fdaa 	bl	80132e4 <_Error_Handler>
	}

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1
 8010790:	4b24      	ldr	r3, [pc, #144]	; (8010824 <SystemClock_Config+0x158>)
 8010792:	60bb      	str	r3, [r7, #8]
			|RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART6
			|RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5
			|RCC_PERIPHCLK_UART8|RCC_PERIPHCLK_I2C2
			|RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 394;
 8010794:	f44f 73c5 	mov.w	r3, #394	; 0x18a
 8010798:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 801079a:	2307      	movs	r3, #7
 801079c:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 801079e:	2302      	movs	r3, #2
 80107a0:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80107a2:	2300      	movs	r3, #0
 80107a4:	62bb      	str	r3, [r7, #40]	; 0x28
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 80107a6:	2301      	movs	r3, #1
 80107a8:	633b      	str	r3, [r7, #48]	; 0x30
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80107aa:	2300      	movs	r3, #0
 80107ac:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80107ae:	2300      	movs	r3, #0
 80107b0:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80107b2:	2300      	movs	r3, #0
 80107b4:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80107b6:	2300      	movs	r3, #0
 80107b8:	65bb      	str	r3, [r7, #88]	; 0x58
	PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80107ba:	2300      	movs	r3, #0
 80107bc:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80107be:	2300      	movs	r3, #0
 80107c0:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 80107c2:	2300      	movs	r3, #0
 80107c4:	66bb      	str	r3, [r7, #104]	; 0x68
	PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80107c6:	2300      	movs	r3, #0
 80107c8:	673b      	str	r3, [r7, #112]	; 0x70
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80107ca:	2300      	movs	r3, #0
 80107cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80107d0:	f107 0308 	add.w	r3, r7, #8
 80107d4:	4618      	mov	r0, r3
 80107d6:	f7f6 f80b 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 80107da:	4603      	mov	r3, r0
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d003      	beq.n	80107e8 <SystemClock_Config+0x11c>
	{
		_Error_Handler(__FILE__, __LINE__);
 80107e0:	2194      	movs	r1, #148	; 0x94
 80107e2:	480f      	ldr	r0, [pc, #60]	; (8010820 <SystemClock_Config+0x154>)
 80107e4:	f002 fd7e 	bl	80132e4 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80107e8:	f7f5 ffce 	bl	8006788 <HAL_RCC_GetHCLKFreq>
 80107ec:	4602      	mov	r2, r0
 80107ee:	4b0e      	ldr	r3, [pc, #56]	; (8010828 <SystemClock_Config+0x15c>)
 80107f0:	fba3 2302 	umull	r2, r3, r3, r2
 80107f4:	099b      	lsrs	r3, r3, #6
 80107f6:	4618      	mov	r0, r3
 80107f8:	f7f0 fd61 	bl	80012be <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80107fc:	2004      	movs	r0, #4
 80107fe:	f7f0 fd79 	bl	80012f4 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8010802:	2200      	movs	r2, #0
 8010804:	2100      	movs	r1, #0
 8010806:	f04f 30ff 	mov.w	r0, #4294967295
 801080a:	f7f0 fd20 	bl	800124e <HAL_NVIC_SetPriority>
}
 801080e:	bf00      	nop
 8010810:	37e0      	adds	r7, #224	; 0xe0
 8010812:	46bd      	mov	sp, r7
 8010814:	bd80      	pop	{r7, pc}
 8010816:	bf00      	nop
 8010818:	40023800 	.word	0x40023800
 801081c:	40007000 	.word	0x40007000
 8010820:	08013ff4 	.word	0x08013ff4
 8010824:	0020af48 	.word	0x0020af48
 8010828:	10624dd3 	.word	0x10624dd3

0801082c <DSI_Init>:
//======================================
//============ Functions ================
//======================================

LCD_StateTypeDef DSI_Init(LCD_OrientationTypeDef orientation)
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b084      	sub	sp, #16
 8010830:	af00      	add	r7, sp, #0
 8010832:	4603      	mov	r3, r0
 8010834:	71fb      	strb	r3, [r7, #7]
	MX_DSIHOST_DSI_Init();
 8010836:	f7fc febf 	bl	800d5b8 <MX_DSIHOST_DSI_Init>
	 * its XRES signal (active low) */

	/* Timing parameters for all Video modes
	 * Set Timing parameters of LTDC depending on its chosen orientation
	 */
	if(orientation == LCD_ORIENTATION_PORTRAIT)
 801083a:	79fb      	ldrb	r3, [r7, #7]
 801083c:	2b00      	cmp	r3, #0
 801083e:	d108      	bne.n	8010852 <DSI_Init+0x26>
	{
		BSP_LCD_X_Size = 600;  /* 480 */
 8010840:	4b3f      	ldr	r3, [pc, #252]	; (8010940 <DSI_Init+0x114>)
 8010842:	f44f 7216 	mov.w	r2, #600	; 0x258
 8010846:	601a      	str	r2, [r3, #0]
		BSP_LCD_Y_Size = 1024; /* 800 */
 8010848:	4b3e      	ldr	r3, [pc, #248]	; (8010944 <DSI_Init+0x118>)
 801084a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801084e:	601a      	str	r2, [r3, #0]
 8010850:	e007      	b.n	8010862 <DSI_Init+0x36>
	}
	else
	{
		/* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
		BSP_LCD_X_Size = 1024;  /* 800 */
 8010852:	4b3b      	ldr	r3, [pc, #236]	; (8010940 <DSI_Init+0x114>)
 8010854:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010858:	601a      	str	r2, [r3, #0]
		BSP_LCD_Y_Size = 600; /* 480 */
 801085a:	4b3a      	ldr	r3, [pc, #232]	; (8010944 <DSI_Init+0x118>)
 801085c:	f44f 7216 	mov.w	r2, #600	; 0x258
 8010860:	601a      	str	r2, [r3, #0]
	}
	HACT = BSP_LCD_X_Size;
 8010862:	4b37      	ldr	r3, [pc, #220]	; (8010940 <DSI_Init+0x114>)
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	60fb      	str	r3, [r7, #12]
	VACT = BSP_LCD_Y_Size;
 8010868:	4b36      	ldr	r3, [pc, #216]	; (8010944 <DSI_Init+0x118>)
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	60bb      	str	r3, [r7, #8]

	hdsivideo_handle.VirtualChannelID = 0;
 801086e:	4b36      	ldr	r3, [pc, #216]	; (8010948 <DSI_Init+0x11c>)
 8010870:	2200      	movs	r2, #0
 8010872:	601a      	str	r2, [r3, #0]
	hdsivideo_handle.ColorCoding = DSI_RGB888; //((uint32_t)0x00000005U)
 8010874:	4b34      	ldr	r3, [pc, #208]	; (8010948 <DSI_Init+0x11c>)
 8010876:	2205      	movs	r2, #5
 8010878:	605a      	str	r2, [r3, #4]
	hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 801087a:	4b33      	ldr	r3, [pc, #204]	; (8010948 <DSI_Init+0x11c>)
 801087c:	2202      	movs	r2, #2
 801087e:	621a      	str	r2, [r3, #32]
	hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 8010880:	4b31      	ldr	r3, [pc, #196]	; (8010948 <DSI_Init+0x11c>)
 8010882:	2204      	movs	r2, #4
 8010884:	61da      	str	r2, [r3, #28]
	hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_LOW; //TODO may cause problems
 8010886:	4b30      	ldr	r3, [pc, #192]	; (8010948 <DSI_Init+0x11c>)
 8010888:	2201      	movs	r2, #1
 801088a:	625a      	str	r2, [r3, #36]	; 0x24
	hdsivideo_handle.Mode = DSI_VID_MODE_NB_EVENTS; /* Mode Video burst ie : one LgP per line */
 801088c:	4b2e      	ldr	r3, [pc, #184]	; (8010948 <DSI_Init+0x11c>)
 801088e:	2201      	movs	r2, #1
 8010890:	60da      	str	r2, [r3, #12]

	//hdsivideo_handle.NullPacketSize = 0xFFF;
	hdsivideo_handle.NullPacketSize = 0xFFF;
 8010892:	4b2d      	ldr	r3, [pc, #180]	; (8010948 <DSI_Init+0x11c>)
 8010894:	f640 72ff 	movw	r2, #4095	; 0xfff
 8010898:	619a      	str	r2, [r3, #24]
	hdsivideo_handle.NumberOfChunks = 0;
 801089a:	4b2b      	ldr	r3, [pc, #172]	; (8010948 <DSI_Init+0x11c>)
 801089c:	2200      	movs	r2, #0
 801089e:	615a      	str	r2, [r3, #20]
	hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */
 80108a0:	4a29      	ldr	r2, [pc, #164]	; (8010948 <DSI_Init+0x11c>)
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	6113      	str	r3, [r2, #16]
	hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 80108a6:	4b28      	ldr	r3, [pc, #160]	; (8010948 <DSI_Init+0x11c>)
 80108a8:	f44f 728e 	mov.w	r2, #284	; 0x11c
 80108ac:	629a      	str	r2, [r3, #40]	; 0x28
	hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 80108ae:	4b26      	ldr	r3, [pc, #152]	; (8010948 <DSI_Init+0x11c>)
 80108b0:	f44f 72e3 	mov.w	r2, #454	; 0x1c6
 80108b4:	62da      	str	r2, [r3, #44]	; 0x2c
	hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	f24f 4224 	movw	r2, #62500	; 0xf424
 80108bc:	fb02 f203 	mul.w	r2, r2, r3
 80108c0:	4b22      	ldr	r3, [pc, #136]	; (801094c <DSI_Init+0x120>)
 80108c2:	4413      	add	r3, r2
 80108c4:	4a22      	ldr	r2, [pc, #136]	; (8010950 <DSI_Init+0x124>)
 80108c6:	fba2 2303 	umull	r2, r3, r2, r3
 80108ca:	0b9b      	lsrs	r3, r3, #14
 80108cc:	4a1e      	ldr	r2, [pc, #120]	; (8010948 <DSI_Init+0x11c>)
 80108ce:	6313      	str	r3, [r2, #48]	; 0x30
	hdsivideo_handle.VerticalSyncActive        = VSA;
 80108d0:	4b1d      	ldr	r3, [pc, #116]	; (8010948 <DSI_Init+0x11c>)
 80108d2:	220a      	movs	r2, #10
 80108d4:	635a      	str	r2, [r3, #52]	; 0x34
	hdsivideo_handle.VerticalBackPorch         = VBP;
 80108d6:	4b1c      	ldr	r3, [pc, #112]	; (8010948 <DSI_Init+0x11c>)
 80108d8:	2246      	movs	r2, #70	; 0x46
 80108da:	639a      	str	r2, [r3, #56]	; 0x38
	hdsivideo_handle.VerticalFrontPorch        = VFP;
 80108dc:	4b1a      	ldr	r3, [pc, #104]	; (8010948 <DSI_Init+0x11c>)
 80108de:	2246      	movs	r2, #70	; 0x46
 80108e0:	63da      	str	r2, [r3, #60]	; 0x3c
//	hdsivideo_handle.HorizontalSyncActive      = 50;
	//hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;

	hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 80108e2:	4a19      	ldr	r2, [pc, #100]	; (8010948 <DSI_Init+0x11c>)
 80108e4:	68bb      	ldr	r3, [r7, #8]
 80108e6:	6413      	str	r3, [r2, #64]	; 0x40
	/* Enable or disable sending LP command while streaming is active in video mode */
	hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 80108e8:	4b17      	ldr	r3, [pc, #92]	; (8010948 <DSI_Init+0x11c>)
 80108ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80108ee:	645a      	str	r2, [r3, #68]	; 0x44

	/* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPLargestPacketSize = 16;
 80108f0:	4b15      	ldr	r3, [pc, #84]	; (8010948 <DSI_Init+0x11c>)
 80108f2:	2210      	movs	r2, #16
 80108f4:	649a      	str	r2, [r3, #72]	; 0x48

	/* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPVACTLargestPacketSize = 0;
 80108f6:	4b14      	ldr	r3, [pc, #80]	; (8010948 <DSI_Init+0x11c>)
 80108f8:	2200      	movs	r2, #0
 80108fa:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
	/* while streaming is active in video mode                                                                         */
	hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 80108fc:	4b12      	ldr	r3, [pc, #72]	; (8010948 <DSI_Init+0x11c>)
 80108fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8010902:	651a      	str	r2, [r3, #80]	; 0x50
	hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8010904:	4b10      	ldr	r3, [pc, #64]	; (8010948 <DSI_Init+0x11c>)
 8010906:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801090a:	655a      	str	r2, [r3, #84]	; 0x54
	hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 801090c:	4b0e      	ldr	r3, [pc, #56]	; (8010948 <DSI_Init+0x11c>)
 801090e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010912:	659a      	str	r2, [r3, #88]	; 0x58
	hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8010914:	4b0c      	ldr	r3, [pc, #48]	; (8010948 <DSI_Init+0x11c>)
 8010916:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801091a:	65da      	str	r2, [r3, #92]	; 0x5c
	hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 801091c:	4b0a      	ldr	r3, [pc, #40]	; (8010948 <DSI_Init+0x11c>)
 801091e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010922:	661a      	str	r2, [r3, #96]	; 0x60
	hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8010924:	4b08      	ldr	r3, [pc, #32]	; (8010948 <DSI_Init+0x11c>)
 8010926:	f44f 7280 	mov.w	r2, #256	; 0x100
 801092a:	665a      	str	r2, [r3, #100]	; 0x64

	/* Configure DSI Video mode timings with settings set above */
	HAL_DSI_ConfigVideoMode(&(hdsi), &(hdsivideo_handle));
 801092c:	4906      	ldr	r1, [pc, #24]	; (8010948 <DSI_Init+0x11c>)
 801092e:	4809      	ldr	r0, [pc, #36]	; (8010954 <DSI_Init+0x128>)
 8010930:	f7f1 fd42 	bl	80023b8 <HAL_DSI_ConfigVideoMode>

	return LCD_OK;
 8010934:	2300      	movs	r3, #0
}
 8010936:	4618      	mov	r0, r3
 8010938:	3710      	adds	r7, #16
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}
 801093e:	bf00      	nop
 8010940:	20020df8 	.word	0x20020df8
 8010944:	20020e80 	.word	0x20020e80
 8010948:	2002063c 	.word	0x2002063c
 801094c:	01908b10 	.word	0x01908b10
 8010950:	bea67251 	.word	0xbea67251
 8010954:	2002ad1c 	.word	0x2002ad1c

08010958 <LTDC_Init>:

LCD_StateTypeDef LTDC_Init()
{
 8010958:	b580      	push	{r7, lr}
 801095a:	af00      	add	r7, sp, #0
	static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
	/* Timing Configuration */
	hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 801095c:	4b23      	ldr	r3, [pc, #140]	; (80109ec <LTDC_Init+0x94>)
 801095e:	2263      	movs	r2, #99	; 0x63
 8010960:	615a      	str	r2, [r3, #20]
	hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8010962:	4b22      	ldr	r3, [pc, #136]	; (80109ec <LTDC_Init+0x94>)
 8010964:	f240 1203 	movw	r2, #259	; 0x103
 8010968:	61da      	str	r2, [r3, #28]
	hltdc_discovery.Init.AccumulatedActiveW = (BSP_LCD_X_Size + HSA + HBP - 1);
 801096a:	4b21      	ldr	r3, [pc, #132]	; (80109f0 <LTDC_Init+0x98>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	f203 1303 	addw	r3, r3, #259	; 0x103
 8010972:	4a1e      	ldr	r2, [pc, #120]	; (80109ec <LTDC_Init+0x94>)
 8010974:	6253      	str	r3, [r2, #36]	; 0x24
	hltdc_discovery.Init.TotalWidth = (BSP_LCD_X_Size + HSA + HBP + HFP - 1);
 8010976:	4b1e      	ldr	r3, [pc, #120]	; (80109f0 <LTDC_Init+0x98>)
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	f203 13a3 	addw	r3, r3, #419	; 0x1a3
 801097e:	4a1b      	ldr	r2, [pc, #108]	; (80109ec <LTDC_Init+0x94>)
 8010980:	62d3      	str	r3, [r2, #44]	; 0x2c

	/* Initialize the LCD pixel width and pixel height */
	hltdc_discovery.LayerCfg->ImageWidth  = BSP_LCD_X_Size;
 8010982:	4b1b      	ldr	r3, [pc, #108]	; (80109f0 <LTDC_Init+0x98>)
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	4a19      	ldr	r2, [pc, #100]	; (80109ec <LTDC_Init+0x94>)
 8010988:	6613      	str	r3, [r2, #96]	; 0x60
	hltdc_discovery.LayerCfg->ImageHeight = BSP_LCD_Y_Size;
 801098a:	4b1a      	ldr	r3, [pc, #104]	; (80109f4 <LTDC_Init+0x9c>)
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	4a17      	ldr	r2, [pc, #92]	; (80109ec <LTDC_Init+0x94>)
 8010990:	6653      	str	r3, [r2, #100]	; 0x64

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8010992:	4b19      	ldr	r3, [pc, #100]	; (80109f8 <LTDC_Init+0xa0>)
 8010994:	2208      	movs	r2, #8
 8010996:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 400;
 8010998:	4b17      	ldr	r3, [pc, #92]	; (80109f8 <LTDC_Init+0xa0>)
 801099a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801099e:	615a      	str	r2, [r3, #20]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7; //7
 80109a0:	4b15      	ldr	r3, [pc, #84]	; (80109f8 <LTDC_Init+0xa0>)
 80109a2:	2207      	movs	r2, #7
 80109a4:	61da      	str	r2, [r3, #28]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80109a6:	4b14      	ldr	r3, [pc, #80]	; (80109f8 <LTDC_Init+0xa0>)
 80109a8:	2200      	movs	r2, #0
 80109aa:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80109ac:	4812      	ldr	r0, [pc, #72]	; (80109f8 <LTDC_Init+0xa0>)
 80109ae:	f7f5 ff1f 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>

	/* Background value */
	hltdc_discovery.Init.Backcolor.Blue = 0;
 80109b2:	4b0e      	ldr	r3, [pc, #56]	; (80109ec <LTDC_Init+0x94>)
 80109b4:	2200      	movs	r2, #0
 80109b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc_discovery.Init.Backcolor.Green = 0;
 80109ba:	4b0c      	ldr	r3, [pc, #48]	; (80109ec <LTDC_Init+0x94>)
 80109bc:	2200      	movs	r2, #0
 80109be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	hltdc_discovery.Init.Backcolor.Red = 0;
 80109c2:	4b0a      	ldr	r3, [pc, #40]	; (80109ec <LTDC_Init+0x94>)
 80109c4:	2200      	movs	r2, #0
 80109c6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80109ca:	4b08      	ldr	r3, [pc, #32]	; (80109ec <LTDC_Init+0x94>)
 80109cc:	2200      	movs	r2, #0
 80109ce:	611a      	str	r2, [r3, #16]
	hltdc_discovery.Instance = LTDC;
 80109d0:	4b06      	ldr	r3, [pc, #24]	; (80109ec <LTDC_Init+0x94>)
 80109d2:	4a0a      	ldr	r2, [pc, #40]	; (80109fc <LTDC_Init+0xa4>)
 80109d4:	601a      	str	r2, [r3, #0]

	/* Get LTDC Configuration from DSI Configuration */
	HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 80109d6:	490a      	ldr	r1, [pc, #40]	; (8010a00 <LTDC_Init+0xa8>)
 80109d8:	4804      	ldr	r0, [pc, #16]	; (80109ec <LTDC_Init+0x94>)
 80109da:	f7f5 f8b5 	bl	8005b48 <HAL_LTDCEx_StructInitFromVideoConfig>

	/* Initialize the LTDC */
	HAL_LTDC_Init(&hltdc_discovery);
 80109de:	4803      	ldr	r0, [pc, #12]	; (80109ec <LTDC_Init+0x94>)
 80109e0:	f7f4 fd26 	bl	8005430 <HAL_LTDC_Init>
}
 80109e4:	bf00      	nop
 80109e6:	4618      	mov	r0, r3
 80109e8:	bd80      	pop	{r7, pc}
 80109ea:	bf00      	nop
 80109ec:	2002bac4 	.word	0x2002bac4
 80109f0:	20020df8 	.word	0x20020df8
 80109f4:	20020e80 	.word	0x20020e80
 80109f8:	200206a8 	.word	0x200206a8
 80109fc:	40016800 	.word	0x40016800
 8010a00:	2002063c 	.word	0x2002063c

08010a04 <LCD_Reset>:
 * @brief  BSP LCD Reset
 *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
 *         and desactivating it later.
 */
void LCD_Reset(void)
{
 8010a04:	b580      	push	{r7, lr}
 8010a06:	af00      	add	r7, sp, #0
	/* Activate XRES active low */
	IO_Output_control(DSI_Reset, On);
 8010a08:	2101      	movs	r1, #1
 8010a0a:	201b      	movs	r0, #27
 8010a0c:	f7ff fdf2 	bl	80105f4 <IO_Output_control>

	HAL_Delay(20); /* wait 20 ms */
 8010a10:	2014      	movs	r0, #20
 8010a12:	f7ef fdf7 	bl	8000604 <HAL_Delay>

	/* Desactivate XRES */
	IO_Output_control(DSI_Reset, Off);
 8010a16:	2100      	movs	r1, #0
 8010a18:	201b      	movs	r0, #27
 8010a1a:	f7ff fdeb 	bl	80105f4 <IO_Output_control>

	/* Wait for 10ms after releasing XRES before sending commands */
	HAL_Delay(10);
 8010a1e:	200a      	movs	r0, #10
 8010a20:	f7ef fdf0 	bl	8000604 <HAL_Delay>
}
 8010a24:	bf00      	nop
 8010a26:	bd80      	pop	{r7, pc}

08010a28 <LCD_Init>:

LCD_StateTypeDef LCD_Init()
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	af00      	add	r7, sp, #0
	LCD_Reset();
 8010a2c:	f7ff ffea 	bl	8010a04 <LCD_Reset>
	BSP_LCD_MspInit();
 8010a30:	f7fe fbba 	bl	800f1a8 <BSP_LCD_MspInit>
	DSI_Init(LCD_ORIENTATION_LANDSCAPE);
 8010a34:	2001      	movs	r0, #1
 8010a36:	f7ff fef9 	bl	801082c <DSI_Init>
	LTDC_Init();
 8010a3a:	f7ff ff8d 	bl	8010958 <LTDC_Init>
	HAL_DSI_Start(&hdsi);
 8010a3e:	480d      	ldr	r0, [pc, #52]	; (8010a74 <LCD_Init+0x4c>)
 8010a40:	f7f1 ff24 	bl	800288c <HAL_DSI_Start>
	SRAM_Init();
 8010a44:	f000 f832 	bl	8010aac <SRAM_Init>

	/* Initialize the font */
	BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8010a48:	480b      	ldr	r0, [pc, #44]	; (8010a78 <LCD_Init+0x50>)
 8010a4a:	f7fe f92d 	bl	800eca8 <BSP_LCD_SetFont>

	BSP_LCD_LayerDefaultInit(0, LCD_FRAMEBUFFER1_ADDR);
 8010a4e:	f04f 41c8 	mov.w	r1, #1677721600	; 0x64000000
 8010a52:	2000      	movs	r0, #0
 8010a54:	f7fe f844 	bl	800eae0 <BSP_LCD_LayerDefaultInit>

	BSP_LCD_SetLayerVisible (0, ENABLE);
 8010a58:	2101      	movs	r1, #1
 8010a5a:	2000      	movs	r0, #0
 8010a5c:	f7fe f8b0 	bl	800ebc0 <BSP_LCD_SetLayerVisible>
	BSP_LCD_SetLayerVisible(1, DISABLE);
 8010a60:	2100      	movs	r1, #0
 8010a62:	2001      	movs	r0, #1
 8010a64:	f7fe f8ac 	bl	800ebc0 <BSP_LCD_SetLayerVisible>

	/* Select the LCD Background Layer  */
	BSP_LCD_SelectLayer(0);
 8010a68:	2000      	movs	r0, #0
 8010a6a:	f7fe f899 	bl	800eba0 <BSP_LCD_SelectLayer>
	return LCD_OK;
 8010a6e:	2300      	movs	r3, #0
}
 8010a70:	4618      	mov	r0, r3
 8010a72:	bd80      	pop	{r7, pc}
 8010a74:	2002ad1c 	.word	0x2002ad1c
 8010a78:	20020020 	.word	0x20020020

08010a7c <SPI_Test>:
 * SPI_FailTypedef Enum
 *
 *-----------------------------------------*/

SPI_FailTypedef SPI_Test(void)
{
 8010a7c:	b580      	push	{r7, lr}
 8010a7e:	b082      	sub	sp, #8
 8010a80:	af00      	add	r7, sp, #0
//	uint16_t time_out = 0;

	/*****************************************************/
	//check if RTC times out
	/*****************************************************/
	select_RTC();
 8010a82:	f7fe fd99 	bl	800f5b8 <select_RTC>

	for (uint8_t k = 0; k < 5; k++)
 8010a86:	2300      	movs	r3, #0
 8010a88:	71fb      	strb	r3, [r7, #7]
 8010a8a:	e002      	b.n	8010a92 <SPI_Test+0x16>
 8010a8c:	79fb      	ldrb	r3, [r7, #7]
 8010a8e:	3301      	adds	r3, #1
 8010a90:	71fb      	strb	r3, [r7, #7]
 8010a92:	79fb      	ldrb	r3, [r7, #7]
 8010a94:	2b04      	cmp	r3, #4
 8010a96:	d9f9      	bls.n	8010a8c <SPI_Test+0x10>
//
//	for (k = 0; k < 5; k++)
//	{
//		;
//	}
	release_RTC();
 8010a98:	f7fe fd96 	bl	800f5c8 <release_RTC>

	return NV_RAM_SPI_Test();
 8010a9c:	f7ff fa51 	bl	800ff42 <NV_RAM_SPI_Test>
 8010aa0:	4603      	mov	r3, r0


}
 8010aa2:	4618      	mov	r0, r3
 8010aa4:	3708      	adds	r7, #8
 8010aa6:	46bd      	mov	sp, r7
 8010aa8:	bd80      	pop	{r7, pc}
	...

08010aac <SRAM_Init>:
SRAM_HandleTypeDef SRAM_Dev;
FMC_NORSRAM_TimingTypeDef p;
FMC_NORSRAM_TimingTypeDef ex_p;

void SRAM_Init(void)
{
 8010aac:	b580      	push	{r7, lr}
 8010aae:	af00      	add	r7, sp, #0


	HAL_SRAM_DeInit(&SRAM_Dev);
 8010ab0:	4824      	ldr	r0, [pc, #144]	; (8010b44 <SRAM_Init+0x98>)
 8010ab2:	f7f7 f923 	bl	8007cfc <HAL_SRAM_DeInit>

	SRAM_Dev.Instance = FMC_NORSRAM_DEVICE;
 8010ab6:	4b23      	ldr	r3, [pc, #140]	; (8010b44 <SRAM_Init+0x98>)
 8010ab8:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8010abc:	601a      	str	r2, [r3, #0]

	SRAM_Dev.Init.NSBank = FMC_NORSRAM_BANK2;
 8010abe:	4b21      	ldr	r3, [pc, #132]	; (8010b44 <SRAM_Init+0x98>)
 8010ac0:	2202      	movs	r2, #2
 8010ac2:	609a      	str	r2, [r3, #8]
	SRAM_Dev.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8010ac4:	4b1f      	ldr	r3, [pc, #124]	; (8010b44 <SRAM_Init+0x98>)
 8010ac6:	2200      	movs	r2, #0
 8010ac8:	60da      	str	r2, [r3, #12]
	SRAM_Dev.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8010aca:	4b1e      	ldr	r3, [pc, #120]	; (8010b44 <SRAM_Init+0x98>)
 8010acc:	2200      	movs	r2, #0
 8010ace:	611a      	str	r2, [r3, #16]
	SRAM_Dev.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8010ad0:	4b1c      	ldr	r3, [pc, #112]	; (8010b44 <SRAM_Init+0x98>)
 8010ad2:	2210      	movs	r2, #16
 8010ad4:	615a      	str	r2, [r3, #20]
	SRAM_Dev.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8010ad6:	4b1b      	ldr	r3, [pc, #108]	; (8010b44 <SRAM_Init+0x98>)
 8010ad8:	2200      	movs	r2, #0
 8010ada:	619a      	str	r2, [r3, #24]
	SRAM_Dev.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8010adc:	4b19      	ldr	r3, [pc, #100]	; (8010b44 <SRAM_Init+0x98>)
 8010ade:	2200      	movs	r2, #0
 8010ae0:	631a      	str	r2, [r3, #48]	; 0x30
	SRAM_Dev.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8010ae2:	4b18      	ldr	r3, [pc, #96]	; (8010b44 <SRAM_Init+0x98>)
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	61da      	str	r2, [r3, #28]
	SRAM_Dev.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8010ae8:	4b16      	ldr	r3, [pc, #88]	; (8010b44 <SRAM_Init+0x98>)
 8010aea:	2200      	movs	r2, #0
 8010aec:	621a      	str	r2, [r3, #32]
	SRAM_Dev.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8010aee:	4b15      	ldr	r3, [pc, #84]	; (8010b44 <SRAM_Init+0x98>)
 8010af0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010af4:	625a      	str	r2, [r3, #36]	; 0x24
	SRAM_Dev.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8010af6:	4b13      	ldr	r3, [pc, #76]	; (8010b44 <SRAM_Init+0x98>)
 8010af8:	2200      	movs	r2, #0
 8010afa:	629a      	str	r2, [r3, #40]	; 0x28
	SRAM_Dev.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8010afc:	4b11      	ldr	r3, [pc, #68]	; (8010b44 <SRAM_Init+0x98>)
 8010afe:	2200      	movs	r2, #0
 8010b00:	62da      	str	r2, [r3, #44]	; 0x2c
	SRAM_Dev.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8010b02:	4b10      	ldr	r3, [pc, #64]	; (8010b44 <SRAM_Init+0x98>)
 8010b04:	2200      	movs	r2, #0
 8010b06:	635a      	str	r2, [r3, #52]	; 0x34
	//	SRAM_Dev.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	//	SRAM_Dev.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;

		p.AddressSetupTime = 2;
 8010b08:	4b0f      	ldr	r3, [pc, #60]	; (8010b48 <SRAM_Init+0x9c>)
 8010b0a:	2202      	movs	r2, #2
 8010b0c:	601a      	str	r2, [r3, #0]
		p.AddressHoldTime = 1;
 8010b0e:	4b0e      	ldr	r3, [pc, #56]	; (8010b48 <SRAM_Init+0x9c>)
 8010b10:	2201      	movs	r2, #1
 8010b12:	605a      	str	r2, [r3, #4]
		p.DataSetupTime = 2;
 8010b14:	4b0c      	ldr	r3, [pc, #48]	; (8010b48 <SRAM_Init+0x9c>)
 8010b16:	2202      	movs	r2, #2
 8010b18:	609a      	str	r2, [r3, #8]
		p.BusTurnAroundDuration = 1;
 8010b1a:	4b0b      	ldr	r3, [pc, #44]	; (8010b48 <SRAM_Init+0x9c>)
 8010b1c:	2201      	movs	r2, #1
 8010b1e:	60da      	str	r2, [r3, #12]
		p.CLKDivision = 2;
 8010b20:	4b09      	ldr	r3, [pc, #36]	; (8010b48 <SRAM_Init+0x9c>)
 8010b22:	2202      	movs	r2, #2
 8010b24:	611a      	str	r2, [r3, #16]
		p.DataLatency = 1;
 8010b26:	4b08      	ldr	r3, [pc, #32]	; (8010b48 <SRAM_Init+0x9c>)
 8010b28:	2201      	movs	r2, #1
 8010b2a:	615a      	str	r2, [r3, #20]
		p.AccessMode = FMC_ACCESS_MODE_B;
 8010b2c:	4b06      	ldr	r3, [pc, #24]	; (8010b48 <SRAM_Init+0x9c>)
 8010b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010b32:	619a      	str	r2, [r3, #24]
//	p.DataSetupTime = 3;
//	p.BusTurnAroundDuration = 1;
//	p.CLKDivision = 2;
//	p.DataLatency = 1;

	HAL_SRAM_Init(&SRAM_Dev, &p, &ex_p);
 8010b34:	4a05      	ldr	r2, [pc, #20]	; (8010b4c <SRAM_Init+0xa0>)
 8010b36:	4904      	ldr	r1, [pc, #16]	; (8010b48 <SRAM_Init+0x9c>)
 8010b38:	4802      	ldr	r0, [pc, #8]	; (8010b44 <SRAM_Init+0x98>)
 8010b3a:	f7f7 f89b 	bl	8007c74 <HAL_SRAM_Init>


}
 8010b3e:	bf00      	nop
 8010b40:	bd80      	pop	{r7, pc}
 8010b42:	bf00      	nop
 8010b44:	2002bef8 	.word	0x2002bef8
 8010b48:	2002bb78 	.word	0x2002bb78
 8010b4c:	2002bb94 	.word	0x2002bb94

08010b50 <TIM3_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Stop(void)
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim3);
 8010b54:	4802      	ldr	r0, [pc, #8]	; (8010b60 <TIM3_Stop+0x10>)
 8010b56:	f7f7 f934 	bl	8007dc2 <HAL_TIM_Base_Stop_IT>
}
 8010b5a:	bf00      	nop
 8010b5c:	bd80      	pop	{r7, pc}
 8010b5e:	bf00      	nop
 8010b60:	2002b360 	.word	0x2002b360

08010b64 <TIM3_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Start(void)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8010b68:	4802      	ldr	r0, [pc, #8]	; (8010b74 <TIM3_Start+0x10>)
 8010b6a:	f7f7 f90f 	bl	8007d8c <HAL_TIM_Base_Start_IT>
}
 8010b6e:	bf00      	nop
 8010b70:	bd80      	pop	{r7, pc}
 8010b72:	bf00      	nop
 8010b74:	2002b360 	.word	0x2002b360

08010b78 <TIM4_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Stop(void)
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 8010b7c:	4802      	ldr	r0, [pc, #8]	; (8010b88 <TIM4_Stop+0x10>)
 8010b7e:	f7f7 f920 	bl	8007dc2 <HAL_TIM_Base_Stop_IT>
}
 8010b82:	bf00      	nop
 8010b84:	bd80      	pop	{r7, pc}
 8010b86:	bf00      	nop
 8010b88:	2002b2e0 	.word	0x2002b2e0

08010b8c <TIM4_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Start(void)
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8010b90:	4802      	ldr	r0, [pc, #8]	; (8010b9c <TIM4_Start+0x10>)
 8010b92:	f7f7 f8fb 	bl	8007d8c <HAL_TIM_Base_Start_IT>
}
 8010b96:	bf00      	nop
 8010b98:	bd80      	pop	{r7, pc}
 8010b9a:	bf00      	nop
 8010b9c:	2002b2e0 	.word	0x2002b2e0

08010ba0 <UART_Init>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void UART_Init(COM_TypeDef COMx, uint32_t BaudRate)
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	b082      	sub	sp, #8
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	4603      	mov	r3, r0
 8010ba8:	6039      	str	r1, [r7, #0]
 8010baa:	71fb      	strb	r3, [r7, #7]

	HAL_UART_DeInit(&huartx[COMx]);
 8010bac:	79fa      	ldrb	r2, [r7, #7]
 8010bae:	4613      	mov	r3, r2
 8010bb0:	00db      	lsls	r3, r3, #3
 8010bb2:	1a9b      	subs	r3, r3, r2
 8010bb4:	011b      	lsls	r3, r3, #4
 8010bb6:	4a41      	ldr	r2, [pc, #260]	; (8010cbc <UART_Init+0x11c>)
 8010bb8:	4413      	add	r3, r2
 8010bba:	4618      	mov	r0, r3
 8010bbc:	f7f8 f989 	bl	8008ed2 <HAL_UART_DeInit>
	huartx[COMx].Instance = COM_USART[COMx];
 8010bc0:	79fa      	ldrb	r2, [r7, #7]
 8010bc2:	79fb      	ldrb	r3, [r7, #7]
 8010bc4:	493e      	ldr	r1, [pc, #248]	; (8010cc0 <UART_Init+0x120>)
 8010bc6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010bca:	483c      	ldr	r0, [pc, #240]	; (8010cbc <UART_Init+0x11c>)
 8010bcc:	4613      	mov	r3, r2
 8010bce:	00db      	lsls	r3, r3, #3
 8010bd0:	1a9b      	subs	r3, r3, r2
 8010bd2:	011b      	lsls	r3, r3, #4
 8010bd4:	4403      	add	r3, r0
 8010bd6:	6019      	str	r1, [r3, #0]
	huartx[COMx].Init.BaudRate = BaudRate;
 8010bd8:	79fa      	ldrb	r2, [r7, #7]
 8010bda:	4938      	ldr	r1, [pc, #224]	; (8010cbc <UART_Init+0x11c>)
 8010bdc:	4613      	mov	r3, r2
 8010bde:	00db      	lsls	r3, r3, #3
 8010be0:	1a9b      	subs	r3, r3, r2
 8010be2:	011b      	lsls	r3, r3, #4
 8010be4:	440b      	add	r3, r1
 8010be6:	3304      	adds	r3, #4
 8010be8:	683a      	ldr	r2, [r7, #0]
 8010bea:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.WordLength = UART_WORDLENGTH_8B;
 8010bec:	79fa      	ldrb	r2, [r7, #7]
 8010bee:	4933      	ldr	r1, [pc, #204]	; (8010cbc <UART_Init+0x11c>)
 8010bf0:	4613      	mov	r3, r2
 8010bf2:	00db      	lsls	r3, r3, #3
 8010bf4:	1a9b      	subs	r3, r3, r2
 8010bf6:	011b      	lsls	r3, r3, #4
 8010bf8:	440b      	add	r3, r1
 8010bfa:	3308      	adds	r3, #8
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.StopBits = UART_STOPBITS_1;
 8010c00:	79fa      	ldrb	r2, [r7, #7]
 8010c02:	492e      	ldr	r1, [pc, #184]	; (8010cbc <UART_Init+0x11c>)
 8010c04:	4613      	mov	r3, r2
 8010c06:	00db      	lsls	r3, r3, #3
 8010c08:	1a9b      	subs	r3, r3, r2
 8010c0a:	011b      	lsls	r3, r3, #4
 8010c0c:	440b      	add	r3, r1
 8010c0e:	330c      	adds	r3, #12
 8010c10:	2200      	movs	r2, #0
 8010c12:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Parity = UART_PARITY_NONE;
 8010c14:	79fa      	ldrb	r2, [r7, #7]
 8010c16:	4929      	ldr	r1, [pc, #164]	; (8010cbc <UART_Init+0x11c>)
 8010c18:	4613      	mov	r3, r2
 8010c1a:	00db      	lsls	r3, r3, #3
 8010c1c:	1a9b      	subs	r3, r3, r2
 8010c1e:	011b      	lsls	r3, r3, #4
 8010c20:	440b      	add	r3, r1
 8010c22:	3310      	adds	r3, #16
 8010c24:	2200      	movs	r2, #0
 8010c26:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Mode = UART_MODE_TX_RX;
 8010c28:	79fa      	ldrb	r2, [r7, #7]
 8010c2a:	4924      	ldr	r1, [pc, #144]	; (8010cbc <UART_Init+0x11c>)
 8010c2c:	4613      	mov	r3, r2
 8010c2e:	00db      	lsls	r3, r3, #3
 8010c30:	1a9b      	subs	r3, r3, r2
 8010c32:	011b      	lsls	r3, r3, #4
 8010c34:	440b      	add	r3, r1
 8010c36:	3314      	adds	r3, #20
 8010c38:	220c      	movs	r2, #12
 8010c3a:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8010c3c:	79fa      	ldrb	r2, [r7, #7]
 8010c3e:	491f      	ldr	r1, [pc, #124]	; (8010cbc <UART_Init+0x11c>)
 8010c40:	4613      	mov	r3, r2
 8010c42:	00db      	lsls	r3, r3, #3
 8010c44:	1a9b      	subs	r3, r3, r2
 8010c46:	011b      	lsls	r3, r3, #4
 8010c48:	440b      	add	r3, r1
 8010c4a:	3318      	adds	r3, #24
 8010c4c:	2200      	movs	r2, #0
 8010c4e:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8010c50:	79fa      	ldrb	r2, [r7, #7]
 8010c52:	491a      	ldr	r1, [pc, #104]	; (8010cbc <UART_Init+0x11c>)
 8010c54:	4613      	mov	r3, r2
 8010c56:	00db      	lsls	r3, r3, #3
 8010c58:	1a9b      	subs	r3, r3, r2
 8010c5a:	011b      	lsls	r3, r3, #4
 8010c5c:	440b      	add	r3, r1
 8010c5e:	3320      	adds	r3, #32
 8010c60:	2200      	movs	r2, #0
 8010c62:	601a      	str	r2, [r3, #0]
	huartx[COMx].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8010c64:	79fa      	ldrb	r2, [r7, #7]
 8010c66:	4915      	ldr	r1, [pc, #84]	; (8010cbc <UART_Init+0x11c>)
 8010c68:	4613      	mov	r3, r2
 8010c6a:	00db      	lsls	r3, r3, #3
 8010c6c:	1a9b      	subs	r3, r3, r2
 8010c6e:	011b      	lsls	r3, r3, #4
 8010c70:	440b      	add	r3, r1
 8010c72:	3324      	adds	r3, #36	; 0x24
 8010c74:	2200      	movs	r2, #0
 8010c76:	601a      	str	r2, [r3, #0]
	HAL_UART_Init(&huartx[COMx]);
 8010c78:	79fa      	ldrb	r2, [r7, #7]
 8010c7a:	4613      	mov	r3, r2
 8010c7c:	00db      	lsls	r3, r3, #3
 8010c7e:	1a9b      	subs	r3, r3, r2
 8010c80:	011b      	lsls	r3, r3, #4
 8010c82:	4a0e      	ldr	r2, [pc, #56]	; (8010cbc <UART_Init+0x11c>)
 8010c84:	4413      	add	r3, r2
 8010c86:	4618      	mov	r0, r3
 8010c88:	f7f8 f8d2 	bl	8008e30 <HAL_UART_Init>

	__HAL_UART_ENABLE_IT(&huartx[COMx], UART_IT_RXNE);
 8010c8c:	79fa      	ldrb	r2, [r7, #7]
 8010c8e:	490b      	ldr	r1, [pc, #44]	; (8010cbc <UART_Init+0x11c>)
 8010c90:	4613      	mov	r3, r2
 8010c92:	00db      	lsls	r3, r3, #3
 8010c94:	1a9b      	subs	r3, r3, r2
 8010c96:	011b      	lsls	r3, r3, #4
 8010c98:	440b      	add	r3, r1
 8010c9a:	6819      	ldr	r1, [r3, #0]
 8010c9c:	79fa      	ldrb	r2, [r7, #7]
 8010c9e:	4807      	ldr	r0, [pc, #28]	; (8010cbc <UART_Init+0x11c>)
 8010ca0:	4613      	mov	r3, r2
 8010ca2:	00db      	lsls	r3, r3, #3
 8010ca4:	1a9b      	subs	r3, r3, r2
 8010ca6:	011b      	lsls	r3, r3, #4
 8010ca8:	4403      	add	r3, r0
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	f043 0320 	orr.w	r3, r3, #32
 8010cb2:	600b      	str	r3, [r1, #0]
}
 8010cb4:	bf00      	nop
 8010cb6:	3708      	adds	r7, #8
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	bd80      	pop	{r7, pc}
 8010cbc:	2002bf44 	.word	0x2002bf44
 8010cc0:	200200c4 	.word	0x200200c4

08010cc4 <HAL_UART_MspInit>:
	HAL_UART_Init(&huartx[COMx]);

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	b08e      	sub	sp, #56	; 0x38
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct;
	if(uartHandle->Instance==UART4)
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	4a91      	ldr	r2, [pc, #580]	; (8010f18 <HAL_UART_MspInit+0x254>)
 8010cd2:	4293      	cmp	r3, r2
 8010cd4:	d136      	bne.n	8010d44 <HAL_UART_MspInit+0x80>
	{
		/* UART4 clock enable */
		__HAL_RCC_UART4_CLK_ENABLE();
 8010cd6:	4a91      	ldr	r2, [pc, #580]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010cd8:	4b90      	ldr	r3, [pc, #576]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010cdc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8010ce2:	4b8e      	ldr	r3, [pc, #568]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ce6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010cea:	623b      	str	r3, [r7, #32]
 8010cec:	6a3b      	ldr	r3, [r7, #32]

		HAL_NVIC_SetPriority(UART4_IRQn, 0x0f, 0);
 8010cee:	2200      	movs	r2, #0
 8010cf0:	210f      	movs	r1, #15
 8010cf2:	2034      	movs	r0, #52	; 0x34
 8010cf4:	f7f0 faab 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART4_IRQn);
 8010cf8:	2034      	movs	r0, #52	; 0x34
 8010cfa:	f7f0 fac4 	bl	8001286 <HAL_NVIC_EnableIRQ>

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010cfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010d02:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d04:	2302      	movs	r3, #2
 8010d06:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d08:	2300      	movs	r3, #0
 8010d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010d0c:	2303      	movs	r3, #3
 8010d0e:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8010d10:	2308      	movs	r3, #8
 8010d12:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8010d14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010d18:	4619      	mov	r1, r3
 8010d1a:	4881      	ldr	r0, [pc, #516]	; (8010f20 <HAL_UART_MspInit+0x25c>)
 8010d1c:	f7f1 fde0 	bl	80028e0 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_13;
 8010d20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010d24:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d26:	2302      	movs	r3, #2
 8010d28:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010d2e:	2303      	movs	r3, #3
 8010d30:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8010d32:	2308      	movs	r3, #8
 8010d34:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8010d36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010d3a:	4619      	mov	r1, r3
 8010d3c:	4879      	ldr	r0, [pc, #484]	; (8010f24 <HAL_UART_MspInit+0x260>)
 8010d3e:	f7f1 fdcf 	bl	80028e0 <HAL_GPIO_Init>

		/* USER CODE BEGIN USART6_MspInit 1 */

		/* USER CODE END USART6_MspInit 1 */
	}
}
 8010d42:	e0e4      	b.n	8010f0e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART5)
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	4a77      	ldr	r2, [pc, #476]	; (8010f28 <HAL_UART_MspInit+0x264>)
 8010d4a:	4293      	cmp	r3, r2
 8010d4c:	d136      	bne.n	8010dbc <HAL_UART_MspInit+0xf8>
		__HAL_RCC_UART5_CLK_ENABLE();
 8010d4e:	4a73      	ldr	r2, [pc, #460]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010d50:	4b72      	ldr	r3, [pc, #456]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010d58:	6413      	str	r3, [r2, #64]	; 0x40
 8010d5a:	4b70      	ldr	r3, [pc, #448]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010d62:	61fb      	str	r3, [r7, #28]
 8010d64:	69fb      	ldr	r3, [r7, #28]
		HAL_NVIC_SetPriority(UART5_IRQn, 0x0f, 0);
 8010d66:	2200      	movs	r2, #0
 8010d68:	210f      	movs	r1, #15
 8010d6a:	2035      	movs	r0, #53	; 0x35
 8010d6c:	f7f0 fa6f 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART5_IRQn);
 8010d70:	2035      	movs	r0, #53	; 0x35
 8010d72:	f7f0 fa88 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_12;
 8010d76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010d7a:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d7c:	2302      	movs	r3, #2
 8010d7e:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d80:	2300      	movs	r3, #0
 8010d82:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010d84:	2303      	movs	r3, #3
 8010d86:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8010d88:	2308      	movs	r3, #8
 8010d8a:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010d8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010d90:	4619      	mov	r1, r3
 8010d92:	4866      	ldr	r0, [pc, #408]	; (8010f2c <HAL_UART_MspInit+0x268>)
 8010d94:	f7f1 fda4 	bl	80028e0 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 8010d98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010d9c:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d9e:	2302      	movs	r3, #2
 8010da0:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010da2:	2300      	movs	r3, #0
 8010da4:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010da6:	2303      	movs	r3, #3
 8010da8:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 8010daa:	2307      	movs	r3, #7
 8010dac:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010dae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010db2:	4619      	mov	r1, r3
 8010db4:	485e      	ldr	r0, [pc, #376]	; (8010f30 <HAL_UART_MspInit+0x26c>)
 8010db6:	f7f1 fd93 	bl	80028e0 <HAL_GPIO_Init>
}
 8010dba:	e0a8      	b.n	8010f0e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART8)
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	4a5c      	ldr	r2, [pc, #368]	; (8010f34 <HAL_UART_MspInit+0x270>)
 8010dc2:	4293      	cmp	r3, r2
 8010dc4:	d124      	bne.n	8010e10 <HAL_UART_MspInit+0x14c>
		__HAL_RCC_UART8_CLK_ENABLE();
 8010dc6:	4a55      	ldr	r2, [pc, #340]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010dc8:	4b54      	ldr	r3, [pc, #336]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dcc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8010dd2:	4b52      	ldr	r3, [pc, #328]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dd6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010dda:	61bb      	str	r3, [r7, #24]
 8010ddc:	69bb      	ldr	r3, [r7, #24]
		HAL_NVIC_SetPriority(UART8_IRQn, 0x0f, 0);
 8010dde:	2200      	movs	r2, #0
 8010de0:	210f      	movs	r1, #15
 8010de2:	2053      	movs	r0, #83	; 0x53
 8010de4:	f7f0 fa33 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART8_IRQn);
 8010de8:	2053      	movs	r0, #83	; 0x53
 8010dea:	f7f0 fa4c 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8010dee:	2303      	movs	r3, #3
 8010df0:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010df2:	2302      	movs	r3, #2
 8010df4:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010df6:	2300      	movs	r3, #0
 8010df8:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010dfa:	2303      	movs	r3, #3
 8010dfc:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8010dfe:	2308      	movs	r3, #8
 8010e00:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8010e02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010e06:	4619      	mov	r1, r3
 8010e08:	484b      	ldr	r0, [pc, #300]	; (8010f38 <HAL_UART_MspInit+0x274>)
 8010e0a:	f7f1 fd69 	bl	80028e0 <HAL_GPIO_Init>
}
 8010e0e:	e07e      	b.n	8010f0e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART1)
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	4a49      	ldr	r2, [pc, #292]	; (8010f3c <HAL_UART_MspInit+0x278>)
 8010e16:	4293      	cmp	r3, r2
 8010e18:	d125      	bne.n	8010e66 <HAL_UART_MspInit+0x1a2>
		__HAL_RCC_USART1_CLK_ENABLE();
 8010e1a:	4a40      	ldr	r2, [pc, #256]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010e1c:	4b3f      	ldr	r3, [pc, #252]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e20:	f043 0310 	orr.w	r3, r3, #16
 8010e24:	6453      	str	r3, [r2, #68]	; 0x44
 8010e26:	4b3d      	ldr	r3, [pc, #244]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e2a:	f003 0310 	and.w	r3, r3, #16
 8010e2e:	617b      	str	r3, [r7, #20]
 8010e30:	697b      	ldr	r3, [r7, #20]
		HAL_NVIC_SetPriority(USART1_IRQn, 0x0F, 0);
 8010e32:	2200      	movs	r2, #0
 8010e34:	210f      	movs	r1, #15
 8010e36:	2025      	movs	r0, #37	; 0x25
 8010e38:	f7f0 fa09 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 8010e3c:	2025      	movs	r0, #37	; 0x25
 8010e3e:	f7f0 fa22 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8010e42:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8010e46:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e48:	2302      	movs	r3, #2
 8010e4a:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010e50:	2303      	movs	r3, #3
 8010e52:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8010e54:	2304      	movs	r3, #4
 8010e56:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010e5c:	4619      	mov	r1, r3
 8010e5e:	4834      	ldr	r0, [pc, #208]	; (8010f30 <HAL_UART_MspInit+0x26c>)
 8010e60:	f7f1 fd3e 	bl	80028e0 <HAL_GPIO_Init>
}
 8010e64:	e053      	b.n	8010f0e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART3)
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	4a35      	ldr	r2, [pc, #212]	; (8010f40 <HAL_UART_MspInit+0x27c>)
 8010e6c:	4293      	cmp	r3, r2
 8010e6e:	d125      	bne.n	8010ebc <HAL_UART_MspInit+0x1f8>
		__HAL_RCC_USART3_CLK_ENABLE();
 8010e70:	4a2a      	ldr	r2, [pc, #168]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010e72:	4b2a      	ldr	r3, [pc, #168]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010e7a:	6413      	str	r3, [r2, #64]	; 0x40
 8010e7c:	4b27      	ldr	r3, [pc, #156]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010e84:	613b      	str	r3, [r7, #16]
 8010e86:	693b      	ldr	r3, [r7, #16]
		HAL_NVIC_SetPriority(USART3_IRQn, 0x0f, 0);
 8010e88:	2200      	movs	r2, #0
 8010e8a:	210f      	movs	r1, #15
 8010e8c:	2027      	movs	r0, #39	; 0x27
 8010e8e:	f7f0 f9de 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART3_IRQn);
 8010e92:	2027      	movs	r0, #39	; 0x27
 8010e94:	f7f0 f9f7 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8010e98:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8010e9c:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e9e:	2302      	movs	r3, #2
 8010ea0:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ea2:	2300      	movs	r3, #0
 8010ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010ea6:	2303      	movs	r3, #3
 8010ea8:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8010eaa:	2307      	movs	r3, #7
 8010eac:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010eae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010eb2:	4619      	mov	r1, r3
 8010eb4:	481d      	ldr	r0, [pc, #116]	; (8010f2c <HAL_UART_MspInit+0x268>)
 8010eb6:	f7f1 fd13 	bl	80028e0 <HAL_GPIO_Init>
}
 8010eba:	e028      	b.n	8010f0e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART6)
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	4a20      	ldr	r2, [pc, #128]	; (8010f44 <HAL_UART_MspInit+0x280>)
 8010ec2:	4293      	cmp	r3, r2
 8010ec4:	d123      	bne.n	8010f0e <HAL_UART_MspInit+0x24a>
		__HAL_RCC_USART6_CLK_ENABLE();
 8010ec6:	4a15      	ldr	r2, [pc, #84]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010ec8:	4b14      	ldr	r3, [pc, #80]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ecc:	f043 0320 	orr.w	r3, r3, #32
 8010ed0:	6453      	str	r3, [r2, #68]	; 0x44
 8010ed2:	4b12      	ldr	r3, [pc, #72]	; (8010f1c <HAL_UART_MspInit+0x258>)
 8010ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ed6:	f003 0320 	and.w	r3, r3, #32
 8010eda:	60fb      	str	r3, [r7, #12]
 8010edc:	68fb      	ldr	r3, [r7, #12]
		HAL_NVIC_SetPriority(USART6_IRQn, 0x0f, 0);
 8010ede:	2200      	movs	r2, #0
 8010ee0:	210f      	movs	r1, #15
 8010ee2:	2047      	movs	r0, #71	; 0x47
 8010ee4:	f7f0 f9b3 	bl	800124e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART6_IRQn);
 8010ee8:	2047      	movs	r0, #71	; 0x47
 8010eea:	f7f0 f9cc 	bl	8001286 <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8010eee:	23c0      	movs	r3, #192	; 0xc0
 8010ef0:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010ef2:	2302      	movs	r3, #2
 8010ef4:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010efa:	2303      	movs	r3, #3
 8010efc:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8010efe:	2308      	movs	r3, #8
 8010f00:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010f02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010f06:	4619      	mov	r1, r3
 8010f08:	4808      	ldr	r0, [pc, #32]	; (8010f2c <HAL_UART_MspInit+0x268>)
 8010f0a:	f7f1 fce9 	bl	80028e0 <HAL_GPIO_Init>
}
 8010f0e:	bf00      	nop
 8010f10:	3738      	adds	r7, #56	; 0x38
 8010f12:	46bd      	mov	sp, r7
 8010f14:	bd80      	pop	{r7, pc}
 8010f16:	bf00      	nop
 8010f18:	40004c00 	.word	0x40004c00
 8010f1c:	40023800 	.word	0x40023800
 8010f20:	40022000 	.word	0x40022000
 8010f24:	40021c00 	.word	0x40021c00
 8010f28:	40005000 	.word	0x40005000
 8010f2c:	40020800 	.word	0x40020800
 8010f30:	40020400 	.word	0x40020400
 8010f34:	40007c00 	.word	0x40007c00
 8010f38:	40021000 	.word	0x40021000
 8010f3c:	40011000 	.word	0x40011000
 8010f40:	40004800 	.word	0x40004800
 8010f44:	40011400 	.word	0x40011400

08010f48 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8010f48:	b580      	push	{r7, lr}
 8010f4a:	b082      	sub	sp, #8
 8010f4c:	af00      	add	r7, sp, #0
 8010f4e:	6078      	str	r0, [r7, #4]

	if(uartHandle->Instance==UART4)
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	4a40      	ldr	r2, [pc, #256]	; (8011058 <HAL_UART_MspDeInit+0x110>)
 8010f56:	4293      	cmp	r3, r2
 8010f58:	d113      	bne.n	8010f82 <HAL_UART_MspDeInit+0x3a>
	{
		/* USER CODE BEGIN UART4_MspDeInit 0 */

		/* USER CODE END UART4_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_UART4_CLK_DISABLE();
 8010f5a:	4a40      	ldr	r2, [pc, #256]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8010f5c:	4b3f      	ldr	r3, [pc, #252]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8010f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f60:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8010f64:	6413      	str	r3, [r2, #64]	; 0x40

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		HAL_GPIO_DeInit(GPIOI, GPIO_PIN_9);
 8010f66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010f6a:	483d      	ldr	r0, [pc, #244]	; (8011060 <HAL_UART_MspDeInit+0x118>)
 8010f6c:	f7f1 fe62 	bl	8002c34 <HAL_GPIO_DeInit>

		HAL_GPIO_DeInit(GPIOH, GPIO_PIN_13);
 8010f70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010f74:	483b      	ldr	r0, [pc, #236]	; (8011064 <HAL_UART_MspDeInit+0x11c>)
 8010f76:	f7f1 fe5d 	bl	8002c34 <HAL_GPIO_DeInit>

		/* USER CODE BEGIN UART4_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(UART4_IRQn);
 8010f7a:	2034      	movs	r0, #52	; 0x34
 8010f7c:	f7f0 f991 	bl	80012a2 <HAL_NVIC_DisableIRQ>

		/* USER CODE BEGIN USART6_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(USART6_IRQn);
		/* USER CODE END USART6_MspDeInit 1 */
	}
}
 8010f80:	e065      	b.n	801104e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART5)
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	4a38      	ldr	r2, [pc, #224]	; (8011068 <HAL_UART_MspDeInit+0x120>)
 8010f88:	4293      	cmp	r3, r2
 8010f8a:	d113      	bne.n	8010fb4 <HAL_UART_MspDeInit+0x6c>
		__HAL_RCC_UART5_CLK_DISABLE();
 8010f8c:	4a33      	ldr	r2, [pc, #204]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8010f8e:	4b33      	ldr	r3, [pc, #204]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8010f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f92:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010f96:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8010f98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8010f9c:	4833      	ldr	r0, [pc, #204]	; (801106c <HAL_UART_MspDeInit+0x124>)
 8010f9e:	f7f1 fe49 	bl	8002c34 <HAL_GPIO_DeInit>
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8010fa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010fa6:	4832      	ldr	r0, [pc, #200]	; (8011070 <HAL_UART_MspDeInit+0x128>)
 8010fa8:	f7f1 fe44 	bl	8002c34 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART5_IRQn);
 8010fac:	2035      	movs	r0, #53	; 0x35
 8010fae:	f7f0 f978 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 8010fb2:	e04c      	b.n	801104e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART8)
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	4a2e      	ldr	r2, [pc, #184]	; (8011074 <HAL_UART_MspDeInit+0x12c>)
 8010fba:	4293      	cmp	r3, r2
 8010fbc:	d10d      	bne.n	8010fda <HAL_UART_MspDeInit+0x92>
		__HAL_RCC_UART8_CLK_DISABLE();
 8010fbe:	4a27      	ldr	r2, [pc, #156]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8010fc0:	4b26      	ldr	r3, [pc, #152]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8010fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010fc8:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 8010fca:	2103      	movs	r1, #3
 8010fcc:	482a      	ldr	r0, [pc, #168]	; (8011078 <HAL_UART_MspDeInit+0x130>)
 8010fce:	f7f1 fe31 	bl	8002c34 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART8_IRQn);
 8010fd2:	2053      	movs	r0, #83	; 0x53
 8010fd4:	f7f0 f965 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 8010fd8:	e039      	b.n	801104e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART1)
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	4a27      	ldr	r2, [pc, #156]	; (801107c <HAL_UART_MspDeInit+0x134>)
 8010fe0:	4293      	cmp	r3, r2
 8010fe2:	d10e      	bne.n	8011002 <HAL_UART_MspDeInit+0xba>
		__HAL_RCC_USART1_CLK_DISABLE();
 8010fe4:	4a1d      	ldr	r2, [pc, #116]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8010fe6:	4b1d      	ldr	r3, [pc, #116]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8010fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010fea:	f023 0310 	bic.w	r3, r3, #16
 8010fee:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14|GPIO_PIN_15);
 8010ff0:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8010ff4:	481e      	ldr	r0, [pc, #120]	; (8011070 <HAL_UART_MspDeInit+0x128>)
 8010ff6:	f7f1 fe1d 	bl	8002c34 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 8010ffa:	2025      	movs	r0, #37	; 0x25
 8010ffc:	f7f0 f951 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 8011000:	e025      	b.n	801104e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART3)
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	4a1e      	ldr	r2, [pc, #120]	; (8011080 <HAL_UART_MspDeInit+0x138>)
 8011008:	4293      	cmp	r3, r2
 801100a:	d10e      	bne.n	801102a <HAL_UART_MspDeInit+0xe2>
		__HAL_RCC_USART3_CLK_DISABLE();
 801100c:	4a13      	ldr	r2, [pc, #76]	; (801105c <HAL_UART_MspDeInit+0x114>)
 801100e:	4b13      	ldr	r3, [pc, #76]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8011010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011016:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 8011018:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 801101c:	4813      	ldr	r0, [pc, #76]	; (801106c <HAL_UART_MspDeInit+0x124>)
 801101e:	f7f1 fe09 	bl	8002c34 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART3_IRQn);
 8011022:	2027      	movs	r0, #39	; 0x27
 8011024:	f7f0 f93d 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 8011028:	e011      	b.n	801104e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART6)
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	4a15      	ldr	r2, [pc, #84]	; (8011084 <HAL_UART_MspDeInit+0x13c>)
 8011030:	4293      	cmp	r3, r2
 8011032:	d10c      	bne.n	801104e <HAL_UART_MspDeInit+0x106>
		__HAL_RCC_USART6_CLK_DISABLE();
 8011034:	4a09      	ldr	r2, [pc, #36]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8011036:	4b09      	ldr	r3, [pc, #36]	; (801105c <HAL_UART_MspDeInit+0x114>)
 8011038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801103a:	f023 0320 	bic.w	r3, r3, #32
 801103e:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 8011040:	21c0      	movs	r1, #192	; 0xc0
 8011042:	480a      	ldr	r0, [pc, #40]	; (801106c <HAL_UART_MspDeInit+0x124>)
 8011044:	f7f1 fdf6 	bl	8002c34 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART6_IRQn);
 8011048:	2047      	movs	r0, #71	; 0x47
 801104a:	f7f0 f92a 	bl	80012a2 <HAL_NVIC_DisableIRQ>
}
 801104e:	bf00      	nop
 8011050:	3708      	adds	r7, #8
 8011052:	46bd      	mov	sp, r7
 8011054:	bd80      	pop	{r7, pc}
 8011056:	bf00      	nop
 8011058:	40004c00 	.word	0x40004c00
 801105c:	40023800 	.word	0x40023800
 8011060:	40022000 	.word	0x40022000
 8011064:	40021c00 	.word	0x40021c00
 8011068:	40005000 	.word	0x40005000
 801106c:	40020800 	.word	0x40020800
 8011070:	40020400 	.word	0x40020400
 8011074:	40007c00 	.word	0x40007c00
 8011078:	40021000 	.word	0x40021000
 801107c:	40011000 	.word	0x40011000
 8011080:	40004800 	.word	0x40004800
 8011084:	40011400 	.word	0x40011400

08011088 <DMA_UART_COM_EXP1_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_COM_EXP1_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 8011088:	b580      	push	{r7, lr}
 801108a:	b084      	sub	sp, #16
 801108c:	af00      	add	r7, sp, #0
 801108e:	6078      	str	r0, [r7, #4]
 8011090:	460b      	mov	r3, r1
 8011092:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(COM_IRQ[COM_EXP1]);
 8011094:	2325      	movs	r3, #37	; 0x25
 8011096:	b25b      	sxtb	r3, r3
 8011098:	4618      	mov	r0, r3
 801109a:	f7f0 f902 	bl	80012a2 <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP1], UART_IT_RXNE);
 801109e:	4b31      	ldr	r3, [pc, #196]	; (8011164 <DMA_UART_COM_EXP1_RX+0xdc>)
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	4a30      	ldr	r2, [pc, #192]	; (8011164 <DMA_UART_COM_EXP1_RX+0xdc>)
 80110a4:	6812      	ldr	r2, [r2, #0]
 80110a6:	6812      	ldr	r2, [r2, #0]
 80110a8:	f022 0220 	bic.w	r2, r2, #32
 80110ac:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP1].hdmarx);
 80110ae:	4b2d      	ldr	r3, [pc, #180]	; (8011164 <DMA_UART_COM_EXP1_RX+0xdc>)
 80110b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80110b2:	4618      	mov	r0, r3
 80110b4:	f7f0 f9f6 	bl	80014a4 <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 80110b8:	4a2b      	ldr	r2, [pc, #172]	; (8011168 <DMA_UART_COM_EXP1_RX+0xe0>)
 80110ba:	4b2b      	ldr	r3, [pc, #172]	; (8011168 <DMA_UART_COM_EXP1_RX+0xe0>)
 80110bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80110be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80110c2:	6313      	str	r3, [r2, #48]	; 0x30
 80110c4:	4b28      	ldr	r3, [pc, #160]	; (8011168 <DMA_UART_COM_EXP1_RX+0xe0>)
 80110c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80110c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80110cc:	60fb      	str	r3, [r7, #12]
 80110ce:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart1_rx.Instance = USART1_RX_DMA_STREAM;
 80110d0:	4b26      	ldr	r3, [pc, #152]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 80110d2:	4a27      	ldr	r2, [pc, #156]	; (8011170 <DMA_UART_COM_EXP1_RX+0xe8>)
 80110d4:	601a      	str	r2, [r3, #0]
	hdma_uart1_rx.Init.Channel = USART1_RX_DMA_CHANNEL;
 80110d6:	4b25      	ldr	r3, [pc, #148]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 80110d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80110dc:	605a      	str	r2, [r3, #4]
	hdma_uart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80110de:	4b23      	ldr	r3, [pc, #140]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 80110e0:	2200      	movs	r2, #0
 80110e2:	609a      	str	r2, [r3, #8]
	hdma_uart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80110e4:	4b21      	ldr	r3, [pc, #132]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 80110e6:	2200      	movs	r2, #0
 80110e8:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 80110ea:	4b20      	ldr	r3, [pc, #128]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 80110ec:	2201      	movs	r2, #1
 80110ee:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80110f0:	4b1e      	ldr	r3, [pc, #120]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 80110f2:	2200      	movs	r2, #0
 80110f4:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80110f6:	4b1d      	ldr	r3, [pc, #116]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 80110f8:	2200      	movs	r2, #0
 80110fa:	619a      	str	r2, [r3, #24]
	hdma_uart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80110fc:	4b1b      	ldr	r3, [pc, #108]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 80110fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011102:	611a      	str	r2, [r3, #16]
	hdma_uart1_rx.Init.Mode = DMA_CIRCULAR;
 8011104:	4b19      	ldr	r3, [pc, #100]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 8011106:	f44f 7280 	mov.w	r2, #256	; 0x100
 801110a:	61da      	str	r2, [r3, #28]
	hdma_uart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801110c:	4b17      	ldr	r3, [pc, #92]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 801110e:	2200      	movs	r2, #0
 8011110:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011112:	4b16      	ldr	r3, [pc, #88]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 8011114:	2200      	movs	r2, #0
 8011116:	615a      	str	r2, [r3, #20]
	hdma_uart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011118:	4b14      	ldr	r3, [pc, #80]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 801111a:	2200      	movs	r2, #0
 801111c:	60da      	str	r2, [r3, #12]
	hdma_uart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 801111e:	4b13      	ldr	r3, [pc, #76]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 8011120:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8011124:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart1_rx);
 8011126:	4811      	ldr	r0, [pc, #68]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 8011128:	f7f0 f90e 	bl	8001348 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP1], hdmarx, hdma_uart1_rx);
 801112c:	4b0d      	ldr	r3, [pc, #52]	; (8011164 <DMA_UART_COM_EXP1_RX+0xdc>)
 801112e:	4a0f      	ldr	r2, [pc, #60]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 8011130:	665a      	str	r2, [r3, #100]	; 0x64
 8011132:	4b0e      	ldr	r3, [pc, #56]	; (801116c <DMA_UART_COM_EXP1_RX+0xe4>)
 8011134:	4a0b      	ldr	r2, [pc, #44]	; (8011164 <DMA_UART_COM_EXP1_RX+0xdc>)
 8011136:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP1],UART_RXDATA_FLUSH_REQUEST);
 8011138:	4b0a      	ldr	r3, [pc, #40]	; (8011164 <DMA_UART_COM_EXP1_RX+0xdc>)
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	4a09      	ldr	r2, [pc, #36]	; (8011164 <DMA_UART_COM_EXP1_RX+0xdc>)
 801113e:	6812      	ldr	r2, [r2, #0]
 8011140:	6992      	ldr	r2, [r2, #24]
 8011142:	f042 0208 	orr.w	r2, r2, #8
 8011146:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP1]);
 8011148:	4b06      	ldr	r3, [pc, #24]	; (8011164 <DMA_UART_COM_EXP1_RX+0xdc>)
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	2208      	movs	r2, #8
 801114e:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP1], rx_buffer, rx_buffer_size);
 8011150:	887b      	ldrh	r3, [r7, #2]
 8011152:	461a      	mov	r2, r3
 8011154:	6879      	ldr	r1, [r7, #4]
 8011156:	4803      	ldr	r0, [pc, #12]	; (8011164 <DMA_UART_COM_EXP1_RX+0xdc>)
 8011158:	f7f7 ff62 	bl	8009020 <HAL_UART_Receive_DMA>

}
 801115c:	bf00      	nop
 801115e:	3710      	adds	r7, #16
 8011160:	46bd      	mov	sp, r7
 8011162:	bd80      	pop	{r7, pc}
 8011164:	2002bf44 	.word	0x2002bf44
 8011168:	40023800 	.word	0x40023800
 801116c:	2002bd18 	.word	0x2002bd18
 8011170:	40026488 	.word	0x40026488

08011174 <DMA_UART_External_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_External_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 8011174:	b580      	push	{r7, lr}
 8011176:	b084      	sub	sp, #16
 8011178:	af00      	add	r7, sp, #0
 801117a:	6078      	str	r0, [r7, #4]
 801117c:	460b      	mov	r3, r1
 801117e:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(UART5_IRQn);
 8011180:	2035      	movs	r0, #53	; 0x35
 8011182:	f7f0 f88e 	bl	80012a2 <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_External], UART_IT_RXNE);
 8011186:	4b42      	ldr	r3, [pc, #264]	; (8011290 <DMA_UART_External_RX+0x11c>)
 8011188:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801118c:	4a40      	ldr	r2, [pc, #256]	; (8011290 <DMA_UART_External_RX+0x11c>)
 801118e:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8011192:	6812      	ldr	r2, [r2, #0]
 8011194:	f022 0220 	bic.w	r2, r2, #32
 8011198:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_External].hdmarx);
 801119a:	4b3d      	ldr	r3, [pc, #244]	; (8011290 <DMA_UART_External_RX+0x11c>)
 801119c:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 80111a0:	4618      	mov	r0, r3
 80111a2:	f7f0 f97f 	bl	80014a4 <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA1_CLK_ENABLE();
 80111a6:	4a3b      	ldr	r2, [pc, #236]	; (8011294 <DMA_UART_External_RX+0x120>)
 80111a8:	4b3a      	ldr	r3, [pc, #232]	; (8011294 <DMA_UART_External_RX+0x120>)
 80111aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80111b0:	6313      	str	r3, [r2, #48]	; 0x30
 80111b2:	4b38      	ldr	r3, [pc, #224]	; (8011294 <DMA_UART_External_RX+0x120>)
 80111b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80111ba:	60fb      	str	r3, [r7, #12]
 80111bc:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart5_rx.Instance = USART5_RX_DMA_STREAM;
 80111be:	4b36      	ldr	r3, [pc, #216]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111c0:	4a36      	ldr	r2, [pc, #216]	; (801129c <DMA_UART_External_RX+0x128>)
 80111c2:	601a      	str	r2, [r3, #0]
	hdma_uart5_rx.Init.Channel = USART5_RX_DMA_CHANNEL;
 80111c4:	4b34      	ldr	r3, [pc, #208]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80111ca:	605a      	str	r2, [r3, #4]
	hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80111cc:	4b32      	ldr	r3, [pc, #200]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111ce:	2200      	movs	r2, #0
 80111d0:	609a      	str	r2, [r3, #8]
	hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80111d2:	4b31      	ldr	r3, [pc, #196]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111d4:	2200      	movs	r2, #0
 80111d6:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart5_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 80111d8:	4b2f      	ldr	r3, [pc, #188]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111da:	2201      	movs	r2, #1
 80111dc:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart5_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80111de:	4b2e      	ldr	r3, [pc, #184]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111e0:	2200      	movs	r2, #0
 80111e2:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80111e4:	4b2c      	ldr	r3, [pc, #176]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111e6:	2200      	movs	r2, #0
 80111e8:	619a      	str	r2, [r3, #24]
	//hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
	hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 80111ea:	4b2b      	ldr	r3, [pc, #172]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80111f0:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 80111f2:	4b29      	ldr	r3, [pc, #164]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111f4:	2200      	movs	r2, #0
 80111f6:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80111f8:	4b27      	ldr	r3, [pc, #156]	; (8011298 <DMA_UART_External_RX+0x124>)
 80111fa:	2200      	movs	r2, #0
 80111fc:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80111fe:	4b26      	ldr	r3, [pc, #152]	; (8011298 <DMA_UART_External_RX+0x124>)
 8011200:	2200      	movs	r2, #0
 8011202:	615a      	str	r2, [r3, #20]
	hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011204:	4b24      	ldr	r3, [pc, #144]	; (8011298 <DMA_UART_External_RX+0x124>)
 8011206:	2200      	movs	r2, #0
 8011208:	60da      	str	r2, [r3, #12]
	hdma_uart5_rx.Init.Priority = DMA_PRIORITY_HIGH;
 801120a:	4b23      	ldr	r3, [pc, #140]	; (8011298 <DMA_UART_External_RX+0x124>)
 801120c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8011210:	621a      	str	r2, [r3, #32]

	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8011212:	2200      	movs	r2, #0
 8011214:	2100      	movs	r1, #0
 8011216:	200b      	movs	r0, #11
 8011218:	f7f0 f819 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 801121c:	200b      	movs	r0, #11
 801121e:	f7f0 f832 	bl	8001286 <HAL_NVIC_EnableIRQ>

	//Initialize DMA on RX pin

	HAL_DMA_Init(&hdma_uart5_rx);
 8011222:	481d      	ldr	r0, [pc, #116]	; (8011298 <DMA_UART_External_RX+0x124>)
 8011224:	f7f0 f890 	bl	8001348 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_External], hdmarx, hdma_uart5_rx);
 8011228:	4b19      	ldr	r3, [pc, #100]	; (8011290 <DMA_UART_External_RX+0x11c>)
 801122a:	4a1b      	ldr	r2, [pc, #108]	; (8011298 <DMA_UART_External_RX+0x124>)
 801122c:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
 8011230:	4b19      	ldr	r3, [pc, #100]	; (8011298 <DMA_UART_External_RX+0x124>)
 8011232:	4a1b      	ldr	r2, [pc, #108]	; (80112a0 <DMA_UART_External_RX+0x12c>)
 8011234:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_External],UART_RXDATA_FLUSH_REQUEST);
 8011236:	4b16      	ldr	r3, [pc, #88]	; (8011290 <DMA_UART_External_RX+0x11c>)
 8011238:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801123c:	4a14      	ldr	r2, [pc, #80]	; (8011290 <DMA_UART_External_RX+0x11c>)
 801123e:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8011242:	6992      	ldr	r2, [r2, #24]
 8011244:	f042 0208 	orr.w	r2, r2, #8
 8011248:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_External]);
 801124a:	4b11      	ldr	r3, [pc, #68]	; (8011290 <DMA_UART_External_RX+0x11c>)
 801124c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8011250:	2208      	movs	r2, #8
 8011252:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]);
 8011254:	4b0e      	ldr	r3, [pc, #56]	; (8011290 <DMA_UART_External_RX+0x11c>)
 8011256:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801125a:	4a0d      	ldr	r2, [pc, #52]	; (8011290 <DMA_UART_External_RX+0x11c>)
 801125c:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8011260:	6992      	ldr	r2, [r2, #24]
 8011262:	f042 0208 	orr.w	r2, r2, #8
 8011266:	619a      	str	r2, [r3, #24]
 8011268:	4b09      	ldr	r3, [pc, #36]	; (8011290 <DMA_UART_External_RX+0x11c>)
 801126a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801126e:	4a08      	ldr	r2, [pc, #32]	; (8011290 <DMA_UART_External_RX+0x11c>)
 8011270:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8011274:	6992      	ldr	r2, [r2, #24]
 8011276:	f042 0210 	orr.w	r2, r2, #16
 801127a:	619a      	str	r2, [r3, #24]
	HAL_UART_Receive_DMA(&huartx[COM_External], rx_buffer, rx_buffer_size);
 801127c:	887b      	ldrh	r3, [r7, #2]
 801127e:	461a      	mov	r2, r3
 8011280:	6879      	ldr	r1, [r7, #4]
 8011282:	4807      	ldr	r0, [pc, #28]	; (80112a0 <DMA_UART_External_RX+0x12c>)
 8011284:	f7f7 fecc 	bl	8009020 <HAL_UART_Receive_DMA>
}
 8011288:	bf00      	nop
 801128a:	3710      	adds	r7, #16
 801128c:	46bd      	mov	sp, r7
 801128e:	bd80      	pop	{r7, pc}
 8011290:	2002bf44 	.word	0x2002bf44
 8011294:	40023800 	.word	0x40023800
 8011298:	2002be98 	.word	0x2002be98
 801129c:	40026010 	.word	0x40026010
 80112a0:	2002c094 	.word	0x2002c094

080112a4 <DMA_UART_RF_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 80112a4:	b580      	push	{r7, lr}
 80112a6:	b084      	sub	sp, #16
 80112a8:	af00      	add	r7, sp, #0
 80112aa:	6078      	str	r0, [r7, #4]
 80112ac:	460b      	mov	r3, r1
 80112ae:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_RX();
 80112b0:	f001 f864 	bl	801237c <Uart_Clear_DMA_RX>
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 80112b4:	2047      	movs	r0, #71	; 0x47
 80112b6:	f7ef fff4 	bl	80012a2 <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_RXNE);
 80112ba:	4b35      	ldr	r3, [pc, #212]	; (8011390 <DMA_UART_RF_RX+0xec>)
 80112bc:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80112c0:	4a33      	ldr	r2, [pc, #204]	; (8011390 <DMA_UART_RF_RX+0xec>)
 80112c2:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80112c6:	6812      	ldr	r2, [r2, #0]
 80112c8:	f022 0220 	bic.w	r2, r2, #32
 80112cc:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmarx);
 80112ce:	4b30      	ldr	r3, [pc, #192]	; (8011390 <DMA_UART_RF_RX+0xec>)
 80112d0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80112d4:	4618      	mov	r0, r3
 80112d6:	f7f0 f8e5 	bl	80014a4 <HAL_DMA_DeInit>

	//Enable DMA2 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 80112da:	4a2e      	ldr	r2, [pc, #184]	; (8011394 <DMA_UART_RF_RX+0xf0>)
 80112dc:	4b2d      	ldr	r3, [pc, #180]	; (8011394 <DMA_UART_RF_RX+0xf0>)
 80112de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80112e4:	6313      	str	r3, [r2, #48]	; 0x30
 80112e6:	4b2b      	ldr	r3, [pc, #172]	; (8011394 <DMA_UART_RF_RX+0xf0>)
 80112e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80112ee:	60fb      	str	r3, [r7, #12]
 80112f0:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_rx.Instance = USART6_RX_DMA_STREAM;
 80112f2:	4b29      	ldr	r3, [pc, #164]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 80112f4:	4a29      	ldr	r2, [pc, #164]	; (801139c <DMA_UART_RF_RX+0xf8>)
 80112f6:	601a      	str	r2, [r3, #0]
	hdma_uart6_rx.Init.Channel = USART6_RX_DMA_CHANNEL;
 80112f8:	4b27      	ldr	r3, [pc, #156]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 80112fa:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80112fe:	605a      	str	r2, [r3, #4]
	hdma_uart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011300:	4b25      	ldr	r3, [pc, #148]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011302:	2200      	movs	r2, #0
 8011304:	609a      	str	r2, [r3, #8]
	hdma_uart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011306:	4b24      	ldr	r3, [pc, #144]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011308:	2200      	movs	r2, #0
 801130a:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 801130c:	4b22      	ldr	r3, [pc, #136]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 801130e:	2203      	movs	r2, #3
 8011310:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8011312:	4b21      	ldr	r3, [pc, #132]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011314:	2200      	movs	r2, #0
 8011316:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011318:	4b1f      	ldr	r3, [pc, #124]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 801131a:	2200      	movs	r2, #0
 801131c:	619a      	str	r2, [r3, #24]
	hdma_uart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 801131e:	4b1e      	ldr	r3, [pc, #120]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011320:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011324:	611a      	str	r2, [r3, #16]
	hdma_uart6_rx.Init.Mode = DMA_CIRCULAR;
 8011326:	4b1c      	ldr	r3, [pc, #112]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011328:	f44f 7280 	mov.w	r2, #256	; 0x100
 801132c:	61da      	str	r2, [r3, #28]
	hdma_uart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801132e:	4b1a      	ldr	r3, [pc, #104]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011330:	2200      	movs	r2, #0
 8011332:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011334:	4b18      	ldr	r3, [pc, #96]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011336:	2200      	movs	r2, #0
 8011338:	615a      	str	r2, [r3, #20]
	hdma_uart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801133a:	4b17      	ldr	r3, [pc, #92]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 801133c:	2200      	movs	r2, #0
 801133e:	60da      	str	r2, [r3, #12]
	hdma_uart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8011340:	4b15      	ldr	r3, [pc, #84]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011342:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8011346:	621a      	str	r2, [r3, #32]
	//TODO cause problem after restart
	//HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
	////HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_rx);
 8011348:	4813      	ldr	r0, [pc, #76]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 801134a:	f7ef fffd 	bl	8001348 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP2], hdmarx, hdma_uart6_rx);
 801134e:	4b10      	ldr	r3, [pc, #64]	; (8011390 <DMA_UART_RF_RX+0xec>)
 8011350:	4a11      	ldr	r2, [pc, #68]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011352:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
 8011356:	4b10      	ldr	r3, [pc, #64]	; (8011398 <DMA_UART_RF_RX+0xf4>)
 8011358:	4a11      	ldr	r2, [pc, #68]	; (80113a0 <DMA_UART_RF_RX+0xfc>)
 801135a:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_RXDATA_FLUSH_REQUEST);
 801135c:	4b0c      	ldr	r3, [pc, #48]	; (8011390 <DMA_UART_RF_RX+0xec>)
 801135e:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8011362:	4a0b      	ldr	r2, [pc, #44]	; (8011390 <DMA_UART_RF_RX+0xec>)
 8011364:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8011368:	6992      	ldr	r2, [r2, #24]
 801136a:	f042 0208 	orr.w	r2, r2, #8
 801136e:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 8011370:	4b07      	ldr	r3, [pc, #28]	; (8011390 <DMA_UART_RF_RX+0xec>)
 8011372:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8011376:	2208      	movs	r2, #8
 8011378:	621a      	str	r2, [r3, #32]

	//		Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP2], rx_buffer, rx_buffer_size);
 801137a:	887b      	ldrh	r3, [r7, #2]
 801137c:	461a      	mov	r2, r3
 801137e:	6879      	ldr	r1, [r7, #4]
 8011380:	4807      	ldr	r0, [pc, #28]	; (80113a0 <DMA_UART_RF_RX+0xfc>)
 8011382:	f7f7 fe4d 	bl	8009020 <HAL_UART_Receive_DMA>
}
 8011386:	bf00      	nop
 8011388:	3710      	adds	r7, #16
 801138a:	46bd      	mov	sp, r7
 801138c:	bd80      	pop	{r7, pc}
 801138e:	bf00      	nop
 8011390:	2002bf44 	.word	0x2002bf44
 8011394:	40023800 	.word	0x40023800
 8011398:	2002bdd8 	.word	0x2002bdd8
 801139c:	40026440 	.word	0x40026440
 80113a0:	2002c104 	.word	0x2002c104

080113a4 <DMA_UART_RF_TX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_TX(uint8_t tx_buffer[], uint16_t tx_buffer_size)
{
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b084      	sub	sp, #16
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	6078      	str	r0, [r7, #4]
 80113ac:	460b      	mov	r3, r1
 80113ae:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_TX();
 80113b0:	f000 f87e 	bl	80114b0 <Uart_Clear_DMA_TX>

	//TODO: This is not how one should do this coding but it makes it work
	//UART_EndTxTransfer(&huartx[COM_EXP2]);
	huartx[COM_EXP2].gState = HAL_UART_STATE_READY;
 80113b4:	4b39      	ldr	r3, [pc, #228]	; (801149c <DMA_UART_RF_TX+0xf8>)
 80113b6:	2220      	movs	r2, #32
 80113b8:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229

	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 80113bc:	2047      	movs	r0, #71	; 0x47
 80113be:	f7ef ff70 	bl	80012a2 <HAL_NVIC_DisableIRQ>

	//Disable TX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_TXE);
 80113c2:	4b36      	ldr	r3, [pc, #216]	; (801149c <DMA_UART_RF_TX+0xf8>)
 80113c4:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80113c8:	4a34      	ldr	r2, [pc, #208]	; (801149c <DMA_UART_RF_TX+0xf8>)
 80113ca:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80113ce:	6812      	ldr	r2, [r2, #0]
 80113d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80113d4:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmatx);
 80113d6:	4b31      	ldr	r3, [pc, #196]	; (801149c <DMA_UART_RF_TX+0xf8>)
 80113d8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80113dc:	4618      	mov	r0, r3
 80113de:	f7f0 f861 	bl	80014a4 <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 80113e2:	4a2f      	ldr	r2, [pc, #188]	; (80114a0 <DMA_UART_RF_TX+0xfc>)
 80113e4:	4b2e      	ldr	r3, [pc, #184]	; (80114a0 <DMA_UART_RF_TX+0xfc>)
 80113e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80113e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80113ec:	6313      	str	r3, [r2, #48]	; 0x30
 80113ee:	4b2c      	ldr	r3, [pc, #176]	; (80114a0 <DMA_UART_RF_TX+0xfc>)
 80113f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80113f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80113f6:	60fb      	str	r3, [r7, #12]
 80113f8:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_tx.Instance = USART6_TX_DMA_STREAM;
 80113fa:	4b2a      	ldr	r3, [pc, #168]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 80113fc:	4a2a      	ldr	r2, [pc, #168]	; (80114a8 <DMA_UART_RF_TX+0x104>)
 80113fe:	601a      	str	r2, [r3, #0]
	hdma_uart6_tx.Init.Channel = USART6_TX_DMA_CHANNEL;
 8011400:	4b28      	ldr	r3, [pc, #160]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011402:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8011406:	605a      	str	r2, [r3, #4]
	hdma_uart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011408:	4b26      	ldr	r3, [pc, #152]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 801140a:	2240      	movs	r2, #64	; 0x40
 801140c:	609a      	str	r2, [r3, #8]
	hdma_uart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 801140e:	4b25      	ldr	r3, [pc, #148]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011410:	2204      	movs	r2, #4
 8011412:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8011414:	4b23      	ldr	r3, [pc, #140]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011416:	2203      	movs	r2, #3
 8011418:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 801141a:	4b22      	ldr	r3, [pc, #136]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 801141c:	2200      	movs	r2, #0
 801141e:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011420:	4b20      	ldr	r3, [pc, #128]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011422:	2200      	movs	r2, #0
 8011424:	619a      	str	r2, [r3, #24]
	hdma_uart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8011426:	4b1f      	ldr	r3, [pc, #124]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011428:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801142c:	611a      	str	r2, [r3, #16]
	hdma_uart6_tx.Init.Mode = DMA_NORMAL;
 801142e:	4b1d      	ldr	r3, [pc, #116]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011430:	2200      	movs	r2, #0
 8011432:	61da      	str	r2, [r3, #28]
	hdma_uart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8011434:	4b1b      	ldr	r3, [pc, #108]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011436:	2200      	movs	r2, #0
 8011438:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801143a:	4b1a      	ldr	r3, [pc, #104]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 801143c:	2200      	movs	r2, #0
 801143e:	615a      	str	r2, [r3, #20]
	hdma_uart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011440:	4b18      	ldr	r3, [pc, #96]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011442:	2200      	movs	r2, #0
 8011444:	60da      	str	r2, [r3, #12]
	hdma_uart6_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8011446:	4b17      	ldr	r3, [pc, #92]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011448:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 801144c:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_tx);
 801144e:	4815      	ldr	r0, [pc, #84]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011450:	f7ef ff7a 	bl	8001348 <HAL_DMA_Init>
	__HAL_LINKDMA(&huartx[COM_EXP2], hdmatx, hdma_uart6_tx);
 8011454:	4b11      	ldr	r3, [pc, #68]	; (801149c <DMA_UART_RF_TX+0xf8>)
 8011456:	4a13      	ldr	r2, [pc, #76]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 8011458:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
 801145c:	4b11      	ldr	r3, [pc, #68]	; (80114a4 <DMA_UART_RF_TX+0x100>)
 801145e:	4a13      	ldr	r2, [pc, #76]	; (80114ac <DMA_UART_RF_TX+0x108>)
 8011460:	639a      	str	r2, [r3, #56]	; 0x38

	//	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
	HAL_NVIC_DisableIRQ(DMA2_Stream6_IRQn);
 8011462:	2045      	movs	r0, #69	; 0x45
 8011464:	f7ef ff1d 	bl	80012a2 <HAL_NVIC_DisableIRQ>
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_HT);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_TE);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_DME);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_FE);

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_TXDATA_FLUSH_REQUEST);
 8011468:	4b0c      	ldr	r3, [pc, #48]	; (801149c <DMA_UART_RF_TX+0xf8>)
 801146a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801146e:	4a0b      	ldr	r2, [pc, #44]	; (801149c <DMA_UART_RF_TX+0xf8>)
 8011470:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8011474:	6992      	ldr	r2, [r2, #24]
 8011476:	f042 0210 	orr.w	r2, r2, #16
 801147a:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 801147c:	4b07      	ldr	r3, [pc, #28]	; (801149c <DMA_UART_RF_TX+0xf8>)
 801147e:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8011482:	2208      	movs	r2, #8
 8011484:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Transmit_DMA(&huartx[COM_EXP2], tx_buffer, tx_buffer_size);
 8011486:	887b      	ldrh	r3, [r7, #2]
 8011488:	461a      	mov	r2, r3
 801148a:	6879      	ldr	r1, [r7, #4]
 801148c:	4807      	ldr	r0, [pc, #28]	; (80114ac <DMA_UART_RF_TX+0x108>)
 801148e:	f7f7 fd59 	bl	8008f44 <HAL_UART_Transmit_DMA>



}
 8011492:	bf00      	nop
 8011494:	3710      	adds	r7, #16
 8011496:	46bd      	mov	sp, r7
 8011498:	bd80      	pop	{r7, pc}
 801149a:	bf00      	nop
 801149c:	2002bf44 	.word	0x2002bf44
 80114a0:	40023800 	.word	0x40023800
 80114a4:	2002bcb8 	.word	0x2002bcb8
 80114a8:	400264b8 	.word	0x400264b8
 80114ac:	2002c104 	.word	0x2002c104

080114b0 <Uart_Clear_DMA_TX>:

void Uart_Clear_DMA_TX(void)
{
 80114b0:	b580      	push	{r7, lr}
 80114b2:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 80114b4:	4b8d      	ldr	r3, [pc, #564]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 80114b6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	461a      	mov	r2, r3
 80114be:	4b8c      	ldr	r3, [pc, #560]	; (80116f0 <Uart_Clear_DMA_TX+0x240>)
 80114c0:	429a      	cmp	r2, r3
 80114c2:	f240 8085 	bls.w	80115d0 <Uart_Clear_DMA_TX+0x120>
 80114c6:	4a8b      	ldr	r2, [pc, #556]	; (80116f4 <Uart_Clear_DMA_TX+0x244>)
 80114c8:	4b88      	ldr	r3, [pc, #544]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 80114ca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	4619      	mov	r1, r3
 80114d2:	4b89      	ldr	r3, [pc, #548]	; (80116f8 <Uart_Clear_DMA_TX+0x248>)
 80114d4:	4299      	cmp	r1, r3
 80114d6:	d078      	beq.n	80115ca <Uart_Clear_DMA_TX+0x11a>
 80114d8:	4b84      	ldr	r3, [pc, #528]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 80114da:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	4619      	mov	r1, r3
 80114e2:	4b86      	ldr	r3, [pc, #536]	; (80116fc <Uart_Clear_DMA_TX+0x24c>)
 80114e4:	4299      	cmp	r1, r3
 80114e6:	d06e      	beq.n	80115c6 <Uart_Clear_DMA_TX+0x116>
 80114e8:	4b80      	ldr	r3, [pc, #512]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 80114ea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	4619      	mov	r1, r3
 80114f2:	4b83      	ldr	r3, [pc, #524]	; (8011700 <Uart_Clear_DMA_TX+0x250>)
 80114f4:	4299      	cmp	r1, r3
 80114f6:	d064      	beq.n	80115c2 <Uart_Clear_DMA_TX+0x112>
 80114f8:	4b7c      	ldr	r3, [pc, #496]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 80114fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	4619      	mov	r1, r3
 8011502:	4b80      	ldr	r3, [pc, #512]	; (8011704 <Uart_Clear_DMA_TX+0x254>)
 8011504:	4299      	cmp	r1, r3
 8011506:	d05a      	beq.n	80115be <Uart_Clear_DMA_TX+0x10e>
 8011508:	4b78      	ldr	r3, [pc, #480]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 801150a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	4619      	mov	r1, r3
 8011512:	4b7d      	ldr	r3, [pc, #500]	; (8011708 <Uart_Clear_DMA_TX+0x258>)
 8011514:	4299      	cmp	r1, r3
 8011516:	d04f      	beq.n	80115b8 <Uart_Clear_DMA_TX+0x108>
 8011518:	4b74      	ldr	r3, [pc, #464]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 801151a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	4619      	mov	r1, r3
 8011522:	4b7a      	ldr	r3, [pc, #488]	; (801170c <Uart_Clear_DMA_TX+0x25c>)
 8011524:	4299      	cmp	r1, r3
 8011526:	d044      	beq.n	80115b2 <Uart_Clear_DMA_TX+0x102>
 8011528:	4b70      	ldr	r3, [pc, #448]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 801152a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	4619      	mov	r1, r3
 8011532:	4b77      	ldr	r3, [pc, #476]	; (8011710 <Uart_Clear_DMA_TX+0x260>)
 8011534:	4299      	cmp	r1, r3
 8011536:	d039      	beq.n	80115ac <Uart_Clear_DMA_TX+0xfc>
 8011538:	4b6c      	ldr	r3, [pc, #432]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 801153a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801153e:	681b      	ldr	r3, [r3, #0]
 8011540:	4619      	mov	r1, r3
 8011542:	4b74      	ldr	r3, [pc, #464]	; (8011714 <Uart_Clear_DMA_TX+0x264>)
 8011544:	4299      	cmp	r1, r3
 8011546:	d02e      	beq.n	80115a6 <Uart_Clear_DMA_TX+0xf6>
 8011548:	4b68      	ldr	r3, [pc, #416]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 801154a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801154e:	681b      	ldr	r3, [r3, #0]
 8011550:	4619      	mov	r1, r3
 8011552:	4b71      	ldr	r3, [pc, #452]	; (8011718 <Uart_Clear_DMA_TX+0x268>)
 8011554:	4299      	cmp	r1, r3
 8011556:	d023      	beq.n	80115a0 <Uart_Clear_DMA_TX+0xf0>
 8011558:	4b64      	ldr	r3, [pc, #400]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 801155a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	4619      	mov	r1, r3
 8011562:	4b6e      	ldr	r3, [pc, #440]	; (801171c <Uart_Clear_DMA_TX+0x26c>)
 8011564:	4299      	cmp	r1, r3
 8011566:	d018      	beq.n	801159a <Uart_Clear_DMA_TX+0xea>
 8011568:	4b60      	ldr	r3, [pc, #384]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 801156a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	4619      	mov	r1, r3
 8011572:	4b6b      	ldr	r3, [pc, #428]	; (8011720 <Uart_Clear_DMA_TX+0x270>)
 8011574:	4299      	cmp	r1, r3
 8011576:	d00d      	beq.n	8011594 <Uart_Clear_DMA_TX+0xe4>
 8011578:	4b5c      	ldr	r3, [pc, #368]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 801157a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	4619      	mov	r1, r3
 8011582:	4b68      	ldr	r3, [pc, #416]	; (8011724 <Uart_Clear_DMA_TX+0x274>)
 8011584:	4299      	cmp	r1, r3
 8011586:	d102      	bne.n	801158e <Uart_Clear_DMA_TX+0xde>
 8011588:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801158c:	e01e      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 801158e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8011592:	e01b      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 8011594:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011598:	e018      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 801159a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801159e:	e015      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 80115a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80115a4:	e012      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 80115a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80115aa:	e00f      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 80115ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80115b0:	e00c      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 80115b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80115b6:	e009      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 80115b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80115bc:	e006      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 80115be:	2320      	movs	r3, #32
 80115c0:	e004      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 80115c2:	2320      	movs	r3, #32
 80115c4:	e002      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 80115c6:	2320      	movs	r3, #32
 80115c8:	e000      	b.n	80115cc <Uart_Clear_DMA_TX+0x11c>
 80115ca:	2320      	movs	r3, #32
 80115cc:	60d3      	str	r3, [r2, #12]
 80115ce:	e1df      	b.n	8011990 <Uart_Clear_DMA_TX+0x4e0>
 80115d0:	4b46      	ldr	r3, [pc, #280]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 80115d2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	461a      	mov	r2, r3
 80115da:	4b53      	ldr	r3, [pc, #332]	; (8011728 <Uart_Clear_DMA_TX+0x278>)
 80115dc:	429a      	cmp	r2, r3
 80115de:	f240 80a5 	bls.w	801172c <Uart_Clear_DMA_TX+0x27c>
 80115e2:	4a44      	ldr	r2, [pc, #272]	; (80116f4 <Uart_Clear_DMA_TX+0x244>)
 80115e4:	4b41      	ldr	r3, [pc, #260]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 80115e6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	4619      	mov	r1, r3
 80115ee:	4b42      	ldr	r3, [pc, #264]	; (80116f8 <Uart_Clear_DMA_TX+0x248>)
 80115f0:	4299      	cmp	r1, r3
 80115f2:	d078      	beq.n	80116e6 <Uart_Clear_DMA_TX+0x236>
 80115f4:	4b3d      	ldr	r3, [pc, #244]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 80115f6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	4619      	mov	r1, r3
 80115fe:	4b3f      	ldr	r3, [pc, #252]	; (80116fc <Uart_Clear_DMA_TX+0x24c>)
 8011600:	4299      	cmp	r1, r3
 8011602:	d06e      	beq.n	80116e2 <Uart_Clear_DMA_TX+0x232>
 8011604:	4b39      	ldr	r3, [pc, #228]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011606:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801160a:	681b      	ldr	r3, [r3, #0]
 801160c:	4619      	mov	r1, r3
 801160e:	4b3c      	ldr	r3, [pc, #240]	; (8011700 <Uart_Clear_DMA_TX+0x250>)
 8011610:	4299      	cmp	r1, r3
 8011612:	d064      	beq.n	80116de <Uart_Clear_DMA_TX+0x22e>
 8011614:	4b35      	ldr	r3, [pc, #212]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011616:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	4619      	mov	r1, r3
 801161e:	4b39      	ldr	r3, [pc, #228]	; (8011704 <Uart_Clear_DMA_TX+0x254>)
 8011620:	4299      	cmp	r1, r3
 8011622:	d05a      	beq.n	80116da <Uart_Clear_DMA_TX+0x22a>
 8011624:	4b31      	ldr	r3, [pc, #196]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011626:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	4619      	mov	r1, r3
 801162e:	4b36      	ldr	r3, [pc, #216]	; (8011708 <Uart_Clear_DMA_TX+0x258>)
 8011630:	4299      	cmp	r1, r3
 8011632:	d04f      	beq.n	80116d4 <Uart_Clear_DMA_TX+0x224>
 8011634:	4b2d      	ldr	r3, [pc, #180]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011636:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801163a:	681b      	ldr	r3, [r3, #0]
 801163c:	4619      	mov	r1, r3
 801163e:	4b33      	ldr	r3, [pc, #204]	; (801170c <Uart_Clear_DMA_TX+0x25c>)
 8011640:	4299      	cmp	r1, r3
 8011642:	d044      	beq.n	80116ce <Uart_Clear_DMA_TX+0x21e>
 8011644:	4b29      	ldr	r3, [pc, #164]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011646:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801164a:	681b      	ldr	r3, [r3, #0]
 801164c:	4619      	mov	r1, r3
 801164e:	4b30      	ldr	r3, [pc, #192]	; (8011710 <Uart_Clear_DMA_TX+0x260>)
 8011650:	4299      	cmp	r1, r3
 8011652:	d039      	beq.n	80116c8 <Uart_Clear_DMA_TX+0x218>
 8011654:	4b25      	ldr	r3, [pc, #148]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011656:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	4619      	mov	r1, r3
 801165e:	4b2d      	ldr	r3, [pc, #180]	; (8011714 <Uart_Clear_DMA_TX+0x264>)
 8011660:	4299      	cmp	r1, r3
 8011662:	d02e      	beq.n	80116c2 <Uart_Clear_DMA_TX+0x212>
 8011664:	4b21      	ldr	r3, [pc, #132]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011666:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	4619      	mov	r1, r3
 801166e:	4b2a      	ldr	r3, [pc, #168]	; (8011718 <Uart_Clear_DMA_TX+0x268>)
 8011670:	4299      	cmp	r1, r3
 8011672:	d023      	beq.n	80116bc <Uart_Clear_DMA_TX+0x20c>
 8011674:	4b1d      	ldr	r3, [pc, #116]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011676:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	4619      	mov	r1, r3
 801167e:	4b27      	ldr	r3, [pc, #156]	; (801171c <Uart_Clear_DMA_TX+0x26c>)
 8011680:	4299      	cmp	r1, r3
 8011682:	d018      	beq.n	80116b6 <Uart_Clear_DMA_TX+0x206>
 8011684:	4b19      	ldr	r3, [pc, #100]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011686:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	4619      	mov	r1, r3
 801168e:	4b24      	ldr	r3, [pc, #144]	; (8011720 <Uart_Clear_DMA_TX+0x270>)
 8011690:	4299      	cmp	r1, r3
 8011692:	d00d      	beq.n	80116b0 <Uart_Clear_DMA_TX+0x200>
 8011694:	4b15      	ldr	r3, [pc, #84]	; (80116ec <Uart_Clear_DMA_TX+0x23c>)
 8011696:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	4619      	mov	r1, r3
 801169e:	4b21      	ldr	r3, [pc, #132]	; (8011724 <Uart_Clear_DMA_TX+0x274>)
 80116a0:	4299      	cmp	r1, r3
 80116a2:	d102      	bne.n	80116aa <Uart_Clear_DMA_TX+0x1fa>
 80116a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80116a8:	e01e      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80116ae:	e01b      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80116b4:	e018      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80116ba:	e015      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80116c0:	e012      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80116c6:	e00f      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80116cc:	e00c      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80116d2:	e009      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80116d8:	e006      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116da:	2320      	movs	r3, #32
 80116dc:	e004      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116de:	2320      	movs	r3, #32
 80116e0:	e002      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116e2:	2320      	movs	r3, #32
 80116e4:	e000      	b.n	80116e8 <Uart_Clear_DMA_TX+0x238>
 80116e6:	2320      	movs	r3, #32
 80116e8:	6093      	str	r3, [r2, #8]
 80116ea:	e151      	b.n	8011990 <Uart_Clear_DMA_TX+0x4e0>
 80116ec:	2002bf44 	.word	0x2002bf44
 80116f0:	40026458 	.word	0x40026458
 80116f4:	40026400 	.word	0x40026400
 80116f8:	40026010 	.word	0x40026010
 80116fc:	40026410 	.word	0x40026410
 8011700:	40026070 	.word	0x40026070
 8011704:	40026470 	.word	0x40026470
 8011708:	40026028 	.word	0x40026028
 801170c:	40026428 	.word	0x40026428
 8011710:	40026088 	.word	0x40026088
 8011714:	40026488 	.word	0x40026488
 8011718:	40026040 	.word	0x40026040
 801171c:	40026440 	.word	0x40026440
 8011720:	400260a0 	.word	0x400260a0
 8011724:	400264a0 	.word	0x400264a0
 8011728:	400260b8 	.word	0x400260b8
 801172c:	4b88      	ldr	r3, [pc, #544]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 801172e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	461a      	mov	r2, r3
 8011736:	4b87      	ldr	r3, [pc, #540]	; (8011954 <Uart_Clear_DMA_TX+0x4a4>)
 8011738:	429a      	cmp	r2, r3
 801173a:	f240 8085 	bls.w	8011848 <Uart_Clear_DMA_TX+0x398>
 801173e:	4a86      	ldr	r2, [pc, #536]	; (8011958 <Uart_Clear_DMA_TX+0x4a8>)
 8011740:	4b83      	ldr	r3, [pc, #524]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 8011742:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	4619      	mov	r1, r3
 801174a:	4b84      	ldr	r3, [pc, #528]	; (801195c <Uart_Clear_DMA_TX+0x4ac>)
 801174c:	4299      	cmp	r1, r3
 801174e:	d078      	beq.n	8011842 <Uart_Clear_DMA_TX+0x392>
 8011750:	4b7f      	ldr	r3, [pc, #508]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 8011752:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	4619      	mov	r1, r3
 801175a:	4b81      	ldr	r3, [pc, #516]	; (8011960 <Uart_Clear_DMA_TX+0x4b0>)
 801175c:	4299      	cmp	r1, r3
 801175e:	d06e      	beq.n	801183e <Uart_Clear_DMA_TX+0x38e>
 8011760:	4b7b      	ldr	r3, [pc, #492]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 8011762:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	4619      	mov	r1, r3
 801176a:	4b7e      	ldr	r3, [pc, #504]	; (8011964 <Uart_Clear_DMA_TX+0x4b4>)
 801176c:	4299      	cmp	r1, r3
 801176e:	d064      	beq.n	801183a <Uart_Clear_DMA_TX+0x38a>
 8011770:	4b77      	ldr	r3, [pc, #476]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 8011772:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	4619      	mov	r1, r3
 801177a:	4b7b      	ldr	r3, [pc, #492]	; (8011968 <Uart_Clear_DMA_TX+0x4b8>)
 801177c:	4299      	cmp	r1, r3
 801177e:	d05a      	beq.n	8011836 <Uart_Clear_DMA_TX+0x386>
 8011780:	4b73      	ldr	r3, [pc, #460]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 8011782:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	4619      	mov	r1, r3
 801178a:	4b78      	ldr	r3, [pc, #480]	; (801196c <Uart_Clear_DMA_TX+0x4bc>)
 801178c:	4299      	cmp	r1, r3
 801178e:	d04f      	beq.n	8011830 <Uart_Clear_DMA_TX+0x380>
 8011790:	4b6f      	ldr	r3, [pc, #444]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 8011792:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011796:	681b      	ldr	r3, [r3, #0]
 8011798:	4619      	mov	r1, r3
 801179a:	4b75      	ldr	r3, [pc, #468]	; (8011970 <Uart_Clear_DMA_TX+0x4c0>)
 801179c:	4299      	cmp	r1, r3
 801179e:	d044      	beq.n	801182a <Uart_Clear_DMA_TX+0x37a>
 80117a0:	4b6b      	ldr	r3, [pc, #428]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80117a2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	4619      	mov	r1, r3
 80117aa:	4b72      	ldr	r3, [pc, #456]	; (8011974 <Uart_Clear_DMA_TX+0x4c4>)
 80117ac:	4299      	cmp	r1, r3
 80117ae:	d039      	beq.n	8011824 <Uart_Clear_DMA_TX+0x374>
 80117b0:	4b67      	ldr	r3, [pc, #412]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80117b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	4619      	mov	r1, r3
 80117ba:	4b6f      	ldr	r3, [pc, #444]	; (8011978 <Uart_Clear_DMA_TX+0x4c8>)
 80117bc:	4299      	cmp	r1, r3
 80117be:	d02e      	beq.n	801181e <Uart_Clear_DMA_TX+0x36e>
 80117c0:	4b63      	ldr	r3, [pc, #396]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80117c2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	4619      	mov	r1, r3
 80117ca:	4b6c      	ldr	r3, [pc, #432]	; (801197c <Uart_Clear_DMA_TX+0x4cc>)
 80117cc:	4299      	cmp	r1, r3
 80117ce:	d023      	beq.n	8011818 <Uart_Clear_DMA_TX+0x368>
 80117d0:	4b5f      	ldr	r3, [pc, #380]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80117d2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80117d6:	681b      	ldr	r3, [r3, #0]
 80117d8:	4619      	mov	r1, r3
 80117da:	4b69      	ldr	r3, [pc, #420]	; (8011980 <Uart_Clear_DMA_TX+0x4d0>)
 80117dc:	4299      	cmp	r1, r3
 80117de:	d018      	beq.n	8011812 <Uart_Clear_DMA_TX+0x362>
 80117e0:	4b5b      	ldr	r3, [pc, #364]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80117e2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80117e6:	681b      	ldr	r3, [r3, #0]
 80117e8:	4619      	mov	r1, r3
 80117ea:	4b66      	ldr	r3, [pc, #408]	; (8011984 <Uart_Clear_DMA_TX+0x4d4>)
 80117ec:	4299      	cmp	r1, r3
 80117ee:	d00d      	beq.n	801180c <Uart_Clear_DMA_TX+0x35c>
 80117f0:	4b57      	ldr	r3, [pc, #348]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80117f2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	4619      	mov	r1, r3
 80117fa:	4b63      	ldr	r3, [pc, #396]	; (8011988 <Uart_Clear_DMA_TX+0x4d8>)
 80117fc:	4299      	cmp	r1, r3
 80117fe:	d102      	bne.n	8011806 <Uart_Clear_DMA_TX+0x356>
 8011800:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011804:	e01e      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 8011806:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801180a:	e01b      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 801180c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011810:	e018      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 8011812:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011816:	e015      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 8011818:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801181c:	e012      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 801181e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011822:	e00f      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 8011824:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011828:	e00c      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 801182a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801182e:	e009      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 8011830:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011834:	e006      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 8011836:	2320      	movs	r3, #32
 8011838:	e004      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 801183a:	2320      	movs	r3, #32
 801183c:	e002      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 801183e:	2320      	movs	r3, #32
 8011840:	e000      	b.n	8011844 <Uart_Clear_DMA_TX+0x394>
 8011842:	2320      	movs	r3, #32
 8011844:	60d3      	str	r3, [r2, #12]
 8011846:	e0a3      	b.n	8011990 <Uart_Clear_DMA_TX+0x4e0>
 8011848:	4a43      	ldr	r2, [pc, #268]	; (8011958 <Uart_Clear_DMA_TX+0x4a8>)
 801184a:	4b41      	ldr	r3, [pc, #260]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 801184c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	4619      	mov	r1, r3
 8011854:	4b41      	ldr	r3, [pc, #260]	; (801195c <Uart_Clear_DMA_TX+0x4ac>)
 8011856:	4299      	cmp	r1, r3
 8011858:	f000 8098 	beq.w	801198c <Uart_Clear_DMA_TX+0x4dc>
 801185c:	4b3c      	ldr	r3, [pc, #240]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 801185e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	4619      	mov	r1, r3
 8011866:	4b3e      	ldr	r3, [pc, #248]	; (8011960 <Uart_Clear_DMA_TX+0x4b0>)
 8011868:	4299      	cmp	r1, r3
 801186a:	d06e      	beq.n	801194a <Uart_Clear_DMA_TX+0x49a>
 801186c:	4b38      	ldr	r3, [pc, #224]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 801186e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011872:	681b      	ldr	r3, [r3, #0]
 8011874:	4619      	mov	r1, r3
 8011876:	4b3b      	ldr	r3, [pc, #236]	; (8011964 <Uart_Clear_DMA_TX+0x4b4>)
 8011878:	4299      	cmp	r1, r3
 801187a:	d064      	beq.n	8011946 <Uart_Clear_DMA_TX+0x496>
 801187c:	4b34      	ldr	r3, [pc, #208]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 801187e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	4619      	mov	r1, r3
 8011886:	4b38      	ldr	r3, [pc, #224]	; (8011968 <Uart_Clear_DMA_TX+0x4b8>)
 8011888:	4299      	cmp	r1, r3
 801188a:	d05a      	beq.n	8011942 <Uart_Clear_DMA_TX+0x492>
 801188c:	4b30      	ldr	r3, [pc, #192]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 801188e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	4619      	mov	r1, r3
 8011896:	4b35      	ldr	r3, [pc, #212]	; (801196c <Uart_Clear_DMA_TX+0x4bc>)
 8011898:	4299      	cmp	r1, r3
 801189a:	d04f      	beq.n	801193c <Uart_Clear_DMA_TX+0x48c>
 801189c:	4b2c      	ldr	r3, [pc, #176]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 801189e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	4619      	mov	r1, r3
 80118a6:	4b32      	ldr	r3, [pc, #200]	; (8011970 <Uart_Clear_DMA_TX+0x4c0>)
 80118a8:	4299      	cmp	r1, r3
 80118aa:	d044      	beq.n	8011936 <Uart_Clear_DMA_TX+0x486>
 80118ac:	4b28      	ldr	r3, [pc, #160]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80118ae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	4619      	mov	r1, r3
 80118b6:	4b2f      	ldr	r3, [pc, #188]	; (8011974 <Uart_Clear_DMA_TX+0x4c4>)
 80118b8:	4299      	cmp	r1, r3
 80118ba:	d039      	beq.n	8011930 <Uart_Clear_DMA_TX+0x480>
 80118bc:	4b24      	ldr	r3, [pc, #144]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80118be:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	4619      	mov	r1, r3
 80118c6:	4b2c      	ldr	r3, [pc, #176]	; (8011978 <Uart_Clear_DMA_TX+0x4c8>)
 80118c8:	4299      	cmp	r1, r3
 80118ca:	d02e      	beq.n	801192a <Uart_Clear_DMA_TX+0x47a>
 80118cc:	4b20      	ldr	r3, [pc, #128]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80118ce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80118d2:	681b      	ldr	r3, [r3, #0]
 80118d4:	4619      	mov	r1, r3
 80118d6:	4b29      	ldr	r3, [pc, #164]	; (801197c <Uart_Clear_DMA_TX+0x4cc>)
 80118d8:	4299      	cmp	r1, r3
 80118da:	d023      	beq.n	8011924 <Uart_Clear_DMA_TX+0x474>
 80118dc:	4b1c      	ldr	r3, [pc, #112]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80118de:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	4619      	mov	r1, r3
 80118e6:	4b26      	ldr	r3, [pc, #152]	; (8011980 <Uart_Clear_DMA_TX+0x4d0>)
 80118e8:	4299      	cmp	r1, r3
 80118ea:	d018      	beq.n	801191e <Uart_Clear_DMA_TX+0x46e>
 80118ec:	4b18      	ldr	r3, [pc, #96]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80118ee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	4619      	mov	r1, r3
 80118f6:	4b23      	ldr	r3, [pc, #140]	; (8011984 <Uart_Clear_DMA_TX+0x4d4>)
 80118f8:	4299      	cmp	r1, r3
 80118fa:	d00d      	beq.n	8011918 <Uart_Clear_DMA_TX+0x468>
 80118fc:	4b14      	ldr	r3, [pc, #80]	; (8011950 <Uart_Clear_DMA_TX+0x4a0>)
 80118fe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	4619      	mov	r1, r3
 8011906:	4b20      	ldr	r3, [pc, #128]	; (8011988 <Uart_Clear_DMA_TX+0x4d8>)
 8011908:	4299      	cmp	r1, r3
 801190a:	d102      	bne.n	8011912 <Uart_Clear_DMA_TX+0x462>
 801190c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011910:	e03d      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 8011912:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8011916:	e03a      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 8011918:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801191c:	e037      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 801191e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011922:	e034      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 8011924:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011928:	e031      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 801192a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801192e:	e02e      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 8011930:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011934:	e02b      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 8011936:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801193a:	e028      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 801193c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011940:	e025      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 8011942:	2320      	movs	r3, #32
 8011944:	e023      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 8011946:	2320      	movs	r3, #32
 8011948:	e021      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 801194a:	2320      	movs	r3, #32
 801194c:	e01f      	b.n	801198e <Uart_Clear_DMA_TX+0x4de>
 801194e:	bf00      	nop
 8011950:	2002bf44 	.word	0x2002bf44
 8011954:	40026058 	.word	0x40026058
 8011958:	40026000 	.word	0x40026000
 801195c:	40026010 	.word	0x40026010
 8011960:	40026410 	.word	0x40026410
 8011964:	40026070 	.word	0x40026070
 8011968:	40026470 	.word	0x40026470
 801196c:	40026028 	.word	0x40026028
 8011970:	40026428 	.word	0x40026428
 8011974:	40026088 	.word	0x40026088
 8011978:	40026488 	.word	0x40026488
 801197c:	40026040 	.word	0x40026040
 8011980:	40026440 	.word	0x40026440
 8011984:	400260a0 	.word	0x400260a0
 8011988:	400264a0 	.word	0x400264a0
 801198c:	2320      	movs	r3, #32
 801198e:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 8011990:	4b8d      	ldr	r3, [pc, #564]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011992:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	461a      	mov	r2, r3
 801199a:	4b8c      	ldr	r3, [pc, #560]	; (8011bcc <Uart_Clear_DMA_TX+0x71c>)
 801199c:	429a      	cmp	r2, r3
 801199e:	f240 8085 	bls.w	8011aac <Uart_Clear_DMA_TX+0x5fc>
 80119a2:	4a8b      	ldr	r2, [pc, #556]	; (8011bd0 <Uart_Clear_DMA_TX+0x720>)
 80119a4:	4b88      	ldr	r3, [pc, #544]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 80119a6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119aa:	681b      	ldr	r3, [r3, #0]
 80119ac:	4619      	mov	r1, r3
 80119ae:	4b89      	ldr	r3, [pc, #548]	; (8011bd4 <Uart_Clear_DMA_TX+0x724>)
 80119b0:	4299      	cmp	r1, r3
 80119b2:	d078      	beq.n	8011aa6 <Uart_Clear_DMA_TX+0x5f6>
 80119b4:	4b84      	ldr	r3, [pc, #528]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 80119b6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119ba:	681b      	ldr	r3, [r3, #0]
 80119bc:	4619      	mov	r1, r3
 80119be:	4b86      	ldr	r3, [pc, #536]	; (8011bd8 <Uart_Clear_DMA_TX+0x728>)
 80119c0:	4299      	cmp	r1, r3
 80119c2:	d06e      	beq.n	8011aa2 <Uart_Clear_DMA_TX+0x5f2>
 80119c4:	4b80      	ldr	r3, [pc, #512]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 80119c6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	4619      	mov	r1, r3
 80119ce:	4b83      	ldr	r3, [pc, #524]	; (8011bdc <Uart_Clear_DMA_TX+0x72c>)
 80119d0:	4299      	cmp	r1, r3
 80119d2:	d064      	beq.n	8011a9e <Uart_Clear_DMA_TX+0x5ee>
 80119d4:	4b7c      	ldr	r3, [pc, #496]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 80119d6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	4619      	mov	r1, r3
 80119de:	4b80      	ldr	r3, [pc, #512]	; (8011be0 <Uart_Clear_DMA_TX+0x730>)
 80119e0:	4299      	cmp	r1, r3
 80119e2:	d05a      	beq.n	8011a9a <Uart_Clear_DMA_TX+0x5ea>
 80119e4:	4b78      	ldr	r3, [pc, #480]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 80119e6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	4619      	mov	r1, r3
 80119ee:	4b7d      	ldr	r3, [pc, #500]	; (8011be4 <Uart_Clear_DMA_TX+0x734>)
 80119f0:	4299      	cmp	r1, r3
 80119f2:	d04f      	beq.n	8011a94 <Uart_Clear_DMA_TX+0x5e4>
 80119f4:	4b74      	ldr	r3, [pc, #464]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 80119f6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	4619      	mov	r1, r3
 80119fe:	4b7a      	ldr	r3, [pc, #488]	; (8011be8 <Uart_Clear_DMA_TX+0x738>)
 8011a00:	4299      	cmp	r1, r3
 8011a02:	d044      	beq.n	8011a8e <Uart_Clear_DMA_TX+0x5de>
 8011a04:	4b70      	ldr	r3, [pc, #448]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011a06:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	4619      	mov	r1, r3
 8011a0e:	4b77      	ldr	r3, [pc, #476]	; (8011bec <Uart_Clear_DMA_TX+0x73c>)
 8011a10:	4299      	cmp	r1, r3
 8011a12:	d039      	beq.n	8011a88 <Uart_Clear_DMA_TX+0x5d8>
 8011a14:	4b6c      	ldr	r3, [pc, #432]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011a16:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	4619      	mov	r1, r3
 8011a1e:	4b74      	ldr	r3, [pc, #464]	; (8011bf0 <Uart_Clear_DMA_TX+0x740>)
 8011a20:	4299      	cmp	r1, r3
 8011a22:	d02e      	beq.n	8011a82 <Uart_Clear_DMA_TX+0x5d2>
 8011a24:	4b68      	ldr	r3, [pc, #416]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011a26:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	4619      	mov	r1, r3
 8011a2e:	4b71      	ldr	r3, [pc, #452]	; (8011bf4 <Uart_Clear_DMA_TX+0x744>)
 8011a30:	4299      	cmp	r1, r3
 8011a32:	d023      	beq.n	8011a7c <Uart_Clear_DMA_TX+0x5cc>
 8011a34:	4b64      	ldr	r3, [pc, #400]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011a36:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	4619      	mov	r1, r3
 8011a3e:	4b6e      	ldr	r3, [pc, #440]	; (8011bf8 <Uart_Clear_DMA_TX+0x748>)
 8011a40:	4299      	cmp	r1, r3
 8011a42:	d018      	beq.n	8011a76 <Uart_Clear_DMA_TX+0x5c6>
 8011a44:	4b60      	ldr	r3, [pc, #384]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011a46:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a4a:	681b      	ldr	r3, [r3, #0]
 8011a4c:	4619      	mov	r1, r3
 8011a4e:	4b6b      	ldr	r3, [pc, #428]	; (8011bfc <Uart_Clear_DMA_TX+0x74c>)
 8011a50:	4299      	cmp	r1, r3
 8011a52:	d00d      	beq.n	8011a70 <Uart_Clear_DMA_TX+0x5c0>
 8011a54:	4b5c      	ldr	r3, [pc, #368]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011a56:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	4619      	mov	r1, r3
 8011a5e:	4b68      	ldr	r3, [pc, #416]	; (8011c00 <Uart_Clear_DMA_TX+0x750>)
 8011a60:	4299      	cmp	r1, r3
 8011a62:	d102      	bne.n	8011a6a <Uart_Clear_DMA_TX+0x5ba>
 8011a64:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011a68:	e01e      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a6a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8011a6e:	e01b      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a70:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011a74:	e018      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a76:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011a7a:	e015      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a7c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011a80:	e012      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a86:	e00f      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a8c:	e00c      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a92:	e009      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a98:	e006      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a9a:	2310      	movs	r3, #16
 8011a9c:	e004      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011a9e:	2310      	movs	r3, #16
 8011aa0:	e002      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011aa2:	2310      	movs	r3, #16
 8011aa4:	e000      	b.n	8011aa8 <Uart_Clear_DMA_TX+0x5f8>
 8011aa6:	2310      	movs	r3, #16
 8011aa8:	60d3      	str	r3, [r2, #12]
 8011aaa:	e1df      	b.n	8011e6c <Uart_Clear_DMA_TX+0x9bc>
 8011aac:	4b46      	ldr	r3, [pc, #280]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011aae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	461a      	mov	r2, r3
 8011ab6:	4b53      	ldr	r3, [pc, #332]	; (8011c04 <Uart_Clear_DMA_TX+0x754>)
 8011ab8:	429a      	cmp	r2, r3
 8011aba:	f240 80a5 	bls.w	8011c08 <Uart_Clear_DMA_TX+0x758>
 8011abe:	4a44      	ldr	r2, [pc, #272]	; (8011bd0 <Uart_Clear_DMA_TX+0x720>)
 8011ac0:	4b41      	ldr	r3, [pc, #260]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011ac2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	4619      	mov	r1, r3
 8011aca:	4b42      	ldr	r3, [pc, #264]	; (8011bd4 <Uart_Clear_DMA_TX+0x724>)
 8011acc:	4299      	cmp	r1, r3
 8011ace:	d078      	beq.n	8011bc2 <Uart_Clear_DMA_TX+0x712>
 8011ad0:	4b3d      	ldr	r3, [pc, #244]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011ad2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	4619      	mov	r1, r3
 8011ada:	4b3f      	ldr	r3, [pc, #252]	; (8011bd8 <Uart_Clear_DMA_TX+0x728>)
 8011adc:	4299      	cmp	r1, r3
 8011ade:	d06e      	beq.n	8011bbe <Uart_Clear_DMA_TX+0x70e>
 8011ae0:	4b39      	ldr	r3, [pc, #228]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011ae2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	4619      	mov	r1, r3
 8011aea:	4b3c      	ldr	r3, [pc, #240]	; (8011bdc <Uart_Clear_DMA_TX+0x72c>)
 8011aec:	4299      	cmp	r1, r3
 8011aee:	d064      	beq.n	8011bba <Uart_Clear_DMA_TX+0x70a>
 8011af0:	4b35      	ldr	r3, [pc, #212]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011af2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	4619      	mov	r1, r3
 8011afa:	4b39      	ldr	r3, [pc, #228]	; (8011be0 <Uart_Clear_DMA_TX+0x730>)
 8011afc:	4299      	cmp	r1, r3
 8011afe:	d05a      	beq.n	8011bb6 <Uart_Clear_DMA_TX+0x706>
 8011b00:	4b31      	ldr	r3, [pc, #196]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011b02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	4619      	mov	r1, r3
 8011b0a:	4b36      	ldr	r3, [pc, #216]	; (8011be4 <Uart_Clear_DMA_TX+0x734>)
 8011b0c:	4299      	cmp	r1, r3
 8011b0e:	d04f      	beq.n	8011bb0 <Uart_Clear_DMA_TX+0x700>
 8011b10:	4b2d      	ldr	r3, [pc, #180]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011b12:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	4619      	mov	r1, r3
 8011b1a:	4b33      	ldr	r3, [pc, #204]	; (8011be8 <Uart_Clear_DMA_TX+0x738>)
 8011b1c:	4299      	cmp	r1, r3
 8011b1e:	d044      	beq.n	8011baa <Uart_Clear_DMA_TX+0x6fa>
 8011b20:	4b29      	ldr	r3, [pc, #164]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011b22:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	4619      	mov	r1, r3
 8011b2a:	4b30      	ldr	r3, [pc, #192]	; (8011bec <Uart_Clear_DMA_TX+0x73c>)
 8011b2c:	4299      	cmp	r1, r3
 8011b2e:	d039      	beq.n	8011ba4 <Uart_Clear_DMA_TX+0x6f4>
 8011b30:	4b25      	ldr	r3, [pc, #148]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011b32:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	4619      	mov	r1, r3
 8011b3a:	4b2d      	ldr	r3, [pc, #180]	; (8011bf0 <Uart_Clear_DMA_TX+0x740>)
 8011b3c:	4299      	cmp	r1, r3
 8011b3e:	d02e      	beq.n	8011b9e <Uart_Clear_DMA_TX+0x6ee>
 8011b40:	4b21      	ldr	r3, [pc, #132]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011b42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	4619      	mov	r1, r3
 8011b4a:	4b2a      	ldr	r3, [pc, #168]	; (8011bf4 <Uart_Clear_DMA_TX+0x744>)
 8011b4c:	4299      	cmp	r1, r3
 8011b4e:	d023      	beq.n	8011b98 <Uart_Clear_DMA_TX+0x6e8>
 8011b50:	4b1d      	ldr	r3, [pc, #116]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011b52:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	4619      	mov	r1, r3
 8011b5a:	4b27      	ldr	r3, [pc, #156]	; (8011bf8 <Uart_Clear_DMA_TX+0x748>)
 8011b5c:	4299      	cmp	r1, r3
 8011b5e:	d018      	beq.n	8011b92 <Uart_Clear_DMA_TX+0x6e2>
 8011b60:	4b19      	ldr	r3, [pc, #100]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011b62:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	4619      	mov	r1, r3
 8011b6a:	4b24      	ldr	r3, [pc, #144]	; (8011bfc <Uart_Clear_DMA_TX+0x74c>)
 8011b6c:	4299      	cmp	r1, r3
 8011b6e:	d00d      	beq.n	8011b8c <Uart_Clear_DMA_TX+0x6dc>
 8011b70:	4b15      	ldr	r3, [pc, #84]	; (8011bc8 <Uart_Clear_DMA_TX+0x718>)
 8011b72:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	4619      	mov	r1, r3
 8011b7a:	4b21      	ldr	r3, [pc, #132]	; (8011c00 <Uart_Clear_DMA_TX+0x750>)
 8011b7c:	4299      	cmp	r1, r3
 8011b7e:	d102      	bne.n	8011b86 <Uart_Clear_DMA_TX+0x6d6>
 8011b80:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b84:	e01e      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011b86:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8011b8a:	e01b      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011b8c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b90:	e018      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011b92:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b96:	e015      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011b98:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b9c:	e012      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011b9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011ba2:	e00f      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011ba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011ba8:	e00c      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011baa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011bae:	e009      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011bb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011bb4:	e006      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011bb6:	2310      	movs	r3, #16
 8011bb8:	e004      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011bba:	2310      	movs	r3, #16
 8011bbc:	e002      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011bbe:	2310      	movs	r3, #16
 8011bc0:	e000      	b.n	8011bc4 <Uart_Clear_DMA_TX+0x714>
 8011bc2:	2310      	movs	r3, #16
 8011bc4:	6093      	str	r3, [r2, #8]
 8011bc6:	e151      	b.n	8011e6c <Uart_Clear_DMA_TX+0x9bc>
 8011bc8:	2002bf44 	.word	0x2002bf44
 8011bcc:	40026458 	.word	0x40026458
 8011bd0:	40026400 	.word	0x40026400
 8011bd4:	40026010 	.word	0x40026010
 8011bd8:	40026410 	.word	0x40026410
 8011bdc:	40026070 	.word	0x40026070
 8011be0:	40026470 	.word	0x40026470
 8011be4:	40026028 	.word	0x40026028
 8011be8:	40026428 	.word	0x40026428
 8011bec:	40026088 	.word	0x40026088
 8011bf0:	40026488 	.word	0x40026488
 8011bf4:	40026040 	.word	0x40026040
 8011bf8:	40026440 	.word	0x40026440
 8011bfc:	400260a0 	.word	0x400260a0
 8011c00:	400264a0 	.word	0x400264a0
 8011c04:	400260b8 	.word	0x400260b8
 8011c08:	4b88      	ldr	r3, [pc, #544]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c0a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	461a      	mov	r2, r3
 8011c12:	4b87      	ldr	r3, [pc, #540]	; (8011e30 <Uart_Clear_DMA_TX+0x980>)
 8011c14:	429a      	cmp	r2, r3
 8011c16:	f240 8085 	bls.w	8011d24 <Uart_Clear_DMA_TX+0x874>
 8011c1a:	4a86      	ldr	r2, [pc, #536]	; (8011e34 <Uart_Clear_DMA_TX+0x984>)
 8011c1c:	4b83      	ldr	r3, [pc, #524]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c1e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	4619      	mov	r1, r3
 8011c26:	4b84      	ldr	r3, [pc, #528]	; (8011e38 <Uart_Clear_DMA_TX+0x988>)
 8011c28:	4299      	cmp	r1, r3
 8011c2a:	d078      	beq.n	8011d1e <Uart_Clear_DMA_TX+0x86e>
 8011c2c:	4b7f      	ldr	r3, [pc, #508]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c2e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	4619      	mov	r1, r3
 8011c36:	4b81      	ldr	r3, [pc, #516]	; (8011e3c <Uart_Clear_DMA_TX+0x98c>)
 8011c38:	4299      	cmp	r1, r3
 8011c3a:	d06e      	beq.n	8011d1a <Uart_Clear_DMA_TX+0x86a>
 8011c3c:	4b7b      	ldr	r3, [pc, #492]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c3e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	4619      	mov	r1, r3
 8011c46:	4b7e      	ldr	r3, [pc, #504]	; (8011e40 <Uart_Clear_DMA_TX+0x990>)
 8011c48:	4299      	cmp	r1, r3
 8011c4a:	d064      	beq.n	8011d16 <Uart_Clear_DMA_TX+0x866>
 8011c4c:	4b77      	ldr	r3, [pc, #476]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c4e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	4619      	mov	r1, r3
 8011c56:	4b7b      	ldr	r3, [pc, #492]	; (8011e44 <Uart_Clear_DMA_TX+0x994>)
 8011c58:	4299      	cmp	r1, r3
 8011c5a:	d05a      	beq.n	8011d12 <Uart_Clear_DMA_TX+0x862>
 8011c5c:	4b73      	ldr	r3, [pc, #460]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c5e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	4619      	mov	r1, r3
 8011c66:	4b78      	ldr	r3, [pc, #480]	; (8011e48 <Uart_Clear_DMA_TX+0x998>)
 8011c68:	4299      	cmp	r1, r3
 8011c6a:	d04f      	beq.n	8011d0c <Uart_Clear_DMA_TX+0x85c>
 8011c6c:	4b6f      	ldr	r3, [pc, #444]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c6e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	4619      	mov	r1, r3
 8011c76:	4b75      	ldr	r3, [pc, #468]	; (8011e4c <Uart_Clear_DMA_TX+0x99c>)
 8011c78:	4299      	cmp	r1, r3
 8011c7a:	d044      	beq.n	8011d06 <Uart_Clear_DMA_TX+0x856>
 8011c7c:	4b6b      	ldr	r3, [pc, #428]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c7e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	4619      	mov	r1, r3
 8011c86:	4b72      	ldr	r3, [pc, #456]	; (8011e50 <Uart_Clear_DMA_TX+0x9a0>)
 8011c88:	4299      	cmp	r1, r3
 8011c8a:	d039      	beq.n	8011d00 <Uart_Clear_DMA_TX+0x850>
 8011c8c:	4b67      	ldr	r3, [pc, #412]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c8e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	4619      	mov	r1, r3
 8011c96:	4b6f      	ldr	r3, [pc, #444]	; (8011e54 <Uart_Clear_DMA_TX+0x9a4>)
 8011c98:	4299      	cmp	r1, r3
 8011c9a:	d02e      	beq.n	8011cfa <Uart_Clear_DMA_TX+0x84a>
 8011c9c:	4b63      	ldr	r3, [pc, #396]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011c9e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	4619      	mov	r1, r3
 8011ca6:	4b6c      	ldr	r3, [pc, #432]	; (8011e58 <Uart_Clear_DMA_TX+0x9a8>)
 8011ca8:	4299      	cmp	r1, r3
 8011caa:	d023      	beq.n	8011cf4 <Uart_Clear_DMA_TX+0x844>
 8011cac:	4b5f      	ldr	r3, [pc, #380]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011cae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	4619      	mov	r1, r3
 8011cb6:	4b69      	ldr	r3, [pc, #420]	; (8011e5c <Uart_Clear_DMA_TX+0x9ac>)
 8011cb8:	4299      	cmp	r1, r3
 8011cba:	d018      	beq.n	8011cee <Uart_Clear_DMA_TX+0x83e>
 8011cbc:	4b5b      	ldr	r3, [pc, #364]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011cbe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	4619      	mov	r1, r3
 8011cc6:	4b66      	ldr	r3, [pc, #408]	; (8011e60 <Uart_Clear_DMA_TX+0x9b0>)
 8011cc8:	4299      	cmp	r1, r3
 8011cca:	d00d      	beq.n	8011ce8 <Uart_Clear_DMA_TX+0x838>
 8011ccc:	4b57      	ldr	r3, [pc, #348]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011cce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	4619      	mov	r1, r3
 8011cd6:	4b63      	ldr	r3, [pc, #396]	; (8011e64 <Uart_Clear_DMA_TX+0x9b4>)
 8011cd8:	4299      	cmp	r1, r3
 8011cda:	d102      	bne.n	8011ce2 <Uart_Clear_DMA_TX+0x832>
 8011cdc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011ce0:	e01e      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011ce2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8011ce6:	e01b      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011ce8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011cec:	e018      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011cee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011cf2:	e015      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011cf4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011cf8:	e012      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011cfe:	e00f      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011d00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d04:	e00c      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011d06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d0a:	e009      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011d0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d10:	e006      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011d12:	2310      	movs	r3, #16
 8011d14:	e004      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011d16:	2310      	movs	r3, #16
 8011d18:	e002      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011d1a:	2310      	movs	r3, #16
 8011d1c:	e000      	b.n	8011d20 <Uart_Clear_DMA_TX+0x870>
 8011d1e:	2310      	movs	r3, #16
 8011d20:	60d3      	str	r3, [r2, #12]
 8011d22:	e0a3      	b.n	8011e6c <Uart_Clear_DMA_TX+0x9bc>
 8011d24:	4a43      	ldr	r2, [pc, #268]	; (8011e34 <Uart_Clear_DMA_TX+0x984>)
 8011d26:	4b41      	ldr	r3, [pc, #260]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011d28:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	4619      	mov	r1, r3
 8011d30:	4b41      	ldr	r3, [pc, #260]	; (8011e38 <Uart_Clear_DMA_TX+0x988>)
 8011d32:	4299      	cmp	r1, r3
 8011d34:	f000 8098 	beq.w	8011e68 <Uart_Clear_DMA_TX+0x9b8>
 8011d38:	4b3c      	ldr	r3, [pc, #240]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011d3a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	4619      	mov	r1, r3
 8011d42:	4b3e      	ldr	r3, [pc, #248]	; (8011e3c <Uart_Clear_DMA_TX+0x98c>)
 8011d44:	4299      	cmp	r1, r3
 8011d46:	d06e      	beq.n	8011e26 <Uart_Clear_DMA_TX+0x976>
 8011d48:	4b38      	ldr	r3, [pc, #224]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011d4a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	4619      	mov	r1, r3
 8011d52:	4b3b      	ldr	r3, [pc, #236]	; (8011e40 <Uart_Clear_DMA_TX+0x990>)
 8011d54:	4299      	cmp	r1, r3
 8011d56:	d064      	beq.n	8011e22 <Uart_Clear_DMA_TX+0x972>
 8011d58:	4b34      	ldr	r3, [pc, #208]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011d5a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	4619      	mov	r1, r3
 8011d62:	4b38      	ldr	r3, [pc, #224]	; (8011e44 <Uart_Clear_DMA_TX+0x994>)
 8011d64:	4299      	cmp	r1, r3
 8011d66:	d05a      	beq.n	8011e1e <Uart_Clear_DMA_TX+0x96e>
 8011d68:	4b30      	ldr	r3, [pc, #192]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011d6a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	4619      	mov	r1, r3
 8011d72:	4b35      	ldr	r3, [pc, #212]	; (8011e48 <Uart_Clear_DMA_TX+0x998>)
 8011d74:	4299      	cmp	r1, r3
 8011d76:	d04f      	beq.n	8011e18 <Uart_Clear_DMA_TX+0x968>
 8011d78:	4b2c      	ldr	r3, [pc, #176]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011d7a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	4619      	mov	r1, r3
 8011d82:	4b32      	ldr	r3, [pc, #200]	; (8011e4c <Uart_Clear_DMA_TX+0x99c>)
 8011d84:	4299      	cmp	r1, r3
 8011d86:	d044      	beq.n	8011e12 <Uart_Clear_DMA_TX+0x962>
 8011d88:	4b28      	ldr	r3, [pc, #160]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011d8a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	4619      	mov	r1, r3
 8011d92:	4b2f      	ldr	r3, [pc, #188]	; (8011e50 <Uart_Clear_DMA_TX+0x9a0>)
 8011d94:	4299      	cmp	r1, r3
 8011d96:	d039      	beq.n	8011e0c <Uart_Clear_DMA_TX+0x95c>
 8011d98:	4b24      	ldr	r3, [pc, #144]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011d9a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	4619      	mov	r1, r3
 8011da2:	4b2c      	ldr	r3, [pc, #176]	; (8011e54 <Uart_Clear_DMA_TX+0x9a4>)
 8011da4:	4299      	cmp	r1, r3
 8011da6:	d02e      	beq.n	8011e06 <Uart_Clear_DMA_TX+0x956>
 8011da8:	4b20      	ldr	r3, [pc, #128]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011daa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	4619      	mov	r1, r3
 8011db2:	4b29      	ldr	r3, [pc, #164]	; (8011e58 <Uart_Clear_DMA_TX+0x9a8>)
 8011db4:	4299      	cmp	r1, r3
 8011db6:	d023      	beq.n	8011e00 <Uart_Clear_DMA_TX+0x950>
 8011db8:	4b1c      	ldr	r3, [pc, #112]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011dba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	4619      	mov	r1, r3
 8011dc2:	4b26      	ldr	r3, [pc, #152]	; (8011e5c <Uart_Clear_DMA_TX+0x9ac>)
 8011dc4:	4299      	cmp	r1, r3
 8011dc6:	d018      	beq.n	8011dfa <Uart_Clear_DMA_TX+0x94a>
 8011dc8:	4b18      	ldr	r3, [pc, #96]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011dca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	4619      	mov	r1, r3
 8011dd2:	4b23      	ldr	r3, [pc, #140]	; (8011e60 <Uart_Clear_DMA_TX+0x9b0>)
 8011dd4:	4299      	cmp	r1, r3
 8011dd6:	d00d      	beq.n	8011df4 <Uart_Clear_DMA_TX+0x944>
 8011dd8:	4b14      	ldr	r3, [pc, #80]	; (8011e2c <Uart_Clear_DMA_TX+0x97c>)
 8011dda:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	4619      	mov	r1, r3
 8011de2:	4b20      	ldr	r3, [pc, #128]	; (8011e64 <Uart_Clear_DMA_TX+0x9b4>)
 8011de4:	4299      	cmp	r1, r3
 8011de6:	d102      	bne.n	8011dee <Uart_Clear_DMA_TX+0x93e>
 8011de8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011dec:	e03d      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011dee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8011df2:	e03a      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011df4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011df8:	e037      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011dfa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011dfe:	e034      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011e00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011e04:	e031      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e0a:	e02e      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011e0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e10:	e02b      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011e12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e16:	e028      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011e18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e1c:	e025      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011e1e:	2310      	movs	r3, #16
 8011e20:	e023      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011e22:	2310      	movs	r3, #16
 8011e24:	e021      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011e26:	2310      	movs	r3, #16
 8011e28:	e01f      	b.n	8011e6a <Uart_Clear_DMA_TX+0x9ba>
 8011e2a:	bf00      	nop
 8011e2c:	2002bf44 	.word	0x2002bf44
 8011e30:	40026058 	.word	0x40026058
 8011e34:	40026000 	.word	0x40026000
 8011e38:	40026010 	.word	0x40026010
 8011e3c:	40026410 	.word	0x40026410
 8011e40:	40026070 	.word	0x40026070
 8011e44:	40026470 	.word	0x40026470
 8011e48:	40026028 	.word	0x40026028
 8011e4c:	40026428 	.word	0x40026428
 8011e50:	40026088 	.word	0x40026088
 8011e54:	40026488 	.word	0x40026488
 8011e58:	40026040 	.word	0x40026040
 8011e5c:	40026440 	.word	0x40026440
 8011e60:	400260a0 	.word	0x400260a0
 8011e64:	400264a0 	.word	0x400264a0
 8011e68:	2310      	movs	r3, #16
 8011e6a:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 8011e6c:	4b8d      	ldr	r3, [pc, #564]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011e6e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	461a      	mov	r2, r3
 8011e76:	4b8c      	ldr	r3, [pc, #560]	; (80120a8 <Uart_Clear_DMA_TX+0xbf8>)
 8011e78:	429a      	cmp	r2, r3
 8011e7a:	f240 8085 	bls.w	8011f88 <Uart_Clear_DMA_TX+0xad8>
 8011e7e:	4a8b      	ldr	r2, [pc, #556]	; (80120ac <Uart_Clear_DMA_TX+0xbfc>)
 8011e80:	4b88      	ldr	r3, [pc, #544]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011e82:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	4619      	mov	r1, r3
 8011e8a:	4b89      	ldr	r3, [pc, #548]	; (80120b0 <Uart_Clear_DMA_TX+0xc00>)
 8011e8c:	4299      	cmp	r1, r3
 8011e8e:	d078      	beq.n	8011f82 <Uart_Clear_DMA_TX+0xad2>
 8011e90:	4b84      	ldr	r3, [pc, #528]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011e92:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	4619      	mov	r1, r3
 8011e9a:	4b86      	ldr	r3, [pc, #536]	; (80120b4 <Uart_Clear_DMA_TX+0xc04>)
 8011e9c:	4299      	cmp	r1, r3
 8011e9e:	d06e      	beq.n	8011f7e <Uart_Clear_DMA_TX+0xace>
 8011ea0:	4b80      	ldr	r3, [pc, #512]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011ea2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	4619      	mov	r1, r3
 8011eaa:	4b83      	ldr	r3, [pc, #524]	; (80120b8 <Uart_Clear_DMA_TX+0xc08>)
 8011eac:	4299      	cmp	r1, r3
 8011eae:	d064      	beq.n	8011f7a <Uart_Clear_DMA_TX+0xaca>
 8011eb0:	4b7c      	ldr	r3, [pc, #496]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011eb2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011eb6:	681b      	ldr	r3, [r3, #0]
 8011eb8:	4619      	mov	r1, r3
 8011eba:	4b80      	ldr	r3, [pc, #512]	; (80120bc <Uart_Clear_DMA_TX+0xc0c>)
 8011ebc:	4299      	cmp	r1, r3
 8011ebe:	d05a      	beq.n	8011f76 <Uart_Clear_DMA_TX+0xac6>
 8011ec0:	4b78      	ldr	r3, [pc, #480]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011ec2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	4619      	mov	r1, r3
 8011eca:	4b7d      	ldr	r3, [pc, #500]	; (80120c0 <Uart_Clear_DMA_TX+0xc10>)
 8011ecc:	4299      	cmp	r1, r3
 8011ece:	d04f      	beq.n	8011f70 <Uart_Clear_DMA_TX+0xac0>
 8011ed0:	4b74      	ldr	r3, [pc, #464]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011ed2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ed6:	681b      	ldr	r3, [r3, #0]
 8011ed8:	4619      	mov	r1, r3
 8011eda:	4b7a      	ldr	r3, [pc, #488]	; (80120c4 <Uart_Clear_DMA_TX+0xc14>)
 8011edc:	4299      	cmp	r1, r3
 8011ede:	d044      	beq.n	8011f6a <Uart_Clear_DMA_TX+0xaba>
 8011ee0:	4b70      	ldr	r3, [pc, #448]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011ee2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	4619      	mov	r1, r3
 8011eea:	4b77      	ldr	r3, [pc, #476]	; (80120c8 <Uart_Clear_DMA_TX+0xc18>)
 8011eec:	4299      	cmp	r1, r3
 8011eee:	d039      	beq.n	8011f64 <Uart_Clear_DMA_TX+0xab4>
 8011ef0:	4b6c      	ldr	r3, [pc, #432]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011ef2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	4619      	mov	r1, r3
 8011efa:	4b74      	ldr	r3, [pc, #464]	; (80120cc <Uart_Clear_DMA_TX+0xc1c>)
 8011efc:	4299      	cmp	r1, r3
 8011efe:	d02e      	beq.n	8011f5e <Uart_Clear_DMA_TX+0xaae>
 8011f00:	4b68      	ldr	r3, [pc, #416]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011f02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	4619      	mov	r1, r3
 8011f0a:	4b71      	ldr	r3, [pc, #452]	; (80120d0 <Uart_Clear_DMA_TX+0xc20>)
 8011f0c:	4299      	cmp	r1, r3
 8011f0e:	d023      	beq.n	8011f58 <Uart_Clear_DMA_TX+0xaa8>
 8011f10:	4b64      	ldr	r3, [pc, #400]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011f12:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	4619      	mov	r1, r3
 8011f1a:	4b6e      	ldr	r3, [pc, #440]	; (80120d4 <Uart_Clear_DMA_TX+0xc24>)
 8011f1c:	4299      	cmp	r1, r3
 8011f1e:	d018      	beq.n	8011f52 <Uart_Clear_DMA_TX+0xaa2>
 8011f20:	4b60      	ldr	r3, [pc, #384]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011f22:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	4619      	mov	r1, r3
 8011f2a:	4b6b      	ldr	r3, [pc, #428]	; (80120d8 <Uart_Clear_DMA_TX+0xc28>)
 8011f2c:	4299      	cmp	r1, r3
 8011f2e:	d00d      	beq.n	8011f4c <Uart_Clear_DMA_TX+0xa9c>
 8011f30:	4b5c      	ldr	r3, [pc, #368]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011f32:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	4619      	mov	r1, r3
 8011f3a:	4b68      	ldr	r3, [pc, #416]	; (80120dc <Uart_Clear_DMA_TX+0xc2c>)
 8011f3c:	4299      	cmp	r1, r3
 8011f3e:	d102      	bne.n	8011f46 <Uart_Clear_DMA_TX+0xa96>
 8011f40:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011f44:	e01e      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011f4a:	e01b      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f4c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011f50:	e018      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f52:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011f56:	e015      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f58:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011f5c:	e012      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011f62:	e00f      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011f68:	e00c      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011f6e:	e009      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011f74:	e006      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f76:	2308      	movs	r3, #8
 8011f78:	e004      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f7a:	2308      	movs	r3, #8
 8011f7c:	e002      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f7e:	2308      	movs	r3, #8
 8011f80:	e000      	b.n	8011f84 <Uart_Clear_DMA_TX+0xad4>
 8011f82:	2308      	movs	r3, #8
 8011f84:	60d3      	str	r3, [r2, #12]
 8011f86:	e1bf      	b.n	8012308 <Uart_Clear_DMA_TX+0xe58>
 8011f88:	4b46      	ldr	r3, [pc, #280]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011f8a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	461a      	mov	r2, r3
 8011f92:	4b53      	ldr	r3, [pc, #332]	; (80120e0 <Uart_Clear_DMA_TX+0xc30>)
 8011f94:	429a      	cmp	r2, r3
 8011f96:	f240 80a5 	bls.w	80120e4 <Uart_Clear_DMA_TX+0xc34>
 8011f9a:	4a44      	ldr	r2, [pc, #272]	; (80120ac <Uart_Clear_DMA_TX+0xbfc>)
 8011f9c:	4b41      	ldr	r3, [pc, #260]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011f9e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	4619      	mov	r1, r3
 8011fa6:	4b42      	ldr	r3, [pc, #264]	; (80120b0 <Uart_Clear_DMA_TX+0xc00>)
 8011fa8:	4299      	cmp	r1, r3
 8011faa:	d078      	beq.n	801209e <Uart_Clear_DMA_TX+0xbee>
 8011fac:	4b3d      	ldr	r3, [pc, #244]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011fae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	4619      	mov	r1, r3
 8011fb6:	4b3f      	ldr	r3, [pc, #252]	; (80120b4 <Uart_Clear_DMA_TX+0xc04>)
 8011fb8:	4299      	cmp	r1, r3
 8011fba:	d06e      	beq.n	801209a <Uart_Clear_DMA_TX+0xbea>
 8011fbc:	4b39      	ldr	r3, [pc, #228]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011fbe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	4619      	mov	r1, r3
 8011fc6:	4b3c      	ldr	r3, [pc, #240]	; (80120b8 <Uart_Clear_DMA_TX+0xc08>)
 8011fc8:	4299      	cmp	r1, r3
 8011fca:	d064      	beq.n	8012096 <Uart_Clear_DMA_TX+0xbe6>
 8011fcc:	4b35      	ldr	r3, [pc, #212]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011fce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	4619      	mov	r1, r3
 8011fd6:	4b39      	ldr	r3, [pc, #228]	; (80120bc <Uart_Clear_DMA_TX+0xc0c>)
 8011fd8:	4299      	cmp	r1, r3
 8011fda:	d05a      	beq.n	8012092 <Uart_Clear_DMA_TX+0xbe2>
 8011fdc:	4b31      	ldr	r3, [pc, #196]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011fde:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	4619      	mov	r1, r3
 8011fe6:	4b36      	ldr	r3, [pc, #216]	; (80120c0 <Uart_Clear_DMA_TX+0xc10>)
 8011fe8:	4299      	cmp	r1, r3
 8011fea:	d04f      	beq.n	801208c <Uart_Clear_DMA_TX+0xbdc>
 8011fec:	4b2d      	ldr	r3, [pc, #180]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011fee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	4619      	mov	r1, r3
 8011ff6:	4b33      	ldr	r3, [pc, #204]	; (80120c4 <Uart_Clear_DMA_TX+0xc14>)
 8011ff8:	4299      	cmp	r1, r3
 8011ffa:	d044      	beq.n	8012086 <Uart_Clear_DMA_TX+0xbd6>
 8011ffc:	4b29      	ldr	r3, [pc, #164]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 8011ffe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	4619      	mov	r1, r3
 8012006:	4b30      	ldr	r3, [pc, #192]	; (80120c8 <Uart_Clear_DMA_TX+0xc18>)
 8012008:	4299      	cmp	r1, r3
 801200a:	d039      	beq.n	8012080 <Uart_Clear_DMA_TX+0xbd0>
 801200c:	4b25      	ldr	r3, [pc, #148]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 801200e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	4619      	mov	r1, r3
 8012016:	4b2d      	ldr	r3, [pc, #180]	; (80120cc <Uart_Clear_DMA_TX+0xc1c>)
 8012018:	4299      	cmp	r1, r3
 801201a:	d02e      	beq.n	801207a <Uart_Clear_DMA_TX+0xbca>
 801201c:	4b21      	ldr	r3, [pc, #132]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 801201e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012022:	681b      	ldr	r3, [r3, #0]
 8012024:	4619      	mov	r1, r3
 8012026:	4b2a      	ldr	r3, [pc, #168]	; (80120d0 <Uart_Clear_DMA_TX+0xc20>)
 8012028:	4299      	cmp	r1, r3
 801202a:	d023      	beq.n	8012074 <Uart_Clear_DMA_TX+0xbc4>
 801202c:	4b1d      	ldr	r3, [pc, #116]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 801202e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	4619      	mov	r1, r3
 8012036:	4b27      	ldr	r3, [pc, #156]	; (80120d4 <Uart_Clear_DMA_TX+0xc24>)
 8012038:	4299      	cmp	r1, r3
 801203a:	d018      	beq.n	801206e <Uart_Clear_DMA_TX+0xbbe>
 801203c:	4b19      	ldr	r3, [pc, #100]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 801203e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	4619      	mov	r1, r3
 8012046:	4b24      	ldr	r3, [pc, #144]	; (80120d8 <Uart_Clear_DMA_TX+0xc28>)
 8012048:	4299      	cmp	r1, r3
 801204a:	d00d      	beq.n	8012068 <Uart_Clear_DMA_TX+0xbb8>
 801204c:	4b15      	ldr	r3, [pc, #84]	; (80120a4 <Uart_Clear_DMA_TX+0xbf4>)
 801204e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	4619      	mov	r1, r3
 8012056:	4b21      	ldr	r3, [pc, #132]	; (80120dc <Uart_Clear_DMA_TX+0xc2c>)
 8012058:	4299      	cmp	r1, r3
 801205a:	d102      	bne.n	8012062 <Uart_Clear_DMA_TX+0xbb2>
 801205c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012060:	e01e      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 8012062:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012066:	e01b      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 8012068:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801206c:	e018      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 801206e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012072:	e015      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 8012074:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012078:	e012      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 801207a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801207e:	e00f      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 8012080:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012084:	e00c      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 8012086:	f44f 7300 	mov.w	r3, #512	; 0x200
 801208a:	e009      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 801208c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012090:	e006      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 8012092:	2308      	movs	r3, #8
 8012094:	e004      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 8012096:	2308      	movs	r3, #8
 8012098:	e002      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 801209a:	2308      	movs	r3, #8
 801209c:	e000      	b.n	80120a0 <Uart_Clear_DMA_TX+0xbf0>
 801209e:	2308      	movs	r3, #8
 80120a0:	6093      	str	r3, [r2, #8]
 80120a2:	e131      	b.n	8012308 <Uart_Clear_DMA_TX+0xe58>
 80120a4:	2002bf44 	.word	0x2002bf44
 80120a8:	40026458 	.word	0x40026458
 80120ac:	40026400 	.word	0x40026400
 80120b0:	40026010 	.word	0x40026010
 80120b4:	40026410 	.word	0x40026410
 80120b8:	40026070 	.word	0x40026070
 80120bc:	40026470 	.word	0x40026470
 80120c0:	40026028 	.word	0x40026028
 80120c4:	40026428 	.word	0x40026428
 80120c8:	40026088 	.word	0x40026088
 80120cc:	40026488 	.word	0x40026488
 80120d0:	40026040 	.word	0x40026040
 80120d4:	40026440 	.word	0x40026440
 80120d8:	400260a0 	.word	0x400260a0
 80120dc:	400264a0 	.word	0x400264a0
 80120e0:	400260b8 	.word	0x400260b8
 80120e4:	4b96      	ldr	r3, [pc, #600]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 80120e6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80120ea:	681b      	ldr	r3, [r3, #0]
 80120ec:	461a      	mov	r2, r3
 80120ee:	4b95      	ldr	r3, [pc, #596]	; (8012344 <Uart_Clear_DMA_TX+0xe94>)
 80120f0:	429a      	cmp	r2, r3
 80120f2:	f240 8085 	bls.w	8012200 <Uart_Clear_DMA_TX+0xd50>
 80120f6:	4a94      	ldr	r2, [pc, #592]	; (8012348 <Uart_Clear_DMA_TX+0xe98>)
 80120f8:	4b91      	ldr	r3, [pc, #580]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 80120fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	4619      	mov	r1, r3
 8012102:	4b92      	ldr	r3, [pc, #584]	; (801234c <Uart_Clear_DMA_TX+0xe9c>)
 8012104:	4299      	cmp	r1, r3
 8012106:	d078      	beq.n	80121fa <Uart_Clear_DMA_TX+0xd4a>
 8012108:	4b8d      	ldr	r3, [pc, #564]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801210a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	4619      	mov	r1, r3
 8012112:	4b8f      	ldr	r3, [pc, #572]	; (8012350 <Uart_Clear_DMA_TX+0xea0>)
 8012114:	4299      	cmp	r1, r3
 8012116:	d06e      	beq.n	80121f6 <Uart_Clear_DMA_TX+0xd46>
 8012118:	4b89      	ldr	r3, [pc, #548]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801211a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	4619      	mov	r1, r3
 8012122:	4b8c      	ldr	r3, [pc, #560]	; (8012354 <Uart_Clear_DMA_TX+0xea4>)
 8012124:	4299      	cmp	r1, r3
 8012126:	d064      	beq.n	80121f2 <Uart_Clear_DMA_TX+0xd42>
 8012128:	4b85      	ldr	r3, [pc, #532]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801212a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	4619      	mov	r1, r3
 8012132:	4b89      	ldr	r3, [pc, #548]	; (8012358 <Uart_Clear_DMA_TX+0xea8>)
 8012134:	4299      	cmp	r1, r3
 8012136:	d05a      	beq.n	80121ee <Uart_Clear_DMA_TX+0xd3e>
 8012138:	4b81      	ldr	r3, [pc, #516]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801213a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	4619      	mov	r1, r3
 8012142:	4b86      	ldr	r3, [pc, #536]	; (801235c <Uart_Clear_DMA_TX+0xeac>)
 8012144:	4299      	cmp	r1, r3
 8012146:	d04f      	beq.n	80121e8 <Uart_Clear_DMA_TX+0xd38>
 8012148:	4b7d      	ldr	r3, [pc, #500]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801214a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	4619      	mov	r1, r3
 8012152:	4b83      	ldr	r3, [pc, #524]	; (8012360 <Uart_Clear_DMA_TX+0xeb0>)
 8012154:	4299      	cmp	r1, r3
 8012156:	d044      	beq.n	80121e2 <Uart_Clear_DMA_TX+0xd32>
 8012158:	4b79      	ldr	r3, [pc, #484]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801215a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	4619      	mov	r1, r3
 8012162:	4b80      	ldr	r3, [pc, #512]	; (8012364 <Uart_Clear_DMA_TX+0xeb4>)
 8012164:	4299      	cmp	r1, r3
 8012166:	d039      	beq.n	80121dc <Uart_Clear_DMA_TX+0xd2c>
 8012168:	4b75      	ldr	r3, [pc, #468]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801216a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	4619      	mov	r1, r3
 8012172:	4b7d      	ldr	r3, [pc, #500]	; (8012368 <Uart_Clear_DMA_TX+0xeb8>)
 8012174:	4299      	cmp	r1, r3
 8012176:	d02e      	beq.n	80121d6 <Uart_Clear_DMA_TX+0xd26>
 8012178:	4b71      	ldr	r3, [pc, #452]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801217a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	4619      	mov	r1, r3
 8012182:	4b7a      	ldr	r3, [pc, #488]	; (801236c <Uart_Clear_DMA_TX+0xebc>)
 8012184:	4299      	cmp	r1, r3
 8012186:	d023      	beq.n	80121d0 <Uart_Clear_DMA_TX+0xd20>
 8012188:	4b6d      	ldr	r3, [pc, #436]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801218a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	4619      	mov	r1, r3
 8012192:	4b77      	ldr	r3, [pc, #476]	; (8012370 <Uart_Clear_DMA_TX+0xec0>)
 8012194:	4299      	cmp	r1, r3
 8012196:	d018      	beq.n	80121ca <Uart_Clear_DMA_TX+0xd1a>
 8012198:	4b69      	ldr	r3, [pc, #420]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801219a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	4619      	mov	r1, r3
 80121a2:	4b74      	ldr	r3, [pc, #464]	; (8012374 <Uart_Clear_DMA_TX+0xec4>)
 80121a4:	4299      	cmp	r1, r3
 80121a6:	d00d      	beq.n	80121c4 <Uart_Clear_DMA_TX+0xd14>
 80121a8:	4b65      	ldr	r3, [pc, #404]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 80121aa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	4619      	mov	r1, r3
 80121b2:	4b71      	ldr	r3, [pc, #452]	; (8012378 <Uart_Clear_DMA_TX+0xec8>)
 80121b4:	4299      	cmp	r1, r3
 80121b6:	d102      	bne.n	80121be <Uart_Clear_DMA_TX+0xd0e>
 80121b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80121bc:	e01e      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80121c2:	e01b      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80121c8:	e018      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121ca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80121ce:	e015      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80121d4:	e012      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80121da:	e00f      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80121e0:	e00c      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80121e6:	e009      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80121ec:	e006      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121ee:	2308      	movs	r3, #8
 80121f0:	e004      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121f2:	2308      	movs	r3, #8
 80121f4:	e002      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121f6:	2308      	movs	r3, #8
 80121f8:	e000      	b.n	80121fc <Uart_Clear_DMA_TX+0xd4c>
 80121fa:	2308      	movs	r3, #8
 80121fc:	60d3      	str	r3, [r2, #12]
 80121fe:	e083      	b.n	8012308 <Uart_Clear_DMA_TX+0xe58>
 8012200:	4a51      	ldr	r2, [pc, #324]	; (8012348 <Uart_Clear_DMA_TX+0xe98>)
 8012202:	4b4f      	ldr	r3, [pc, #316]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012204:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	4619      	mov	r1, r3
 801220c:	4b4f      	ldr	r3, [pc, #316]	; (801234c <Uart_Clear_DMA_TX+0xe9c>)
 801220e:	4299      	cmp	r1, r3
 8012210:	d078      	beq.n	8012304 <Uart_Clear_DMA_TX+0xe54>
 8012212:	4b4b      	ldr	r3, [pc, #300]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012214:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	4619      	mov	r1, r3
 801221c:	4b4c      	ldr	r3, [pc, #304]	; (8012350 <Uart_Clear_DMA_TX+0xea0>)
 801221e:	4299      	cmp	r1, r3
 8012220:	d06e      	beq.n	8012300 <Uart_Clear_DMA_TX+0xe50>
 8012222:	4b47      	ldr	r3, [pc, #284]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012224:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	4619      	mov	r1, r3
 801222c:	4b49      	ldr	r3, [pc, #292]	; (8012354 <Uart_Clear_DMA_TX+0xea4>)
 801222e:	4299      	cmp	r1, r3
 8012230:	d064      	beq.n	80122fc <Uart_Clear_DMA_TX+0xe4c>
 8012232:	4b43      	ldr	r3, [pc, #268]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012234:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	4619      	mov	r1, r3
 801223c:	4b46      	ldr	r3, [pc, #280]	; (8012358 <Uart_Clear_DMA_TX+0xea8>)
 801223e:	4299      	cmp	r1, r3
 8012240:	d05a      	beq.n	80122f8 <Uart_Clear_DMA_TX+0xe48>
 8012242:	4b3f      	ldr	r3, [pc, #252]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012244:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	4619      	mov	r1, r3
 801224c:	4b43      	ldr	r3, [pc, #268]	; (801235c <Uart_Clear_DMA_TX+0xeac>)
 801224e:	4299      	cmp	r1, r3
 8012250:	d04f      	beq.n	80122f2 <Uart_Clear_DMA_TX+0xe42>
 8012252:	4b3b      	ldr	r3, [pc, #236]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012254:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	4619      	mov	r1, r3
 801225c:	4b40      	ldr	r3, [pc, #256]	; (8012360 <Uart_Clear_DMA_TX+0xeb0>)
 801225e:	4299      	cmp	r1, r3
 8012260:	d044      	beq.n	80122ec <Uart_Clear_DMA_TX+0xe3c>
 8012262:	4b37      	ldr	r3, [pc, #220]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012264:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	4619      	mov	r1, r3
 801226c:	4b3d      	ldr	r3, [pc, #244]	; (8012364 <Uart_Clear_DMA_TX+0xeb4>)
 801226e:	4299      	cmp	r1, r3
 8012270:	d039      	beq.n	80122e6 <Uart_Clear_DMA_TX+0xe36>
 8012272:	4b33      	ldr	r3, [pc, #204]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012274:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	4619      	mov	r1, r3
 801227c:	4b3a      	ldr	r3, [pc, #232]	; (8012368 <Uart_Clear_DMA_TX+0xeb8>)
 801227e:	4299      	cmp	r1, r3
 8012280:	d02e      	beq.n	80122e0 <Uart_Clear_DMA_TX+0xe30>
 8012282:	4b2f      	ldr	r3, [pc, #188]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012284:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	4619      	mov	r1, r3
 801228c:	4b37      	ldr	r3, [pc, #220]	; (801236c <Uart_Clear_DMA_TX+0xebc>)
 801228e:	4299      	cmp	r1, r3
 8012290:	d023      	beq.n	80122da <Uart_Clear_DMA_TX+0xe2a>
 8012292:	4b2b      	ldr	r3, [pc, #172]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012294:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	4619      	mov	r1, r3
 801229c:	4b34      	ldr	r3, [pc, #208]	; (8012370 <Uart_Clear_DMA_TX+0xec0>)
 801229e:	4299      	cmp	r1, r3
 80122a0:	d018      	beq.n	80122d4 <Uart_Clear_DMA_TX+0xe24>
 80122a2:	4b27      	ldr	r3, [pc, #156]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 80122a4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	4619      	mov	r1, r3
 80122ac:	4b31      	ldr	r3, [pc, #196]	; (8012374 <Uart_Clear_DMA_TX+0xec4>)
 80122ae:	4299      	cmp	r1, r3
 80122b0:	d00d      	beq.n	80122ce <Uart_Clear_DMA_TX+0xe1e>
 80122b2:	4b23      	ldr	r3, [pc, #140]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 80122b4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	4619      	mov	r1, r3
 80122bc:	4b2e      	ldr	r3, [pc, #184]	; (8012378 <Uart_Clear_DMA_TX+0xec8>)
 80122be:	4299      	cmp	r1, r3
 80122c0:	d102      	bne.n	80122c8 <Uart_Clear_DMA_TX+0xe18>
 80122c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80122c6:	e01e      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80122cc:	e01b      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122ce:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80122d2:	e018      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80122d8:	e015      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122da:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80122de:	e012      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80122e4:	e00f      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80122ea:	e00c      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80122f0:	e009      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80122f6:	e006      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122f8:	2308      	movs	r3, #8
 80122fa:	e004      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 80122fc:	2308      	movs	r3, #8
 80122fe:	e002      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 8012300:	2308      	movs	r3, #8
 8012302:	e000      	b.n	8012306 <Uart_Clear_DMA_TX+0xe56>
 8012304:	2308      	movs	r3, #8
 8012306:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmatx);
 8012308:	4b0d      	ldr	r3, [pc, #52]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801230a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801230e:	4618      	mov	r0, r3
 8012310:	f7f6 fefc 	bl	800910c <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 8012314:	4b0a      	ldr	r3, [pc, #40]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012316:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801231a:	4a09      	ldr	r2, [pc, #36]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801231c:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8012320:	6992      	ldr	r2, [r2, #24]
 8012322:	f042 0208 	orr.w	r2, r2, #8
 8012326:	619a      	str	r2, [r3, #24]
 8012328:	4b05      	ldr	r3, [pc, #20]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 801232a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801232e:	4a04      	ldr	r2, [pc, #16]	; (8012340 <Uart_Clear_DMA_TX+0xe90>)
 8012330:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8012334:	6992      	ldr	r2, [r2, #24]
 8012336:	f042 0210 	orr.w	r2, r2, #16
 801233a:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 801233c:	bf00      	nop
 801233e:	bd80      	pop	{r7, pc}
 8012340:	2002bf44 	.word	0x2002bf44
 8012344:	40026058 	.word	0x40026058
 8012348:	40026000 	.word	0x40026000
 801234c:	40026010 	.word	0x40026010
 8012350:	40026410 	.word	0x40026410
 8012354:	40026070 	.word	0x40026070
 8012358:	40026470 	.word	0x40026470
 801235c:	40026028 	.word	0x40026028
 8012360:	40026428 	.word	0x40026428
 8012364:	40026088 	.word	0x40026088
 8012368:	40026488 	.word	0x40026488
 801236c:	40026040 	.word	0x40026040
 8012370:	40026440 	.word	0x40026440
 8012374:	400260a0 	.word	0x400260a0
 8012378:	400264a0 	.word	0x400264a0

0801237c <Uart_Clear_DMA_RX>:

void Uart_Clear_DMA_RX(void)
{
 801237c:	b580      	push	{r7, lr}
 801237e:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 8012380:	4b8d      	ldr	r3, [pc, #564]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012382:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	461a      	mov	r2, r3
 801238a:	4b8c      	ldr	r3, [pc, #560]	; (80125bc <Uart_Clear_DMA_RX+0x240>)
 801238c:	429a      	cmp	r2, r3
 801238e:	f240 8085 	bls.w	801249c <Uart_Clear_DMA_RX+0x120>
 8012392:	4a8b      	ldr	r2, [pc, #556]	; (80125c0 <Uart_Clear_DMA_RX+0x244>)
 8012394:	4b88      	ldr	r3, [pc, #544]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012396:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	4619      	mov	r1, r3
 801239e:	4b89      	ldr	r3, [pc, #548]	; (80125c4 <Uart_Clear_DMA_RX+0x248>)
 80123a0:	4299      	cmp	r1, r3
 80123a2:	d078      	beq.n	8012496 <Uart_Clear_DMA_RX+0x11a>
 80123a4:	4b84      	ldr	r3, [pc, #528]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80123a6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	4619      	mov	r1, r3
 80123ae:	4b86      	ldr	r3, [pc, #536]	; (80125c8 <Uart_Clear_DMA_RX+0x24c>)
 80123b0:	4299      	cmp	r1, r3
 80123b2:	d06e      	beq.n	8012492 <Uart_Clear_DMA_RX+0x116>
 80123b4:	4b80      	ldr	r3, [pc, #512]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80123b6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	4619      	mov	r1, r3
 80123be:	4b83      	ldr	r3, [pc, #524]	; (80125cc <Uart_Clear_DMA_RX+0x250>)
 80123c0:	4299      	cmp	r1, r3
 80123c2:	d064      	beq.n	801248e <Uart_Clear_DMA_RX+0x112>
 80123c4:	4b7c      	ldr	r3, [pc, #496]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80123c6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	4619      	mov	r1, r3
 80123ce:	4b80      	ldr	r3, [pc, #512]	; (80125d0 <Uart_Clear_DMA_RX+0x254>)
 80123d0:	4299      	cmp	r1, r3
 80123d2:	d05a      	beq.n	801248a <Uart_Clear_DMA_RX+0x10e>
 80123d4:	4b78      	ldr	r3, [pc, #480]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80123d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	4619      	mov	r1, r3
 80123de:	4b7d      	ldr	r3, [pc, #500]	; (80125d4 <Uart_Clear_DMA_RX+0x258>)
 80123e0:	4299      	cmp	r1, r3
 80123e2:	d04f      	beq.n	8012484 <Uart_Clear_DMA_RX+0x108>
 80123e4:	4b74      	ldr	r3, [pc, #464]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80123e6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	4619      	mov	r1, r3
 80123ee:	4b7a      	ldr	r3, [pc, #488]	; (80125d8 <Uart_Clear_DMA_RX+0x25c>)
 80123f0:	4299      	cmp	r1, r3
 80123f2:	d044      	beq.n	801247e <Uart_Clear_DMA_RX+0x102>
 80123f4:	4b70      	ldr	r3, [pc, #448]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80123f6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	4619      	mov	r1, r3
 80123fe:	4b77      	ldr	r3, [pc, #476]	; (80125dc <Uart_Clear_DMA_RX+0x260>)
 8012400:	4299      	cmp	r1, r3
 8012402:	d039      	beq.n	8012478 <Uart_Clear_DMA_RX+0xfc>
 8012404:	4b6c      	ldr	r3, [pc, #432]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012406:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	4619      	mov	r1, r3
 801240e:	4b74      	ldr	r3, [pc, #464]	; (80125e0 <Uart_Clear_DMA_RX+0x264>)
 8012410:	4299      	cmp	r1, r3
 8012412:	d02e      	beq.n	8012472 <Uart_Clear_DMA_RX+0xf6>
 8012414:	4b68      	ldr	r3, [pc, #416]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012416:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	4619      	mov	r1, r3
 801241e:	4b71      	ldr	r3, [pc, #452]	; (80125e4 <Uart_Clear_DMA_RX+0x268>)
 8012420:	4299      	cmp	r1, r3
 8012422:	d023      	beq.n	801246c <Uart_Clear_DMA_RX+0xf0>
 8012424:	4b64      	ldr	r3, [pc, #400]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012426:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	4619      	mov	r1, r3
 801242e:	4b6e      	ldr	r3, [pc, #440]	; (80125e8 <Uart_Clear_DMA_RX+0x26c>)
 8012430:	4299      	cmp	r1, r3
 8012432:	d018      	beq.n	8012466 <Uart_Clear_DMA_RX+0xea>
 8012434:	4b60      	ldr	r3, [pc, #384]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012436:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	4619      	mov	r1, r3
 801243e:	4b6b      	ldr	r3, [pc, #428]	; (80125ec <Uart_Clear_DMA_RX+0x270>)
 8012440:	4299      	cmp	r1, r3
 8012442:	d00d      	beq.n	8012460 <Uart_Clear_DMA_RX+0xe4>
 8012444:	4b5c      	ldr	r3, [pc, #368]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012446:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	4619      	mov	r1, r3
 801244e:	4b68      	ldr	r3, [pc, #416]	; (80125f0 <Uart_Clear_DMA_RX+0x274>)
 8012450:	4299      	cmp	r1, r3
 8012452:	d102      	bne.n	801245a <Uart_Clear_DMA_RX+0xde>
 8012454:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012458:	e01e      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 801245a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801245e:	e01b      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 8012460:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012464:	e018      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 8012466:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801246a:	e015      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 801246c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012470:	e012      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 8012472:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012476:	e00f      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 8012478:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801247c:	e00c      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 801247e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012482:	e009      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 8012484:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012488:	e006      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 801248a:	2320      	movs	r3, #32
 801248c:	e004      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 801248e:	2320      	movs	r3, #32
 8012490:	e002      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 8012492:	2320      	movs	r3, #32
 8012494:	e000      	b.n	8012498 <Uart_Clear_DMA_RX+0x11c>
 8012496:	2320      	movs	r3, #32
 8012498:	60d3      	str	r3, [r2, #12]
 801249a:	e1df      	b.n	801285c <Uart_Clear_DMA_RX+0x4e0>
 801249c:	4b46      	ldr	r3, [pc, #280]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 801249e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	461a      	mov	r2, r3
 80124a6:	4b53      	ldr	r3, [pc, #332]	; (80125f4 <Uart_Clear_DMA_RX+0x278>)
 80124a8:	429a      	cmp	r2, r3
 80124aa:	f240 80a5 	bls.w	80125f8 <Uart_Clear_DMA_RX+0x27c>
 80124ae:	4a44      	ldr	r2, [pc, #272]	; (80125c0 <Uart_Clear_DMA_RX+0x244>)
 80124b0:	4b41      	ldr	r3, [pc, #260]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80124b2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	4619      	mov	r1, r3
 80124ba:	4b42      	ldr	r3, [pc, #264]	; (80125c4 <Uart_Clear_DMA_RX+0x248>)
 80124bc:	4299      	cmp	r1, r3
 80124be:	d078      	beq.n	80125b2 <Uart_Clear_DMA_RX+0x236>
 80124c0:	4b3d      	ldr	r3, [pc, #244]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80124c2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	4619      	mov	r1, r3
 80124ca:	4b3f      	ldr	r3, [pc, #252]	; (80125c8 <Uart_Clear_DMA_RX+0x24c>)
 80124cc:	4299      	cmp	r1, r3
 80124ce:	d06e      	beq.n	80125ae <Uart_Clear_DMA_RX+0x232>
 80124d0:	4b39      	ldr	r3, [pc, #228]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80124d2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	4619      	mov	r1, r3
 80124da:	4b3c      	ldr	r3, [pc, #240]	; (80125cc <Uart_Clear_DMA_RX+0x250>)
 80124dc:	4299      	cmp	r1, r3
 80124de:	d064      	beq.n	80125aa <Uart_Clear_DMA_RX+0x22e>
 80124e0:	4b35      	ldr	r3, [pc, #212]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80124e2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	4619      	mov	r1, r3
 80124ea:	4b39      	ldr	r3, [pc, #228]	; (80125d0 <Uart_Clear_DMA_RX+0x254>)
 80124ec:	4299      	cmp	r1, r3
 80124ee:	d05a      	beq.n	80125a6 <Uart_Clear_DMA_RX+0x22a>
 80124f0:	4b31      	ldr	r3, [pc, #196]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 80124f2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	4619      	mov	r1, r3
 80124fa:	4b36      	ldr	r3, [pc, #216]	; (80125d4 <Uart_Clear_DMA_RX+0x258>)
 80124fc:	4299      	cmp	r1, r3
 80124fe:	d04f      	beq.n	80125a0 <Uart_Clear_DMA_RX+0x224>
 8012500:	4b2d      	ldr	r3, [pc, #180]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012502:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012506:	681b      	ldr	r3, [r3, #0]
 8012508:	4619      	mov	r1, r3
 801250a:	4b33      	ldr	r3, [pc, #204]	; (80125d8 <Uart_Clear_DMA_RX+0x25c>)
 801250c:	4299      	cmp	r1, r3
 801250e:	d044      	beq.n	801259a <Uart_Clear_DMA_RX+0x21e>
 8012510:	4b29      	ldr	r3, [pc, #164]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012512:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	4619      	mov	r1, r3
 801251a:	4b30      	ldr	r3, [pc, #192]	; (80125dc <Uart_Clear_DMA_RX+0x260>)
 801251c:	4299      	cmp	r1, r3
 801251e:	d039      	beq.n	8012594 <Uart_Clear_DMA_RX+0x218>
 8012520:	4b25      	ldr	r3, [pc, #148]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012522:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	4619      	mov	r1, r3
 801252a:	4b2d      	ldr	r3, [pc, #180]	; (80125e0 <Uart_Clear_DMA_RX+0x264>)
 801252c:	4299      	cmp	r1, r3
 801252e:	d02e      	beq.n	801258e <Uart_Clear_DMA_RX+0x212>
 8012530:	4b21      	ldr	r3, [pc, #132]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012532:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	4619      	mov	r1, r3
 801253a:	4b2a      	ldr	r3, [pc, #168]	; (80125e4 <Uart_Clear_DMA_RX+0x268>)
 801253c:	4299      	cmp	r1, r3
 801253e:	d023      	beq.n	8012588 <Uart_Clear_DMA_RX+0x20c>
 8012540:	4b1d      	ldr	r3, [pc, #116]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012542:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	4619      	mov	r1, r3
 801254a:	4b27      	ldr	r3, [pc, #156]	; (80125e8 <Uart_Clear_DMA_RX+0x26c>)
 801254c:	4299      	cmp	r1, r3
 801254e:	d018      	beq.n	8012582 <Uart_Clear_DMA_RX+0x206>
 8012550:	4b19      	ldr	r3, [pc, #100]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012552:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	4619      	mov	r1, r3
 801255a:	4b24      	ldr	r3, [pc, #144]	; (80125ec <Uart_Clear_DMA_RX+0x270>)
 801255c:	4299      	cmp	r1, r3
 801255e:	d00d      	beq.n	801257c <Uart_Clear_DMA_RX+0x200>
 8012560:	4b15      	ldr	r3, [pc, #84]	; (80125b8 <Uart_Clear_DMA_RX+0x23c>)
 8012562:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	4619      	mov	r1, r3
 801256a:	4b21      	ldr	r3, [pc, #132]	; (80125f0 <Uart_Clear_DMA_RX+0x274>)
 801256c:	4299      	cmp	r1, r3
 801256e:	d102      	bne.n	8012576 <Uart_Clear_DMA_RX+0x1fa>
 8012570:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012574:	e01e      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 8012576:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801257a:	e01b      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 801257c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012580:	e018      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 8012582:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012586:	e015      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 8012588:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801258c:	e012      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 801258e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012592:	e00f      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 8012594:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012598:	e00c      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 801259a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801259e:	e009      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 80125a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80125a4:	e006      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 80125a6:	2320      	movs	r3, #32
 80125a8:	e004      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 80125aa:	2320      	movs	r3, #32
 80125ac:	e002      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 80125ae:	2320      	movs	r3, #32
 80125b0:	e000      	b.n	80125b4 <Uart_Clear_DMA_RX+0x238>
 80125b2:	2320      	movs	r3, #32
 80125b4:	6093      	str	r3, [r2, #8]
 80125b6:	e151      	b.n	801285c <Uart_Clear_DMA_RX+0x4e0>
 80125b8:	2002bf44 	.word	0x2002bf44
 80125bc:	40026458 	.word	0x40026458
 80125c0:	40026400 	.word	0x40026400
 80125c4:	40026010 	.word	0x40026010
 80125c8:	40026410 	.word	0x40026410
 80125cc:	40026070 	.word	0x40026070
 80125d0:	40026470 	.word	0x40026470
 80125d4:	40026028 	.word	0x40026028
 80125d8:	40026428 	.word	0x40026428
 80125dc:	40026088 	.word	0x40026088
 80125e0:	40026488 	.word	0x40026488
 80125e4:	40026040 	.word	0x40026040
 80125e8:	40026440 	.word	0x40026440
 80125ec:	400260a0 	.word	0x400260a0
 80125f0:	400264a0 	.word	0x400264a0
 80125f4:	400260b8 	.word	0x400260b8
 80125f8:	4b88      	ldr	r3, [pc, #544]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 80125fa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	461a      	mov	r2, r3
 8012602:	4b87      	ldr	r3, [pc, #540]	; (8012820 <Uart_Clear_DMA_RX+0x4a4>)
 8012604:	429a      	cmp	r2, r3
 8012606:	f240 8085 	bls.w	8012714 <Uart_Clear_DMA_RX+0x398>
 801260a:	4a86      	ldr	r2, [pc, #536]	; (8012824 <Uart_Clear_DMA_RX+0x4a8>)
 801260c:	4b83      	ldr	r3, [pc, #524]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801260e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012612:	681b      	ldr	r3, [r3, #0]
 8012614:	4619      	mov	r1, r3
 8012616:	4b84      	ldr	r3, [pc, #528]	; (8012828 <Uart_Clear_DMA_RX+0x4ac>)
 8012618:	4299      	cmp	r1, r3
 801261a:	d078      	beq.n	801270e <Uart_Clear_DMA_RX+0x392>
 801261c:	4b7f      	ldr	r3, [pc, #508]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801261e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012622:	681b      	ldr	r3, [r3, #0]
 8012624:	4619      	mov	r1, r3
 8012626:	4b81      	ldr	r3, [pc, #516]	; (801282c <Uart_Clear_DMA_RX+0x4b0>)
 8012628:	4299      	cmp	r1, r3
 801262a:	d06e      	beq.n	801270a <Uart_Clear_DMA_RX+0x38e>
 801262c:	4b7b      	ldr	r3, [pc, #492]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801262e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	4619      	mov	r1, r3
 8012636:	4b7e      	ldr	r3, [pc, #504]	; (8012830 <Uart_Clear_DMA_RX+0x4b4>)
 8012638:	4299      	cmp	r1, r3
 801263a:	d064      	beq.n	8012706 <Uart_Clear_DMA_RX+0x38a>
 801263c:	4b77      	ldr	r3, [pc, #476]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801263e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	4619      	mov	r1, r3
 8012646:	4b7b      	ldr	r3, [pc, #492]	; (8012834 <Uart_Clear_DMA_RX+0x4b8>)
 8012648:	4299      	cmp	r1, r3
 801264a:	d05a      	beq.n	8012702 <Uart_Clear_DMA_RX+0x386>
 801264c:	4b73      	ldr	r3, [pc, #460]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801264e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	4619      	mov	r1, r3
 8012656:	4b78      	ldr	r3, [pc, #480]	; (8012838 <Uart_Clear_DMA_RX+0x4bc>)
 8012658:	4299      	cmp	r1, r3
 801265a:	d04f      	beq.n	80126fc <Uart_Clear_DMA_RX+0x380>
 801265c:	4b6f      	ldr	r3, [pc, #444]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801265e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	4619      	mov	r1, r3
 8012666:	4b75      	ldr	r3, [pc, #468]	; (801283c <Uart_Clear_DMA_RX+0x4c0>)
 8012668:	4299      	cmp	r1, r3
 801266a:	d044      	beq.n	80126f6 <Uart_Clear_DMA_RX+0x37a>
 801266c:	4b6b      	ldr	r3, [pc, #428]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801266e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012672:	681b      	ldr	r3, [r3, #0]
 8012674:	4619      	mov	r1, r3
 8012676:	4b72      	ldr	r3, [pc, #456]	; (8012840 <Uart_Clear_DMA_RX+0x4c4>)
 8012678:	4299      	cmp	r1, r3
 801267a:	d039      	beq.n	80126f0 <Uart_Clear_DMA_RX+0x374>
 801267c:	4b67      	ldr	r3, [pc, #412]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801267e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	4619      	mov	r1, r3
 8012686:	4b6f      	ldr	r3, [pc, #444]	; (8012844 <Uart_Clear_DMA_RX+0x4c8>)
 8012688:	4299      	cmp	r1, r3
 801268a:	d02e      	beq.n	80126ea <Uart_Clear_DMA_RX+0x36e>
 801268c:	4b63      	ldr	r3, [pc, #396]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801268e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	4619      	mov	r1, r3
 8012696:	4b6c      	ldr	r3, [pc, #432]	; (8012848 <Uart_Clear_DMA_RX+0x4cc>)
 8012698:	4299      	cmp	r1, r3
 801269a:	d023      	beq.n	80126e4 <Uart_Clear_DMA_RX+0x368>
 801269c:	4b5f      	ldr	r3, [pc, #380]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801269e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	4619      	mov	r1, r3
 80126a6:	4b69      	ldr	r3, [pc, #420]	; (801284c <Uart_Clear_DMA_RX+0x4d0>)
 80126a8:	4299      	cmp	r1, r3
 80126aa:	d018      	beq.n	80126de <Uart_Clear_DMA_RX+0x362>
 80126ac:	4b5b      	ldr	r3, [pc, #364]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 80126ae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	4619      	mov	r1, r3
 80126b6:	4b66      	ldr	r3, [pc, #408]	; (8012850 <Uart_Clear_DMA_RX+0x4d4>)
 80126b8:	4299      	cmp	r1, r3
 80126ba:	d00d      	beq.n	80126d8 <Uart_Clear_DMA_RX+0x35c>
 80126bc:	4b57      	ldr	r3, [pc, #348]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 80126be:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	4619      	mov	r1, r3
 80126c6:	4b63      	ldr	r3, [pc, #396]	; (8012854 <Uart_Clear_DMA_RX+0x4d8>)
 80126c8:	4299      	cmp	r1, r3
 80126ca:	d102      	bne.n	80126d2 <Uart_Clear_DMA_RX+0x356>
 80126cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80126d0:	e01e      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 80126d2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80126d6:	e01b      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 80126d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80126dc:	e018      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 80126de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80126e2:	e015      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 80126e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80126e8:	e012      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 80126ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80126ee:	e00f      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 80126f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80126f4:	e00c      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 80126f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80126fa:	e009      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 80126fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012700:	e006      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 8012702:	2320      	movs	r3, #32
 8012704:	e004      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 8012706:	2320      	movs	r3, #32
 8012708:	e002      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 801270a:	2320      	movs	r3, #32
 801270c:	e000      	b.n	8012710 <Uart_Clear_DMA_RX+0x394>
 801270e:	2320      	movs	r3, #32
 8012710:	60d3      	str	r3, [r2, #12]
 8012712:	e0a3      	b.n	801285c <Uart_Clear_DMA_RX+0x4e0>
 8012714:	4a43      	ldr	r2, [pc, #268]	; (8012824 <Uart_Clear_DMA_RX+0x4a8>)
 8012716:	4b41      	ldr	r3, [pc, #260]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 8012718:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801271c:	681b      	ldr	r3, [r3, #0]
 801271e:	4619      	mov	r1, r3
 8012720:	4b41      	ldr	r3, [pc, #260]	; (8012828 <Uart_Clear_DMA_RX+0x4ac>)
 8012722:	4299      	cmp	r1, r3
 8012724:	f000 8098 	beq.w	8012858 <Uart_Clear_DMA_RX+0x4dc>
 8012728:	4b3c      	ldr	r3, [pc, #240]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801272a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	4619      	mov	r1, r3
 8012732:	4b3e      	ldr	r3, [pc, #248]	; (801282c <Uart_Clear_DMA_RX+0x4b0>)
 8012734:	4299      	cmp	r1, r3
 8012736:	d06e      	beq.n	8012816 <Uart_Clear_DMA_RX+0x49a>
 8012738:	4b38      	ldr	r3, [pc, #224]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801273a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	4619      	mov	r1, r3
 8012742:	4b3b      	ldr	r3, [pc, #236]	; (8012830 <Uart_Clear_DMA_RX+0x4b4>)
 8012744:	4299      	cmp	r1, r3
 8012746:	d064      	beq.n	8012812 <Uart_Clear_DMA_RX+0x496>
 8012748:	4b34      	ldr	r3, [pc, #208]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801274a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801274e:	681b      	ldr	r3, [r3, #0]
 8012750:	4619      	mov	r1, r3
 8012752:	4b38      	ldr	r3, [pc, #224]	; (8012834 <Uart_Clear_DMA_RX+0x4b8>)
 8012754:	4299      	cmp	r1, r3
 8012756:	d05a      	beq.n	801280e <Uart_Clear_DMA_RX+0x492>
 8012758:	4b30      	ldr	r3, [pc, #192]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801275a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	4619      	mov	r1, r3
 8012762:	4b35      	ldr	r3, [pc, #212]	; (8012838 <Uart_Clear_DMA_RX+0x4bc>)
 8012764:	4299      	cmp	r1, r3
 8012766:	d04f      	beq.n	8012808 <Uart_Clear_DMA_RX+0x48c>
 8012768:	4b2c      	ldr	r3, [pc, #176]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801276a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	4619      	mov	r1, r3
 8012772:	4b32      	ldr	r3, [pc, #200]	; (801283c <Uart_Clear_DMA_RX+0x4c0>)
 8012774:	4299      	cmp	r1, r3
 8012776:	d044      	beq.n	8012802 <Uart_Clear_DMA_RX+0x486>
 8012778:	4b28      	ldr	r3, [pc, #160]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801277a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	4619      	mov	r1, r3
 8012782:	4b2f      	ldr	r3, [pc, #188]	; (8012840 <Uart_Clear_DMA_RX+0x4c4>)
 8012784:	4299      	cmp	r1, r3
 8012786:	d039      	beq.n	80127fc <Uart_Clear_DMA_RX+0x480>
 8012788:	4b24      	ldr	r3, [pc, #144]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801278a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	4619      	mov	r1, r3
 8012792:	4b2c      	ldr	r3, [pc, #176]	; (8012844 <Uart_Clear_DMA_RX+0x4c8>)
 8012794:	4299      	cmp	r1, r3
 8012796:	d02e      	beq.n	80127f6 <Uart_Clear_DMA_RX+0x47a>
 8012798:	4b20      	ldr	r3, [pc, #128]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 801279a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	4619      	mov	r1, r3
 80127a2:	4b29      	ldr	r3, [pc, #164]	; (8012848 <Uart_Clear_DMA_RX+0x4cc>)
 80127a4:	4299      	cmp	r1, r3
 80127a6:	d023      	beq.n	80127f0 <Uart_Clear_DMA_RX+0x474>
 80127a8:	4b1c      	ldr	r3, [pc, #112]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 80127aa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	4619      	mov	r1, r3
 80127b2:	4b26      	ldr	r3, [pc, #152]	; (801284c <Uart_Clear_DMA_RX+0x4d0>)
 80127b4:	4299      	cmp	r1, r3
 80127b6:	d018      	beq.n	80127ea <Uart_Clear_DMA_RX+0x46e>
 80127b8:	4b18      	ldr	r3, [pc, #96]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 80127ba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	4619      	mov	r1, r3
 80127c2:	4b23      	ldr	r3, [pc, #140]	; (8012850 <Uart_Clear_DMA_RX+0x4d4>)
 80127c4:	4299      	cmp	r1, r3
 80127c6:	d00d      	beq.n	80127e4 <Uart_Clear_DMA_RX+0x468>
 80127c8:	4b14      	ldr	r3, [pc, #80]	; (801281c <Uart_Clear_DMA_RX+0x4a0>)
 80127ca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	4619      	mov	r1, r3
 80127d2:	4b20      	ldr	r3, [pc, #128]	; (8012854 <Uart_Clear_DMA_RX+0x4d8>)
 80127d4:	4299      	cmp	r1, r3
 80127d6:	d102      	bne.n	80127de <Uart_Clear_DMA_RX+0x462>
 80127d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80127dc:	e03d      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 80127de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80127e2:	e03a      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 80127e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80127e8:	e037      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 80127ea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80127ee:	e034      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 80127f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80127f4:	e031      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 80127f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80127fa:	e02e      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 80127fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012800:	e02b      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 8012802:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012806:	e028      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 8012808:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801280c:	e025      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 801280e:	2320      	movs	r3, #32
 8012810:	e023      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 8012812:	2320      	movs	r3, #32
 8012814:	e021      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 8012816:	2320      	movs	r3, #32
 8012818:	e01f      	b.n	801285a <Uart_Clear_DMA_RX+0x4de>
 801281a:	bf00      	nop
 801281c:	2002bf44 	.word	0x2002bf44
 8012820:	40026058 	.word	0x40026058
 8012824:	40026000 	.word	0x40026000
 8012828:	40026010 	.word	0x40026010
 801282c:	40026410 	.word	0x40026410
 8012830:	40026070 	.word	0x40026070
 8012834:	40026470 	.word	0x40026470
 8012838:	40026028 	.word	0x40026028
 801283c:	40026428 	.word	0x40026428
 8012840:	40026088 	.word	0x40026088
 8012844:	40026488 	.word	0x40026488
 8012848:	40026040 	.word	0x40026040
 801284c:	40026440 	.word	0x40026440
 8012850:	400260a0 	.word	0x400260a0
 8012854:	400264a0 	.word	0x400264a0
 8012858:	2320      	movs	r3, #32
 801285a:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 801285c:	4b8d      	ldr	r3, [pc, #564]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 801285e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012862:	681b      	ldr	r3, [r3, #0]
 8012864:	461a      	mov	r2, r3
 8012866:	4b8c      	ldr	r3, [pc, #560]	; (8012a98 <Uart_Clear_DMA_RX+0x71c>)
 8012868:	429a      	cmp	r2, r3
 801286a:	f240 8085 	bls.w	8012978 <Uart_Clear_DMA_RX+0x5fc>
 801286e:	4a8b      	ldr	r2, [pc, #556]	; (8012a9c <Uart_Clear_DMA_RX+0x720>)
 8012870:	4b88      	ldr	r3, [pc, #544]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012872:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	4619      	mov	r1, r3
 801287a:	4b89      	ldr	r3, [pc, #548]	; (8012aa0 <Uart_Clear_DMA_RX+0x724>)
 801287c:	4299      	cmp	r1, r3
 801287e:	d078      	beq.n	8012972 <Uart_Clear_DMA_RX+0x5f6>
 8012880:	4b84      	ldr	r3, [pc, #528]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012882:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012886:	681b      	ldr	r3, [r3, #0]
 8012888:	4619      	mov	r1, r3
 801288a:	4b86      	ldr	r3, [pc, #536]	; (8012aa4 <Uart_Clear_DMA_RX+0x728>)
 801288c:	4299      	cmp	r1, r3
 801288e:	d06e      	beq.n	801296e <Uart_Clear_DMA_RX+0x5f2>
 8012890:	4b80      	ldr	r3, [pc, #512]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012892:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012896:	681b      	ldr	r3, [r3, #0]
 8012898:	4619      	mov	r1, r3
 801289a:	4b83      	ldr	r3, [pc, #524]	; (8012aa8 <Uart_Clear_DMA_RX+0x72c>)
 801289c:	4299      	cmp	r1, r3
 801289e:	d064      	beq.n	801296a <Uart_Clear_DMA_RX+0x5ee>
 80128a0:	4b7c      	ldr	r3, [pc, #496]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80128a2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128a6:	681b      	ldr	r3, [r3, #0]
 80128a8:	4619      	mov	r1, r3
 80128aa:	4b80      	ldr	r3, [pc, #512]	; (8012aac <Uart_Clear_DMA_RX+0x730>)
 80128ac:	4299      	cmp	r1, r3
 80128ae:	d05a      	beq.n	8012966 <Uart_Clear_DMA_RX+0x5ea>
 80128b0:	4b78      	ldr	r3, [pc, #480]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80128b2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128b6:	681b      	ldr	r3, [r3, #0]
 80128b8:	4619      	mov	r1, r3
 80128ba:	4b7d      	ldr	r3, [pc, #500]	; (8012ab0 <Uart_Clear_DMA_RX+0x734>)
 80128bc:	4299      	cmp	r1, r3
 80128be:	d04f      	beq.n	8012960 <Uart_Clear_DMA_RX+0x5e4>
 80128c0:	4b74      	ldr	r3, [pc, #464]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80128c2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128c6:	681b      	ldr	r3, [r3, #0]
 80128c8:	4619      	mov	r1, r3
 80128ca:	4b7a      	ldr	r3, [pc, #488]	; (8012ab4 <Uart_Clear_DMA_RX+0x738>)
 80128cc:	4299      	cmp	r1, r3
 80128ce:	d044      	beq.n	801295a <Uart_Clear_DMA_RX+0x5de>
 80128d0:	4b70      	ldr	r3, [pc, #448]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80128d2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	4619      	mov	r1, r3
 80128da:	4b77      	ldr	r3, [pc, #476]	; (8012ab8 <Uart_Clear_DMA_RX+0x73c>)
 80128dc:	4299      	cmp	r1, r3
 80128de:	d039      	beq.n	8012954 <Uart_Clear_DMA_RX+0x5d8>
 80128e0:	4b6c      	ldr	r3, [pc, #432]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80128e2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	4619      	mov	r1, r3
 80128ea:	4b74      	ldr	r3, [pc, #464]	; (8012abc <Uart_Clear_DMA_RX+0x740>)
 80128ec:	4299      	cmp	r1, r3
 80128ee:	d02e      	beq.n	801294e <Uart_Clear_DMA_RX+0x5d2>
 80128f0:	4b68      	ldr	r3, [pc, #416]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80128f2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	4619      	mov	r1, r3
 80128fa:	4b71      	ldr	r3, [pc, #452]	; (8012ac0 <Uart_Clear_DMA_RX+0x744>)
 80128fc:	4299      	cmp	r1, r3
 80128fe:	d023      	beq.n	8012948 <Uart_Clear_DMA_RX+0x5cc>
 8012900:	4b64      	ldr	r3, [pc, #400]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012902:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	4619      	mov	r1, r3
 801290a:	4b6e      	ldr	r3, [pc, #440]	; (8012ac4 <Uart_Clear_DMA_RX+0x748>)
 801290c:	4299      	cmp	r1, r3
 801290e:	d018      	beq.n	8012942 <Uart_Clear_DMA_RX+0x5c6>
 8012910:	4b60      	ldr	r3, [pc, #384]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012912:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	4619      	mov	r1, r3
 801291a:	4b6b      	ldr	r3, [pc, #428]	; (8012ac8 <Uart_Clear_DMA_RX+0x74c>)
 801291c:	4299      	cmp	r1, r3
 801291e:	d00d      	beq.n	801293c <Uart_Clear_DMA_RX+0x5c0>
 8012920:	4b5c      	ldr	r3, [pc, #368]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012922:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	4619      	mov	r1, r3
 801292a:	4b68      	ldr	r3, [pc, #416]	; (8012acc <Uart_Clear_DMA_RX+0x750>)
 801292c:	4299      	cmp	r1, r3
 801292e:	d102      	bne.n	8012936 <Uart_Clear_DMA_RX+0x5ba>
 8012930:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012934:	e01e      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 8012936:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801293a:	e01b      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 801293c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012940:	e018      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 8012942:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012946:	e015      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 8012948:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801294c:	e012      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 801294e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012952:	e00f      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 8012954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012958:	e00c      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 801295a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801295e:	e009      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 8012960:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012964:	e006      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 8012966:	2310      	movs	r3, #16
 8012968:	e004      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 801296a:	2310      	movs	r3, #16
 801296c:	e002      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 801296e:	2310      	movs	r3, #16
 8012970:	e000      	b.n	8012974 <Uart_Clear_DMA_RX+0x5f8>
 8012972:	2310      	movs	r3, #16
 8012974:	60d3      	str	r3, [r2, #12]
 8012976:	e1df      	b.n	8012d38 <Uart_Clear_DMA_RX+0x9bc>
 8012978:	4b46      	ldr	r3, [pc, #280]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 801297a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	461a      	mov	r2, r3
 8012982:	4b53      	ldr	r3, [pc, #332]	; (8012ad0 <Uart_Clear_DMA_RX+0x754>)
 8012984:	429a      	cmp	r2, r3
 8012986:	f240 80a5 	bls.w	8012ad4 <Uart_Clear_DMA_RX+0x758>
 801298a:	4a44      	ldr	r2, [pc, #272]	; (8012a9c <Uart_Clear_DMA_RX+0x720>)
 801298c:	4b41      	ldr	r3, [pc, #260]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 801298e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012992:	681b      	ldr	r3, [r3, #0]
 8012994:	4619      	mov	r1, r3
 8012996:	4b42      	ldr	r3, [pc, #264]	; (8012aa0 <Uart_Clear_DMA_RX+0x724>)
 8012998:	4299      	cmp	r1, r3
 801299a:	d078      	beq.n	8012a8e <Uart_Clear_DMA_RX+0x712>
 801299c:	4b3d      	ldr	r3, [pc, #244]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 801299e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	4619      	mov	r1, r3
 80129a6:	4b3f      	ldr	r3, [pc, #252]	; (8012aa4 <Uart_Clear_DMA_RX+0x728>)
 80129a8:	4299      	cmp	r1, r3
 80129aa:	d06e      	beq.n	8012a8a <Uart_Clear_DMA_RX+0x70e>
 80129ac:	4b39      	ldr	r3, [pc, #228]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80129ae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	4619      	mov	r1, r3
 80129b6:	4b3c      	ldr	r3, [pc, #240]	; (8012aa8 <Uart_Clear_DMA_RX+0x72c>)
 80129b8:	4299      	cmp	r1, r3
 80129ba:	d064      	beq.n	8012a86 <Uart_Clear_DMA_RX+0x70a>
 80129bc:	4b35      	ldr	r3, [pc, #212]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80129be:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	4619      	mov	r1, r3
 80129c6:	4b39      	ldr	r3, [pc, #228]	; (8012aac <Uart_Clear_DMA_RX+0x730>)
 80129c8:	4299      	cmp	r1, r3
 80129ca:	d05a      	beq.n	8012a82 <Uart_Clear_DMA_RX+0x706>
 80129cc:	4b31      	ldr	r3, [pc, #196]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80129ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	4619      	mov	r1, r3
 80129d6:	4b36      	ldr	r3, [pc, #216]	; (8012ab0 <Uart_Clear_DMA_RX+0x734>)
 80129d8:	4299      	cmp	r1, r3
 80129da:	d04f      	beq.n	8012a7c <Uart_Clear_DMA_RX+0x700>
 80129dc:	4b2d      	ldr	r3, [pc, #180]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80129de:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	4619      	mov	r1, r3
 80129e6:	4b33      	ldr	r3, [pc, #204]	; (8012ab4 <Uart_Clear_DMA_RX+0x738>)
 80129e8:	4299      	cmp	r1, r3
 80129ea:	d044      	beq.n	8012a76 <Uart_Clear_DMA_RX+0x6fa>
 80129ec:	4b29      	ldr	r3, [pc, #164]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80129ee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	4619      	mov	r1, r3
 80129f6:	4b30      	ldr	r3, [pc, #192]	; (8012ab8 <Uart_Clear_DMA_RX+0x73c>)
 80129f8:	4299      	cmp	r1, r3
 80129fa:	d039      	beq.n	8012a70 <Uart_Clear_DMA_RX+0x6f4>
 80129fc:	4b25      	ldr	r3, [pc, #148]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 80129fe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a02:	681b      	ldr	r3, [r3, #0]
 8012a04:	4619      	mov	r1, r3
 8012a06:	4b2d      	ldr	r3, [pc, #180]	; (8012abc <Uart_Clear_DMA_RX+0x740>)
 8012a08:	4299      	cmp	r1, r3
 8012a0a:	d02e      	beq.n	8012a6a <Uart_Clear_DMA_RX+0x6ee>
 8012a0c:	4b21      	ldr	r3, [pc, #132]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012a0e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	4619      	mov	r1, r3
 8012a16:	4b2a      	ldr	r3, [pc, #168]	; (8012ac0 <Uart_Clear_DMA_RX+0x744>)
 8012a18:	4299      	cmp	r1, r3
 8012a1a:	d023      	beq.n	8012a64 <Uart_Clear_DMA_RX+0x6e8>
 8012a1c:	4b1d      	ldr	r3, [pc, #116]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012a1e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	4619      	mov	r1, r3
 8012a26:	4b27      	ldr	r3, [pc, #156]	; (8012ac4 <Uart_Clear_DMA_RX+0x748>)
 8012a28:	4299      	cmp	r1, r3
 8012a2a:	d018      	beq.n	8012a5e <Uart_Clear_DMA_RX+0x6e2>
 8012a2c:	4b19      	ldr	r3, [pc, #100]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012a2e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a32:	681b      	ldr	r3, [r3, #0]
 8012a34:	4619      	mov	r1, r3
 8012a36:	4b24      	ldr	r3, [pc, #144]	; (8012ac8 <Uart_Clear_DMA_RX+0x74c>)
 8012a38:	4299      	cmp	r1, r3
 8012a3a:	d00d      	beq.n	8012a58 <Uart_Clear_DMA_RX+0x6dc>
 8012a3c:	4b15      	ldr	r3, [pc, #84]	; (8012a94 <Uart_Clear_DMA_RX+0x718>)
 8012a3e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a42:	681b      	ldr	r3, [r3, #0]
 8012a44:	4619      	mov	r1, r3
 8012a46:	4b21      	ldr	r3, [pc, #132]	; (8012acc <Uart_Clear_DMA_RX+0x750>)
 8012a48:	4299      	cmp	r1, r3
 8012a4a:	d102      	bne.n	8012a52 <Uart_Clear_DMA_RX+0x6d6>
 8012a4c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012a50:	e01e      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a52:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8012a56:	e01b      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a58:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012a5c:	e018      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a5e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012a62:	e015      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a64:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012a68:	e012      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a6e:	e00f      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a74:	e00c      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a7a:	e009      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a80:	e006      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a82:	2310      	movs	r3, #16
 8012a84:	e004      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a86:	2310      	movs	r3, #16
 8012a88:	e002      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a8a:	2310      	movs	r3, #16
 8012a8c:	e000      	b.n	8012a90 <Uart_Clear_DMA_RX+0x714>
 8012a8e:	2310      	movs	r3, #16
 8012a90:	6093      	str	r3, [r2, #8]
 8012a92:	e151      	b.n	8012d38 <Uart_Clear_DMA_RX+0x9bc>
 8012a94:	2002bf44 	.word	0x2002bf44
 8012a98:	40026458 	.word	0x40026458
 8012a9c:	40026400 	.word	0x40026400
 8012aa0:	40026010 	.word	0x40026010
 8012aa4:	40026410 	.word	0x40026410
 8012aa8:	40026070 	.word	0x40026070
 8012aac:	40026470 	.word	0x40026470
 8012ab0:	40026028 	.word	0x40026028
 8012ab4:	40026428 	.word	0x40026428
 8012ab8:	40026088 	.word	0x40026088
 8012abc:	40026488 	.word	0x40026488
 8012ac0:	40026040 	.word	0x40026040
 8012ac4:	40026440 	.word	0x40026440
 8012ac8:	400260a0 	.word	0x400260a0
 8012acc:	400264a0 	.word	0x400264a0
 8012ad0:	400260b8 	.word	0x400260b8
 8012ad4:	4b88      	ldr	r3, [pc, #544]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012ad6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ada:	681b      	ldr	r3, [r3, #0]
 8012adc:	461a      	mov	r2, r3
 8012ade:	4b87      	ldr	r3, [pc, #540]	; (8012cfc <Uart_Clear_DMA_RX+0x980>)
 8012ae0:	429a      	cmp	r2, r3
 8012ae2:	f240 8085 	bls.w	8012bf0 <Uart_Clear_DMA_RX+0x874>
 8012ae6:	4a86      	ldr	r2, [pc, #536]	; (8012d00 <Uart_Clear_DMA_RX+0x984>)
 8012ae8:	4b83      	ldr	r3, [pc, #524]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012aea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	4619      	mov	r1, r3
 8012af2:	4b84      	ldr	r3, [pc, #528]	; (8012d04 <Uart_Clear_DMA_RX+0x988>)
 8012af4:	4299      	cmp	r1, r3
 8012af6:	d078      	beq.n	8012bea <Uart_Clear_DMA_RX+0x86e>
 8012af8:	4b7f      	ldr	r3, [pc, #508]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012afa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	4619      	mov	r1, r3
 8012b02:	4b81      	ldr	r3, [pc, #516]	; (8012d08 <Uart_Clear_DMA_RX+0x98c>)
 8012b04:	4299      	cmp	r1, r3
 8012b06:	d06e      	beq.n	8012be6 <Uart_Clear_DMA_RX+0x86a>
 8012b08:	4b7b      	ldr	r3, [pc, #492]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b0a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	4619      	mov	r1, r3
 8012b12:	4b7e      	ldr	r3, [pc, #504]	; (8012d0c <Uart_Clear_DMA_RX+0x990>)
 8012b14:	4299      	cmp	r1, r3
 8012b16:	d064      	beq.n	8012be2 <Uart_Clear_DMA_RX+0x866>
 8012b18:	4b77      	ldr	r3, [pc, #476]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b1a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	4619      	mov	r1, r3
 8012b22:	4b7b      	ldr	r3, [pc, #492]	; (8012d10 <Uart_Clear_DMA_RX+0x994>)
 8012b24:	4299      	cmp	r1, r3
 8012b26:	d05a      	beq.n	8012bde <Uart_Clear_DMA_RX+0x862>
 8012b28:	4b73      	ldr	r3, [pc, #460]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b2a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	4619      	mov	r1, r3
 8012b32:	4b78      	ldr	r3, [pc, #480]	; (8012d14 <Uart_Clear_DMA_RX+0x998>)
 8012b34:	4299      	cmp	r1, r3
 8012b36:	d04f      	beq.n	8012bd8 <Uart_Clear_DMA_RX+0x85c>
 8012b38:	4b6f      	ldr	r3, [pc, #444]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b3a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	4619      	mov	r1, r3
 8012b42:	4b75      	ldr	r3, [pc, #468]	; (8012d18 <Uart_Clear_DMA_RX+0x99c>)
 8012b44:	4299      	cmp	r1, r3
 8012b46:	d044      	beq.n	8012bd2 <Uart_Clear_DMA_RX+0x856>
 8012b48:	4b6b      	ldr	r3, [pc, #428]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b4a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b4e:	681b      	ldr	r3, [r3, #0]
 8012b50:	4619      	mov	r1, r3
 8012b52:	4b72      	ldr	r3, [pc, #456]	; (8012d1c <Uart_Clear_DMA_RX+0x9a0>)
 8012b54:	4299      	cmp	r1, r3
 8012b56:	d039      	beq.n	8012bcc <Uart_Clear_DMA_RX+0x850>
 8012b58:	4b67      	ldr	r3, [pc, #412]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b5a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	4619      	mov	r1, r3
 8012b62:	4b6f      	ldr	r3, [pc, #444]	; (8012d20 <Uart_Clear_DMA_RX+0x9a4>)
 8012b64:	4299      	cmp	r1, r3
 8012b66:	d02e      	beq.n	8012bc6 <Uart_Clear_DMA_RX+0x84a>
 8012b68:	4b63      	ldr	r3, [pc, #396]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b6a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	4619      	mov	r1, r3
 8012b72:	4b6c      	ldr	r3, [pc, #432]	; (8012d24 <Uart_Clear_DMA_RX+0x9a8>)
 8012b74:	4299      	cmp	r1, r3
 8012b76:	d023      	beq.n	8012bc0 <Uart_Clear_DMA_RX+0x844>
 8012b78:	4b5f      	ldr	r3, [pc, #380]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b7a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	4619      	mov	r1, r3
 8012b82:	4b69      	ldr	r3, [pc, #420]	; (8012d28 <Uart_Clear_DMA_RX+0x9ac>)
 8012b84:	4299      	cmp	r1, r3
 8012b86:	d018      	beq.n	8012bba <Uart_Clear_DMA_RX+0x83e>
 8012b88:	4b5b      	ldr	r3, [pc, #364]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b8a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	4619      	mov	r1, r3
 8012b92:	4b66      	ldr	r3, [pc, #408]	; (8012d2c <Uart_Clear_DMA_RX+0x9b0>)
 8012b94:	4299      	cmp	r1, r3
 8012b96:	d00d      	beq.n	8012bb4 <Uart_Clear_DMA_RX+0x838>
 8012b98:	4b57      	ldr	r3, [pc, #348]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012b9a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b9e:	681b      	ldr	r3, [r3, #0]
 8012ba0:	4619      	mov	r1, r3
 8012ba2:	4b63      	ldr	r3, [pc, #396]	; (8012d30 <Uart_Clear_DMA_RX+0x9b4>)
 8012ba4:	4299      	cmp	r1, r3
 8012ba6:	d102      	bne.n	8012bae <Uart_Clear_DMA_RX+0x832>
 8012ba8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012bac:	e01e      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8012bb2:	e01b      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bb4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012bb8:	e018      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012bbe:	e015      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bc0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012bc4:	e012      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012bca:	e00f      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012bd0:	e00c      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012bd6:	e009      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012bdc:	e006      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bde:	2310      	movs	r3, #16
 8012be0:	e004      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012be2:	2310      	movs	r3, #16
 8012be4:	e002      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012be6:	2310      	movs	r3, #16
 8012be8:	e000      	b.n	8012bec <Uart_Clear_DMA_RX+0x870>
 8012bea:	2310      	movs	r3, #16
 8012bec:	60d3      	str	r3, [r2, #12]
 8012bee:	e0a3      	b.n	8012d38 <Uart_Clear_DMA_RX+0x9bc>
 8012bf0:	4a43      	ldr	r2, [pc, #268]	; (8012d00 <Uart_Clear_DMA_RX+0x984>)
 8012bf2:	4b41      	ldr	r3, [pc, #260]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012bf4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012bf8:	681b      	ldr	r3, [r3, #0]
 8012bfa:	4619      	mov	r1, r3
 8012bfc:	4b41      	ldr	r3, [pc, #260]	; (8012d04 <Uart_Clear_DMA_RX+0x988>)
 8012bfe:	4299      	cmp	r1, r3
 8012c00:	f000 8098 	beq.w	8012d34 <Uart_Clear_DMA_RX+0x9b8>
 8012c04:	4b3c      	ldr	r3, [pc, #240]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c06:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	4619      	mov	r1, r3
 8012c0e:	4b3e      	ldr	r3, [pc, #248]	; (8012d08 <Uart_Clear_DMA_RX+0x98c>)
 8012c10:	4299      	cmp	r1, r3
 8012c12:	d06e      	beq.n	8012cf2 <Uart_Clear_DMA_RX+0x976>
 8012c14:	4b38      	ldr	r3, [pc, #224]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c16:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	4619      	mov	r1, r3
 8012c1e:	4b3b      	ldr	r3, [pc, #236]	; (8012d0c <Uart_Clear_DMA_RX+0x990>)
 8012c20:	4299      	cmp	r1, r3
 8012c22:	d064      	beq.n	8012cee <Uart_Clear_DMA_RX+0x972>
 8012c24:	4b34      	ldr	r3, [pc, #208]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c26:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	4619      	mov	r1, r3
 8012c2e:	4b38      	ldr	r3, [pc, #224]	; (8012d10 <Uart_Clear_DMA_RX+0x994>)
 8012c30:	4299      	cmp	r1, r3
 8012c32:	d05a      	beq.n	8012cea <Uart_Clear_DMA_RX+0x96e>
 8012c34:	4b30      	ldr	r3, [pc, #192]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c36:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	4619      	mov	r1, r3
 8012c3e:	4b35      	ldr	r3, [pc, #212]	; (8012d14 <Uart_Clear_DMA_RX+0x998>)
 8012c40:	4299      	cmp	r1, r3
 8012c42:	d04f      	beq.n	8012ce4 <Uart_Clear_DMA_RX+0x968>
 8012c44:	4b2c      	ldr	r3, [pc, #176]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c46:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	4619      	mov	r1, r3
 8012c4e:	4b32      	ldr	r3, [pc, #200]	; (8012d18 <Uart_Clear_DMA_RX+0x99c>)
 8012c50:	4299      	cmp	r1, r3
 8012c52:	d044      	beq.n	8012cde <Uart_Clear_DMA_RX+0x962>
 8012c54:	4b28      	ldr	r3, [pc, #160]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c56:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	4619      	mov	r1, r3
 8012c5e:	4b2f      	ldr	r3, [pc, #188]	; (8012d1c <Uart_Clear_DMA_RX+0x9a0>)
 8012c60:	4299      	cmp	r1, r3
 8012c62:	d039      	beq.n	8012cd8 <Uart_Clear_DMA_RX+0x95c>
 8012c64:	4b24      	ldr	r3, [pc, #144]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c66:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	4619      	mov	r1, r3
 8012c6e:	4b2c      	ldr	r3, [pc, #176]	; (8012d20 <Uart_Clear_DMA_RX+0x9a4>)
 8012c70:	4299      	cmp	r1, r3
 8012c72:	d02e      	beq.n	8012cd2 <Uart_Clear_DMA_RX+0x956>
 8012c74:	4b20      	ldr	r3, [pc, #128]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c76:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	4619      	mov	r1, r3
 8012c7e:	4b29      	ldr	r3, [pc, #164]	; (8012d24 <Uart_Clear_DMA_RX+0x9a8>)
 8012c80:	4299      	cmp	r1, r3
 8012c82:	d023      	beq.n	8012ccc <Uart_Clear_DMA_RX+0x950>
 8012c84:	4b1c      	ldr	r3, [pc, #112]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c86:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c8a:	681b      	ldr	r3, [r3, #0]
 8012c8c:	4619      	mov	r1, r3
 8012c8e:	4b26      	ldr	r3, [pc, #152]	; (8012d28 <Uart_Clear_DMA_RX+0x9ac>)
 8012c90:	4299      	cmp	r1, r3
 8012c92:	d018      	beq.n	8012cc6 <Uart_Clear_DMA_RX+0x94a>
 8012c94:	4b18      	ldr	r3, [pc, #96]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012c96:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	4619      	mov	r1, r3
 8012c9e:	4b23      	ldr	r3, [pc, #140]	; (8012d2c <Uart_Clear_DMA_RX+0x9b0>)
 8012ca0:	4299      	cmp	r1, r3
 8012ca2:	d00d      	beq.n	8012cc0 <Uart_Clear_DMA_RX+0x944>
 8012ca4:	4b14      	ldr	r3, [pc, #80]	; (8012cf8 <Uart_Clear_DMA_RX+0x97c>)
 8012ca6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	4619      	mov	r1, r3
 8012cae:	4b20      	ldr	r3, [pc, #128]	; (8012d30 <Uart_Clear_DMA_RX+0x9b4>)
 8012cb0:	4299      	cmp	r1, r3
 8012cb2:	d102      	bne.n	8012cba <Uart_Clear_DMA_RX+0x93e>
 8012cb4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012cb8:	e03d      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8012cbe:	e03a      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cc0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012cc4:	e037      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cc6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012cca:	e034      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012ccc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012cd0:	e031      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012cd6:	e02e      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012cdc:	e02b      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012ce2:	e028      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012ce8:	e025      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cea:	2310      	movs	r3, #16
 8012cec:	e023      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cee:	2310      	movs	r3, #16
 8012cf0:	e021      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cf2:	2310      	movs	r3, #16
 8012cf4:	e01f      	b.n	8012d36 <Uart_Clear_DMA_RX+0x9ba>
 8012cf6:	bf00      	nop
 8012cf8:	2002bf44 	.word	0x2002bf44
 8012cfc:	40026058 	.word	0x40026058
 8012d00:	40026000 	.word	0x40026000
 8012d04:	40026010 	.word	0x40026010
 8012d08:	40026410 	.word	0x40026410
 8012d0c:	40026070 	.word	0x40026070
 8012d10:	40026470 	.word	0x40026470
 8012d14:	40026028 	.word	0x40026028
 8012d18:	40026428 	.word	0x40026428
 8012d1c:	40026088 	.word	0x40026088
 8012d20:	40026488 	.word	0x40026488
 8012d24:	40026040 	.word	0x40026040
 8012d28:	40026440 	.word	0x40026440
 8012d2c:	400260a0 	.word	0x400260a0
 8012d30:	400264a0 	.word	0x400264a0
 8012d34:	2310      	movs	r3, #16
 8012d36:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 8012d38:	4b8d      	ldr	r3, [pc, #564]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012d3a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	461a      	mov	r2, r3
 8012d42:	4b8c      	ldr	r3, [pc, #560]	; (8012f74 <Uart_Clear_DMA_RX+0xbf8>)
 8012d44:	429a      	cmp	r2, r3
 8012d46:	f240 8085 	bls.w	8012e54 <Uart_Clear_DMA_RX+0xad8>
 8012d4a:	4a8b      	ldr	r2, [pc, #556]	; (8012f78 <Uart_Clear_DMA_RX+0xbfc>)
 8012d4c:	4b88      	ldr	r3, [pc, #544]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012d4e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	4619      	mov	r1, r3
 8012d56:	4b89      	ldr	r3, [pc, #548]	; (8012f7c <Uart_Clear_DMA_RX+0xc00>)
 8012d58:	4299      	cmp	r1, r3
 8012d5a:	d078      	beq.n	8012e4e <Uart_Clear_DMA_RX+0xad2>
 8012d5c:	4b84      	ldr	r3, [pc, #528]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012d5e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d62:	681b      	ldr	r3, [r3, #0]
 8012d64:	4619      	mov	r1, r3
 8012d66:	4b86      	ldr	r3, [pc, #536]	; (8012f80 <Uart_Clear_DMA_RX+0xc04>)
 8012d68:	4299      	cmp	r1, r3
 8012d6a:	d06e      	beq.n	8012e4a <Uart_Clear_DMA_RX+0xace>
 8012d6c:	4b80      	ldr	r3, [pc, #512]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012d6e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d72:	681b      	ldr	r3, [r3, #0]
 8012d74:	4619      	mov	r1, r3
 8012d76:	4b83      	ldr	r3, [pc, #524]	; (8012f84 <Uart_Clear_DMA_RX+0xc08>)
 8012d78:	4299      	cmp	r1, r3
 8012d7a:	d064      	beq.n	8012e46 <Uart_Clear_DMA_RX+0xaca>
 8012d7c:	4b7c      	ldr	r3, [pc, #496]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012d7e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	4619      	mov	r1, r3
 8012d86:	4b80      	ldr	r3, [pc, #512]	; (8012f88 <Uart_Clear_DMA_RX+0xc0c>)
 8012d88:	4299      	cmp	r1, r3
 8012d8a:	d05a      	beq.n	8012e42 <Uart_Clear_DMA_RX+0xac6>
 8012d8c:	4b78      	ldr	r3, [pc, #480]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012d8e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	4619      	mov	r1, r3
 8012d96:	4b7d      	ldr	r3, [pc, #500]	; (8012f8c <Uart_Clear_DMA_RX+0xc10>)
 8012d98:	4299      	cmp	r1, r3
 8012d9a:	d04f      	beq.n	8012e3c <Uart_Clear_DMA_RX+0xac0>
 8012d9c:	4b74      	ldr	r3, [pc, #464]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012d9e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012da2:	681b      	ldr	r3, [r3, #0]
 8012da4:	4619      	mov	r1, r3
 8012da6:	4b7a      	ldr	r3, [pc, #488]	; (8012f90 <Uart_Clear_DMA_RX+0xc14>)
 8012da8:	4299      	cmp	r1, r3
 8012daa:	d044      	beq.n	8012e36 <Uart_Clear_DMA_RX+0xaba>
 8012dac:	4b70      	ldr	r3, [pc, #448]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012dae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	4619      	mov	r1, r3
 8012db6:	4b77      	ldr	r3, [pc, #476]	; (8012f94 <Uart_Clear_DMA_RX+0xc18>)
 8012db8:	4299      	cmp	r1, r3
 8012dba:	d039      	beq.n	8012e30 <Uart_Clear_DMA_RX+0xab4>
 8012dbc:	4b6c      	ldr	r3, [pc, #432]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012dbe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	4619      	mov	r1, r3
 8012dc6:	4b74      	ldr	r3, [pc, #464]	; (8012f98 <Uart_Clear_DMA_RX+0xc1c>)
 8012dc8:	4299      	cmp	r1, r3
 8012dca:	d02e      	beq.n	8012e2a <Uart_Clear_DMA_RX+0xaae>
 8012dcc:	4b68      	ldr	r3, [pc, #416]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012dce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dd2:	681b      	ldr	r3, [r3, #0]
 8012dd4:	4619      	mov	r1, r3
 8012dd6:	4b71      	ldr	r3, [pc, #452]	; (8012f9c <Uart_Clear_DMA_RX+0xc20>)
 8012dd8:	4299      	cmp	r1, r3
 8012dda:	d023      	beq.n	8012e24 <Uart_Clear_DMA_RX+0xaa8>
 8012ddc:	4b64      	ldr	r3, [pc, #400]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012dde:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	4619      	mov	r1, r3
 8012de6:	4b6e      	ldr	r3, [pc, #440]	; (8012fa0 <Uart_Clear_DMA_RX+0xc24>)
 8012de8:	4299      	cmp	r1, r3
 8012dea:	d018      	beq.n	8012e1e <Uart_Clear_DMA_RX+0xaa2>
 8012dec:	4b60      	ldr	r3, [pc, #384]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012dee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012df2:	681b      	ldr	r3, [r3, #0]
 8012df4:	4619      	mov	r1, r3
 8012df6:	4b6b      	ldr	r3, [pc, #428]	; (8012fa4 <Uart_Clear_DMA_RX+0xc28>)
 8012df8:	4299      	cmp	r1, r3
 8012dfa:	d00d      	beq.n	8012e18 <Uart_Clear_DMA_RX+0xa9c>
 8012dfc:	4b5c      	ldr	r3, [pc, #368]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012dfe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e02:	681b      	ldr	r3, [r3, #0]
 8012e04:	4619      	mov	r1, r3
 8012e06:	4b68      	ldr	r3, [pc, #416]	; (8012fa8 <Uart_Clear_DMA_RX+0xc2c>)
 8012e08:	4299      	cmp	r1, r3
 8012e0a:	d102      	bne.n	8012e12 <Uart_Clear_DMA_RX+0xa96>
 8012e0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012e10:	e01e      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012e16:	e01b      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012e1c:	e018      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e1e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012e22:	e015      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012e28:	e012      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012e2e:	e00f      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012e34:	e00c      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012e3a:	e009      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012e40:	e006      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e42:	2308      	movs	r3, #8
 8012e44:	e004      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e46:	2308      	movs	r3, #8
 8012e48:	e002      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e4a:	2308      	movs	r3, #8
 8012e4c:	e000      	b.n	8012e50 <Uart_Clear_DMA_RX+0xad4>
 8012e4e:	2308      	movs	r3, #8
 8012e50:	60d3      	str	r3, [r2, #12]
 8012e52:	e1bf      	b.n	80131d4 <Uart_Clear_DMA_RX+0xe58>
 8012e54:	4b46      	ldr	r3, [pc, #280]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012e56:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	461a      	mov	r2, r3
 8012e5e:	4b53      	ldr	r3, [pc, #332]	; (8012fac <Uart_Clear_DMA_RX+0xc30>)
 8012e60:	429a      	cmp	r2, r3
 8012e62:	f240 80a5 	bls.w	8012fb0 <Uart_Clear_DMA_RX+0xc34>
 8012e66:	4a44      	ldr	r2, [pc, #272]	; (8012f78 <Uart_Clear_DMA_RX+0xbfc>)
 8012e68:	4b41      	ldr	r3, [pc, #260]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012e6a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	4619      	mov	r1, r3
 8012e72:	4b42      	ldr	r3, [pc, #264]	; (8012f7c <Uart_Clear_DMA_RX+0xc00>)
 8012e74:	4299      	cmp	r1, r3
 8012e76:	d078      	beq.n	8012f6a <Uart_Clear_DMA_RX+0xbee>
 8012e78:	4b3d      	ldr	r3, [pc, #244]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012e7a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e7e:	681b      	ldr	r3, [r3, #0]
 8012e80:	4619      	mov	r1, r3
 8012e82:	4b3f      	ldr	r3, [pc, #252]	; (8012f80 <Uart_Clear_DMA_RX+0xc04>)
 8012e84:	4299      	cmp	r1, r3
 8012e86:	d06e      	beq.n	8012f66 <Uart_Clear_DMA_RX+0xbea>
 8012e88:	4b39      	ldr	r3, [pc, #228]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012e8a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e8e:	681b      	ldr	r3, [r3, #0]
 8012e90:	4619      	mov	r1, r3
 8012e92:	4b3c      	ldr	r3, [pc, #240]	; (8012f84 <Uart_Clear_DMA_RX+0xc08>)
 8012e94:	4299      	cmp	r1, r3
 8012e96:	d064      	beq.n	8012f62 <Uart_Clear_DMA_RX+0xbe6>
 8012e98:	4b35      	ldr	r3, [pc, #212]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012e9a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	4619      	mov	r1, r3
 8012ea2:	4b39      	ldr	r3, [pc, #228]	; (8012f88 <Uart_Clear_DMA_RX+0xc0c>)
 8012ea4:	4299      	cmp	r1, r3
 8012ea6:	d05a      	beq.n	8012f5e <Uart_Clear_DMA_RX+0xbe2>
 8012ea8:	4b31      	ldr	r3, [pc, #196]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012eaa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012eae:	681b      	ldr	r3, [r3, #0]
 8012eb0:	4619      	mov	r1, r3
 8012eb2:	4b36      	ldr	r3, [pc, #216]	; (8012f8c <Uart_Clear_DMA_RX+0xc10>)
 8012eb4:	4299      	cmp	r1, r3
 8012eb6:	d04f      	beq.n	8012f58 <Uart_Clear_DMA_RX+0xbdc>
 8012eb8:	4b2d      	ldr	r3, [pc, #180]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012eba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	4619      	mov	r1, r3
 8012ec2:	4b33      	ldr	r3, [pc, #204]	; (8012f90 <Uart_Clear_DMA_RX+0xc14>)
 8012ec4:	4299      	cmp	r1, r3
 8012ec6:	d044      	beq.n	8012f52 <Uart_Clear_DMA_RX+0xbd6>
 8012ec8:	4b29      	ldr	r3, [pc, #164]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012eca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	4619      	mov	r1, r3
 8012ed2:	4b30      	ldr	r3, [pc, #192]	; (8012f94 <Uart_Clear_DMA_RX+0xc18>)
 8012ed4:	4299      	cmp	r1, r3
 8012ed6:	d039      	beq.n	8012f4c <Uart_Clear_DMA_RX+0xbd0>
 8012ed8:	4b25      	ldr	r3, [pc, #148]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012eda:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ede:	681b      	ldr	r3, [r3, #0]
 8012ee0:	4619      	mov	r1, r3
 8012ee2:	4b2d      	ldr	r3, [pc, #180]	; (8012f98 <Uart_Clear_DMA_RX+0xc1c>)
 8012ee4:	4299      	cmp	r1, r3
 8012ee6:	d02e      	beq.n	8012f46 <Uart_Clear_DMA_RX+0xbca>
 8012ee8:	4b21      	ldr	r3, [pc, #132]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012eea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	4619      	mov	r1, r3
 8012ef2:	4b2a      	ldr	r3, [pc, #168]	; (8012f9c <Uart_Clear_DMA_RX+0xc20>)
 8012ef4:	4299      	cmp	r1, r3
 8012ef6:	d023      	beq.n	8012f40 <Uart_Clear_DMA_RX+0xbc4>
 8012ef8:	4b1d      	ldr	r3, [pc, #116]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012efa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012efe:	681b      	ldr	r3, [r3, #0]
 8012f00:	4619      	mov	r1, r3
 8012f02:	4b27      	ldr	r3, [pc, #156]	; (8012fa0 <Uart_Clear_DMA_RX+0xc24>)
 8012f04:	4299      	cmp	r1, r3
 8012f06:	d018      	beq.n	8012f3a <Uart_Clear_DMA_RX+0xbbe>
 8012f08:	4b19      	ldr	r3, [pc, #100]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012f0a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	4619      	mov	r1, r3
 8012f12:	4b24      	ldr	r3, [pc, #144]	; (8012fa4 <Uart_Clear_DMA_RX+0xc28>)
 8012f14:	4299      	cmp	r1, r3
 8012f16:	d00d      	beq.n	8012f34 <Uart_Clear_DMA_RX+0xbb8>
 8012f18:	4b15      	ldr	r3, [pc, #84]	; (8012f70 <Uart_Clear_DMA_RX+0xbf4>)
 8012f1a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	4619      	mov	r1, r3
 8012f22:	4b21      	ldr	r3, [pc, #132]	; (8012fa8 <Uart_Clear_DMA_RX+0xc2c>)
 8012f24:	4299      	cmp	r1, r3
 8012f26:	d102      	bne.n	8012f2e <Uart_Clear_DMA_RX+0xbb2>
 8012f28:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012f2c:	e01e      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012f32:	e01b      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f34:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012f38:	e018      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f3a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012f3e:	e015      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f40:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012f44:	e012      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f4a:	e00f      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f50:	e00c      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f56:	e009      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f5c:	e006      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f5e:	2308      	movs	r3, #8
 8012f60:	e004      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f62:	2308      	movs	r3, #8
 8012f64:	e002      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f66:	2308      	movs	r3, #8
 8012f68:	e000      	b.n	8012f6c <Uart_Clear_DMA_RX+0xbf0>
 8012f6a:	2308      	movs	r3, #8
 8012f6c:	6093      	str	r3, [r2, #8]
 8012f6e:	e131      	b.n	80131d4 <Uart_Clear_DMA_RX+0xe58>
 8012f70:	2002bf44 	.word	0x2002bf44
 8012f74:	40026458 	.word	0x40026458
 8012f78:	40026400 	.word	0x40026400
 8012f7c:	40026010 	.word	0x40026010
 8012f80:	40026410 	.word	0x40026410
 8012f84:	40026070 	.word	0x40026070
 8012f88:	40026470 	.word	0x40026470
 8012f8c:	40026028 	.word	0x40026028
 8012f90:	40026428 	.word	0x40026428
 8012f94:	40026088 	.word	0x40026088
 8012f98:	40026488 	.word	0x40026488
 8012f9c:	40026040 	.word	0x40026040
 8012fa0:	40026440 	.word	0x40026440
 8012fa4:	400260a0 	.word	0x400260a0
 8012fa8:	400264a0 	.word	0x400264a0
 8012fac:	400260b8 	.word	0x400260b8
 8012fb0:	4b96      	ldr	r3, [pc, #600]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8012fb2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	461a      	mov	r2, r3
 8012fba:	4b95      	ldr	r3, [pc, #596]	; (8013210 <Uart_Clear_DMA_RX+0xe94>)
 8012fbc:	429a      	cmp	r2, r3
 8012fbe:	f240 8085 	bls.w	80130cc <Uart_Clear_DMA_RX+0xd50>
 8012fc2:	4a94      	ldr	r2, [pc, #592]	; (8013214 <Uart_Clear_DMA_RX+0xe98>)
 8012fc4:	4b91      	ldr	r3, [pc, #580]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8012fc6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	4619      	mov	r1, r3
 8012fce:	4b92      	ldr	r3, [pc, #584]	; (8013218 <Uart_Clear_DMA_RX+0xe9c>)
 8012fd0:	4299      	cmp	r1, r3
 8012fd2:	d078      	beq.n	80130c6 <Uart_Clear_DMA_RX+0xd4a>
 8012fd4:	4b8d      	ldr	r3, [pc, #564]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8012fd6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012fda:	681b      	ldr	r3, [r3, #0]
 8012fdc:	4619      	mov	r1, r3
 8012fde:	4b8f      	ldr	r3, [pc, #572]	; (801321c <Uart_Clear_DMA_RX+0xea0>)
 8012fe0:	4299      	cmp	r1, r3
 8012fe2:	d06e      	beq.n	80130c2 <Uart_Clear_DMA_RX+0xd46>
 8012fe4:	4b89      	ldr	r3, [pc, #548]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8012fe6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012fea:	681b      	ldr	r3, [r3, #0]
 8012fec:	4619      	mov	r1, r3
 8012fee:	4b8c      	ldr	r3, [pc, #560]	; (8013220 <Uart_Clear_DMA_RX+0xea4>)
 8012ff0:	4299      	cmp	r1, r3
 8012ff2:	d064      	beq.n	80130be <Uart_Clear_DMA_RX+0xd42>
 8012ff4:	4b85      	ldr	r3, [pc, #532]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8012ff6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ffa:	681b      	ldr	r3, [r3, #0]
 8012ffc:	4619      	mov	r1, r3
 8012ffe:	4b89      	ldr	r3, [pc, #548]	; (8013224 <Uart_Clear_DMA_RX+0xea8>)
 8013000:	4299      	cmp	r1, r3
 8013002:	d05a      	beq.n	80130ba <Uart_Clear_DMA_RX+0xd3e>
 8013004:	4b81      	ldr	r3, [pc, #516]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013006:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801300a:	681b      	ldr	r3, [r3, #0]
 801300c:	4619      	mov	r1, r3
 801300e:	4b86      	ldr	r3, [pc, #536]	; (8013228 <Uart_Clear_DMA_RX+0xeac>)
 8013010:	4299      	cmp	r1, r3
 8013012:	d04f      	beq.n	80130b4 <Uart_Clear_DMA_RX+0xd38>
 8013014:	4b7d      	ldr	r3, [pc, #500]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013016:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	4619      	mov	r1, r3
 801301e:	4b83      	ldr	r3, [pc, #524]	; (801322c <Uart_Clear_DMA_RX+0xeb0>)
 8013020:	4299      	cmp	r1, r3
 8013022:	d044      	beq.n	80130ae <Uart_Clear_DMA_RX+0xd32>
 8013024:	4b79      	ldr	r3, [pc, #484]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013026:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801302a:	681b      	ldr	r3, [r3, #0]
 801302c:	4619      	mov	r1, r3
 801302e:	4b80      	ldr	r3, [pc, #512]	; (8013230 <Uart_Clear_DMA_RX+0xeb4>)
 8013030:	4299      	cmp	r1, r3
 8013032:	d039      	beq.n	80130a8 <Uart_Clear_DMA_RX+0xd2c>
 8013034:	4b75      	ldr	r3, [pc, #468]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013036:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801303a:	681b      	ldr	r3, [r3, #0]
 801303c:	4619      	mov	r1, r3
 801303e:	4b7d      	ldr	r3, [pc, #500]	; (8013234 <Uart_Clear_DMA_RX+0xeb8>)
 8013040:	4299      	cmp	r1, r3
 8013042:	d02e      	beq.n	80130a2 <Uart_Clear_DMA_RX+0xd26>
 8013044:	4b71      	ldr	r3, [pc, #452]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013046:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	4619      	mov	r1, r3
 801304e:	4b7a      	ldr	r3, [pc, #488]	; (8013238 <Uart_Clear_DMA_RX+0xebc>)
 8013050:	4299      	cmp	r1, r3
 8013052:	d023      	beq.n	801309c <Uart_Clear_DMA_RX+0xd20>
 8013054:	4b6d      	ldr	r3, [pc, #436]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013056:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801305a:	681b      	ldr	r3, [r3, #0]
 801305c:	4619      	mov	r1, r3
 801305e:	4b77      	ldr	r3, [pc, #476]	; (801323c <Uart_Clear_DMA_RX+0xec0>)
 8013060:	4299      	cmp	r1, r3
 8013062:	d018      	beq.n	8013096 <Uart_Clear_DMA_RX+0xd1a>
 8013064:	4b69      	ldr	r3, [pc, #420]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013066:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	4619      	mov	r1, r3
 801306e:	4b74      	ldr	r3, [pc, #464]	; (8013240 <Uart_Clear_DMA_RX+0xec4>)
 8013070:	4299      	cmp	r1, r3
 8013072:	d00d      	beq.n	8013090 <Uart_Clear_DMA_RX+0xd14>
 8013074:	4b65      	ldr	r3, [pc, #404]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013076:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	4619      	mov	r1, r3
 801307e:	4b71      	ldr	r3, [pc, #452]	; (8013244 <Uart_Clear_DMA_RX+0xec8>)
 8013080:	4299      	cmp	r1, r3
 8013082:	d102      	bne.n	801308a <Uart_Clear_DMA_RX+0xd0e>
 8013084:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013088:	e01e      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 801308a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801308e:	e01b      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 8013090:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013094:	e018      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 8013096:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801309a:	e015      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 801309c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80130a0:	e012      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 80130a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80130a6:	e00f      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 80130a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80130ac:	e00c      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 80130ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80130b2:	e009      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 80130b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80130b8:	e006      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 80130ba:	2308      	movs	r3, #8
 80130bc:	e004      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 80130be:	2308      	movs	r3, #8
 80130c0:	e002      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 80130c2:	2308      	movs	r3, #8
 80130c4:	e000      	b.n	80130c8 <Uart_Clear_DMA_RX+0xd4c>
 80130c6:	2308      	movs	r3, #8
 80130c8:	60d3      	str	r3, [r2, #12]
 80130ca:	e083      	b.n	80131d4 <Uart_Clear_DMA_RX+0xe58>
 80130cc:	4a51      	ldr	r2, [pc, #324]	; (8013214 <Uart_Clear_DMA_RX+0xe98>)
 80130ce:	4b4f      	ldr	r3, [pc, #316]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 80130d0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	4619      	mov	r1, r3
 80130d8:	4b4f      	ldr	r3, [pc, #316]	; (8013218 <Uart_Clear_DMA_RX+0xe9c>)
 80130da:	4299      	cmp	r1, r3
 80130dc:	d078      	beq.n	80131d0 <Uart_Clear_DMA_RX+0xe54>
 80130de:	4b4b      	ldr	r3, [pc, #300]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 80130e0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	4619      	mov	r1, r3
 80130e8:	4b4c      	ldr	r3, [pc, #304]	; (801321c <Uart_Clear_DMA_RX+0xea0>)
 80130ea:	4299      	cmp	r1, r3
 80130ec:	d06e      	beq.n	80131cc <Uart_Clear_DMA_RX+0xe50>
 80130ee:	4b47      	ldr	r3, [pc, #284]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 80130f0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	4619      	mov	r1, r3
 80130f8:	4b49      	ldr	r3, [pc, #292]	; (8013220 <Uart_Clear_DMA_RX+0xea4>)
 80130fa:	4299      	cmp	r1, r3
 80130fc:	d064      	beq.n	80131c8 <Uart_Clear_DMA_RX+0xe4c>
 80130fe:	4b43      	ldr	r3, [pc, #268]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013100:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013104:	681b      	ldr	r3, [r3, #0]
 8013106:	4619      	mov	r1, r3
 8013108:	4b46      	ldr	r3, [pc, #280]	; (8013224 <Uart_Clear_DMA_RX+0xea8>)
 801310a:	4299      	cmp	r1, r3
 801310c:	d05a      	beq.n	80131c4 <Uart_Clear_DMA_RX+0xe48>
 801310e:	4b3f      	ldr	r3, [pc, #252]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013110:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013114:	681b      	ldr	r3, [r3, #0]
 8013116:	4619      	mov	r1, r3
 8013118:	4b43      	ldr	r3, [pc, #268]	; (8013228 <Uart_Clear_DMA_RX+0xeac>)
 801311a:	4299      	cmp	r1, r3
 801311c:	d04f      	beq.n	80131be <Uart_Clear_DMA_RX+0xe42>
 801311e:	4b3b      	ldr	r3, [pc, #236]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013120:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	4619      	mov	r1, r3
 8013128:	4b40      	ldr	r3, [pc, #256]	; (801322c <Uart_Clear_DMA_RX+0xeb0>)
 801312a:	4299      	cmp	r1, r3
 801312c:	d044      	beq.n	80131b8 <Uart_Clear_DMA_RX+0xe3c>
 801312e:	4b37      	ldr	r3, [pc, #220]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013130:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013134:	681b      	ldr	r3, [r3, #0]
 8013136:	4619      	mov	r1, r3
 8013138:	4b3d      	ldr	r3, [pc, #244]	; (8013230 <Uart_Clear_DMA_RX+0xeb4>)
 801313a:	4299      	cmp	r1, r3
 801313c:	d039      	beq.n	80131b2 <Uart_Clear_DMA_RX+0xe36>
 801313e:	4b33      	ldr	r3, [pc, #204]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013140:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	4619      	mov	r1, r3
 8013148:	4b3a      	ldr	r3, [pc, #232]	; (8013234 <Uart_Clear_DMA_RX+0xeb8>)
 801314a:	4299      	cmp	r1, r3
 801314c:	d02e      	beq.n	80131ac <Uart_Clear_DMA_RX+0xe30>
 801314e:	4b2f      	ldr	r3, [pc, #188]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013150:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	4619      	mov	r1, r3
 8013158:	4b37      	ldr	r3, [pc, #220]	; (8013238 <Uart_Clear_DMA_RX+0xebc>)
 801315a:	4299      	cmp	r1, r3
 801315c:	d023      	beq.n	80131a6 <Uart_Clear_DMA_RX+0xe2a>
 801315e:	4b2b      	ldr	r3, [pc, #172]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013160:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	4619      	mov	r1, r3
 8013168:	4b34      	ldr	r3, [pc, #208]	; (801323c <Uart_Clear_DMA_RX+0xec0>)
 801316a:	4299      	cmp	r1, r3
 801316c:	d018      	beq.n	80131a0 <Uart_Clear_DMA_RX+0xe24>
 801316e:	4b27      	ldr	r3, [pc, #156]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013170:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	4619      	mov	r1, r3
 8013178:	4b31      	ldr	r3, [pc, #196]	; (8013240 <Uart_Clear_DMA_RX+0xec4>)
 801317a:	4299      	cmp	r1, r3
 801317c:	d00d      	beq.n	801319a <Uart_Clear_DMA_RX+0xe1e>
 801317e:	4b23      	ldr	r3, [pc, #140]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 8013180:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	4619      	mov	r1, r3
 8013188:	4b2e      	ldr	r3, [pc, #184]	; (8013244 <Uart_Clear_DMA_RX+0xec8>)
 801318a:	4299      	cmp	r1, r3
 801318c:	d102      	bne.n	8013194 <Uart_Clear_DMA_RX+0xe18>
 801318e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013192:	e01e      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 8013194:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8013198:	e01b      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 801319a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801319e:	e018      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131a0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80131a4:	e015      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131a6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80131aa:	e012      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80131b0:	e00f      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80131b6:	e00c      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80131bc:	e009      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80131c2:	e006      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131c4:	2308      	movs	r3, #8
 80131c6:	e004      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131c8:	2308      	movs	r3, #8
 80131ca:	e002      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131cc:	2308      	movs	r3, #8
 80131ce:	e000      	b.n	80131d2 <Uart_Clear_DMA_RX+0xe56>
 80131d0:	2308      	movs	r3, #8
 80131d2:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmarx);
 80131d4:	4b0d      	ldr	r3, [pc, #52]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 80131d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80131da:	4618      	mov	r0, r3
 80131dc:	f7f5 ff96 	bl	800910c <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 80131e0:	4b0a      	ldr	r3, [pc, #40]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 80131e2:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80131e6:	4a09      	ldr	r2, [pc, #36]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 80131e8:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80131ec:	6992      	ldr	r2, [r2, #24]
 80131ee:	f042 0208 	orr.w	r2, r2, #8
 80131f2:	619a      	str	r2, [r3, #24]
 80131f4:	4b05      	ldr	r3, [pc, #20]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 80131f6:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80131fa:	4a04      	ldr	r2, [pc, #16]	; (801320c <Uart_Clear_DMA_RX+0xe90>)
 80131fc:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8013200:	6992      	ldr	r2, [r2, #24]
 8013202:	f042 0210 	orr.w	r2, r2, #16
 8013206:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 8013208:	bf00      	nop
 801320a:	bd80      	pop	{r7, pc}
 801320c:	2002bf44 	.word	0x2002bf44
 8013210:	40026058 	.word	0x40026058
 8013214:	40026000 	.word	0x40026000
 8013218:	40026010 	.word	0x40026010
 801321c:	40026410 	.word	0x40026410
 8013220:	40026070 	.word	0x40026070
 8013224:	40026470 	.word	0x40026470
 8013228:	40026028 	.word	0x40026028
 801322c:	40026428 	.word	0x40026428
 8013230:	40026088 	.word	0x40026088
 8013234:	40026488 	.word	0x40026488
 8013238:	40026040 	.word	0x40026040
 801323c:	40026440 	.word	0x40026440
 8013240:	400260a0 	.word	0x400260a0
 8013244:	400264a0 	.word	0x400264a0

08013248 <main>:
}



int main(void)
{
 8013248:	b580      	push	{r7, lr}
 801324a:	b09e      	sub	sp, #120	; 0x78
 801324c:	af00      	add	r7, sp, #0
	Init_769();
 801324e:	f7fd fa0b 	bl	8010668 <Init_769>
	Application_Init();
 8013252:	f7f9 ff27 	bl	800d0a4 <Application_Init>
	//
	//	//S29GL01GS_WriteBuffer_32bit(&S29GL01GS, &image_data_049[0], IMG_03_Addr			+      	 IMG_03_Size, 6400);
	//	//S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_0, 6400);

	//Power CAN bus //Note State is swapped, true = off and false = on
	IO_Output_control(PWR_CAN2, false);
 8013256:	2100      	movs	r1, #0
 8013258:	201a      	movs	r0, #26
 801325a:	f7fd f9cb 	bl	80105f4 <IO_Output_control>

	//Init dummy DMA setup
	uint8_t Buffer[10] = {0};
 801325e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8013262:	2200      	movs	r2, #0
 8013264:	601a      	str	r2, [r3, #0]
 8013266:	605a      	str	r2, [r3, #4]
 8013268:	811a      	strh	r2, [r3, #8]
	uint8_t Buffertx[6] = {'1','2','3','4','5','6'};
 801326a:	4a19      	ldr	r2, [pc, #100]	; (80132d0 <main+0x88>)
 801326c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8013270:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013274:	6018      	str	r0, [r3, #0]
 8013276:	3304      	adds	r3, #4
 8013278:	8019      	strh	r1, [r3, #0]

	DMA_UART_RF_RX(Buffer, 10);
 801327a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 801327e:	210a      	movs	r1, #10
 8013280:	4618      	mov	r0, r3
 8013282:	f7fe f80f 	bl	80112a4 <DMA_UART_RF_RX>
	DMA_UART_RF_TX(Buffertx, 6);
 8013286:	f107 0364 	add.w	r3, r7, #100	; 0x64
 801328a:	2106      	movs	r1, #6
 801328c:	4618      	mov	r0, r3
 801328e:	f7fe f889 	bl	80113a4 <DMA_UART_RF_TX>
	extern UART_HandleTypeDef huartx[COMn];


	while (1)
	{
		BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 8013292:	4810      	ldr	r0, [pc, #64]	; (80132d4 <main+0x8c>)
 8013294:	f7fb fcd4 	bl	800ec40 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(10,580,2,2);
 8013298:	2302      	movs	r3, #2
 801329a:	2202      	movs	r2, #2
 801329c:	f44f 7111 	mov.w	r1, #580	; 0x244
 80132a0:	200a      	movs	r0, #10
 80132a2:	f7fb ff0f 	bl	800f0c4 <BSP_LCD_FillRect>
		__HAL_IWDG_RELOAD_COUNTER(&hiwdg); //Reload Watchdog -- Feed the dog
 80132a6:	4b0c      	ldr	r3, [pc, #48]	; (80132d8 <main+0x90>)
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80132ae:	601a      	str	r2, [r3, #0]

		//TextToScreen_MED(10,10,"Light Sensor OK",LCD_COLOR_BLUE,LCD_COLOR_GRAY );
		Delay(10);
 80132b0:	200a      	movs	r0, #10
 80132b2:	f000 f9ed 	bl	8013690 <Delay>
//		Color_Line_test();


		BSP_LCD_SetTextColor(LCD_COLOR_GRAY);
 80132b6:	4809      	ldr	r0, [pc, #36]	; (80132dc <main+0x94>)
 80132b8:	f7fb fcc2 	bl	800ec40 <BSP_LCD_SetTextColor>
//		for(int i =0 ; i <23 ; i++)
//		{
//			sprintf(text_buffer, "%d Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod", i);
//			TextToScreen_SML(10,i*24,text_buffer, Color_Wheel_Array[i], LCD_COLOR_BLACK);
//		}
		App_printImg(0,0, image[1].index);
 80132bc:	4b08      	ldr	r3, [pc, #32]	; (80132e0 <main+0x98>)
 80132be:	7f1b      	ldrb	r3, [r3, #28]
 80132c0:	b29b      	uxth	r3, r3
 80132c2:	461a      	mov	r2, r3
 80132c4:	2100      	movs	r1, #0
 80132c6:	2000      	movs	r0, #0
 80132c8:	f7fb fede 	bl	800f088 <App_printImg>
	{
 80132cc:	e7e1      	b.n	8013292 <main+0x4a>
 80132ce:	bf00      	nop
 80132d0:	0801400c 	.word	0x0801400c
 80132d4:	ff404040 	.word	0xff404040
 80132d8:	2002b208 	.word	0x2002b208
 80132dc:	ff808080 	.word	0xff808080
 80132e0:	08017a00 	.word	0x08017a00

080132e4 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 80132e4:	b480      	push	{r7}
 80132e6:	b083      	sub	sp, #12
 80132e8:	af00      	add	r7, sp, #0
 80132ea:	6078      	str	r0, [r7, #4]
 80132ec:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 80132ee:	e7fe      	b.n	80132ee <_Error_Handler+0xa>

080132f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80132f0:	b580      	push	{r7, lr}
 80132f2:	b082      	sub	sp, #8
 80132f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80132f6:	4a24      	ldr	r2, [pc, #144]	; (8013388 <HAL_MspInit+0x98>)
 80132f8:	4b23      	ldr	r3, [pc, #140]	; (8013388 <HAL_MspInit+0x98>)
 80132fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80132fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013300:	6413      	str	r3, [r2, #64]	; 0x40
 8013302:	4b21      	ldr	r3, [pc, #132]	; (8013388 <HAL_MspInit+0x98>)
 8013304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801330a:	607b      	str	r3, [r7, #4]
 801330c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 801330e:	4a1e      	ldr	r2, [pc, #120]	; (8013388 <HAL_MspInit+0x98>)
 8013310:	4b1d      	ldr	r3, [pc, #116]	; (8013388 <HAL_MspInit+0x98>)
 8013312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8013318:	6453      	str	r3, [r2, #68]	; 0x44
 801331a:	4b1b      	ldr	r3, [pc, #108]	; (8013388 <HAL_MspInit+0x98>)
 801331c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801331e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013322:	603b      	str	r3, [r7, #0]
 8013324:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8013326:	2003      	movs	r0, #3
 8013328:	f7ed ff86 	bl	8001238 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 801332c:	2200      	movs	r2, #0
 801332e:	2100      	movs	r1, #0
 8013330:	f06f 000b 	mvn.w	r0, #11
 8013334:	f7ed ff8b 	bl	800124e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8013338:	2200      	movs	r2, #0
 801333a:	2100      	movs	r1, #0
 801333c:	f06f 000a 	mvn.w	r0, #10
 8013340:	f7ed ff85 	bl	800124e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8013344:	2200      	movs	r2, #0
 8013346:	2100      	movs	r1, #0
 8013348:	f06f 0009 	mvn.w	r0, #9
 801334c:	f7ed ff7f 	bl	800124e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8013350:	2200      	movs	r2, #0
 8013352:	2100      	movs	r1, #0
 8013354:	f06f 0004 	mvn.w	r0, #4
 8013358:	f7ed ff79 	bl	800124e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 801335c:	2200      	movs	r2, #0
 801335e:	2100      	movs	r1, #0
 8013360:	f06f 0003 	mvn.w	r0, #3
 8013364:	f7ed ff73 	bl	800124e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8013368:	2200      	movs	r2, #0
 801336a:	2100      	movs	r1, #0
 801336c:	f06f 0001 	mvn.w	r0, #1
 8013370:	f7ed ff6d 	bl	800124e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8013374:	2200      	movs	r2, #0
 8013376:	2100      	movs	r1, #0
 8013378:	f04f 30ff 	mov.w	r0, #4294967295
 801337c:	f7ed ff67 	bl	800124e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8013380:	bf00      	nop
 8013382:	3708      	adds	r7, #8
 8013384:	46bd      	mov	sp, r7
 8013386:	bd80      	pop	{r7, pc}
 8013388:	40023800 	.word	0x40023800

0801338c <LTDC_IRQHandler>:
  * @brief  This function handles LTDC interrupt request.
  * @param  None
  * @retval None
  */
void LTDC_IRQHandler(void)
{
 801338c:	b580      	push	{r7, lr}
 801338e:	af00      	add	r7, sp, #0
  HAL_LTDC_IRQHandler(&hltdc_discovery);
 8013390:	4802      	ldr	r0, [pc, #8]	; (801339c <LTDC_IRQHandler+0x10>)
 8013392:	f7f2 f929 	bl	80055e8 <HAL_LTDC_IRQHandler>
}
 8013396:	bf00      	nop
 8013398:	bd80      	pop	{r7, pc}
 801339a:	bf00      	nop
 801339c:	2002bac4 	.word	0x2002bac4

080133a0 <NMI_Handler>:

/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 80133a0:	b480      	push	{r7}
 80133a2:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 80133a4:	bf00      	nop
 80133a6:	46bd      	mov	sp, r7
 80133a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ac:	4770      	bx	lr

080133ae <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 80133ae:	b480      	push	{r7}
 80133b0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 80133b2:	e7fe      	b.n	80133b2 <HardFault_Handler+0x4>

080133b4 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 80133b4:	b480      	push	{r7}
 80133b6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 80133b8:	e7fe      	b.n	80133b8 <MemManage_Handler+0x4>

080133ba <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 80133ba:	b480      	push	{r7}
 80133bc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 80133be:	e7fe      	b.n	80133be <BusFault_Handler+0x4>

080133c0 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 80133c0:	b480      	push	{r7}
 80133c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 80133c4:	e7fe      	b.n	80133c4 <UsageFault_Handler+0x4>

080133c6 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 80133c6:	b480      	push	{r7}
 80133c8:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80133ca:	bf00      	nop
 80133cc:	46bd      	mov	sp, r7
 80133ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133d2:	4770      	bx	lr

080133d4 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 80133d4:	b480      	push	{r7}
 80133d6:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80133d8:	bf00      	nop
 80133da:	46bd      	mov	sp, r7
 80133dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133e0:	4770      	bx	lr

080133e2 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 80133e2:	b480      	push	{r7}
 80133e4:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80133e6:	bf00      	nop
 80133e8:	46bd      	mov	sp, r7
 80133ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ee:	4770      	bx	lr

080133f0 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 80133f0:	b580      	push	{r7, lr}
 80133f2:	af00      	add	r7, sp, #0

	HAL_IncTick();
 80133f4:	f7ed f8e6 	bl	80005c4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80133f8:	f7ed ff98 	bl	800132c <HAL_SYSTICK_IRQHandler>

	//Systic function required for vision libs
	TimingDelay_Decrement();
 80133fc:	f000 f95e 	bl	80136bc <TimingDelay_Decrement>

}
 8013400:	bf00      	nop
 8013402:	bd80      	pop	{r7, pc}

08013404 <OTG_FS_IRQHandler>:

/**
 * @brief This function handles USB On The Go FS global interrupt.
 */
void OTG_FS_IRQHandler(void)
{
 8013404:	b580      	push	{r7, lr}
 8013406:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN OTG_FS_IRQn 0 */

	/* USER CODE END OTG_FS_IRQn 0 */
	HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8013408:	4802      	ldr	r0, [pc, #8]	; (8013414 <OTG_FS_IRQHandler+0x10>)
 801340a:	f7ef ffc9 	bl	80033a0 <HAL_HCD_IRQHandler>
	/* USER CODE BEGIN OTG_FS_IRQn 1 */

	/* USER CODE END OTG_FS_IRQn 1 */
}
 801340e:	bf00      	nop
 8013410:	bd80      	pop	{r7, pc}
 8013412:	bf00      	nop
 8013414:	2002b7ac 	.word	0x2002b7ac

08013418 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8013418:	b580      	push	{r7, lr}
 801341a:	b082      	sub	sp, #8
 801341c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_EXP1], UART_FLAG_RXNE) == true)
 801341e:	4b11      	ldr	r3, [pc, #68]	; (8013464 <USART1_IRQHandler+0x4c>)
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	69db      	ldr	r3, [r3, #28]
 8013424:	f003 0320 	and.w	r3, r3, #32
 8013428:	2b20      	cmp	r3, #32
 801342a:	d113      	bne.n	8013454 <USART1_IRQHandler+0x3c>
	{
		uint8_t rx_byte = huartx[COM_EXP1].Instance->RDR;		//Load received byte into temporary buffer
 801342c:	4b0d      	ldr	r3, [pc, #52]	; (8013464 <USART1_IRQHandler+0x4c>)
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013432:	71fb      	strb	r3, [r7, #7]

 		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP1]); 		// Clear the buffer to prevent overrun
 8013434:	4b0b      	ldr	r3, [pc, #44]	; (8013464 <USART1_IRQHandler+0x4c>)
 8013436:	681b      	ldr	r3, [r3, #0]
 8013438:	4a0a      	ldr	r2, [pc, #40]	; (8013464 <USART1_IRQHandler+0x4c>)
 801343a:	6812      	ldr	r2, [r2, #0]
 801343c:	6992      	ldr	r2, [r2, #24]
 801343e:	f042 0208 	orr.w	r2, r2, #8
 8013442:	619a      	str	r2, [r3, #24]
 8013444:	4b07      	ldr	r3, [pc, #28]	; (8013464 <USART1_IRQHandler+0x4c>)
 8013446:	681b      	ldr	r3, [r3, #0]
 8013448:	4a06      	ldr	r2, [pc, #24]	; (8013464 <USART1_IRQHandler+0x4c>)
 801344a:	6812      	ldr	r2, [r2, #0]
 801344c:	6992      	ldr	r2, [r2, #24]
 801344e:	f042 0210 	orr.w	r2, r2, #16
 8013452:	619a      	str	r2, [r3, #24]
	}

	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 8013454:	4803      	ldr	r0, [pc, #12]	; (8013464 <USART1_IRQHandler+0x4c>)
 8013456:	f7f5 fea5 	bl	80091a4 <HAL_UART_IRQHandler>
	/* USER CODE END USART3_IRQn 0 */

	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 801345a:	bf00      	nop
 801345c:	3708      	adds	r7, #8
 801345e:	46bd      	mov	sp, r7
 8013460:	bd80      	pop	{r7, pc}
 8013462:	bf00      	nop
 8013464:	2002bf44 	.word	0x2002bf44

08013468 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8013468:	b580      	push	{r7, lr}
 801346a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	/* USER CODE END USART3_IRQn 0 */
	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 801346c:	4802      	ldr	r0, [pc, #8]	; (8013478 <USART3_IRQHandler+0x10>)
 801346e:	f7f5 fe99 	bl	80091a4 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 8013472:	bf00      	nop
 8013474:	bd80      	pop	{r7, pc}
 8013476:	bf00      	nop
 8013478:	2002bf44 	.word	0x2002bf44

0801347c <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 801347c:	b580      	push	{r7, lr}
 801347e:	b082      	sub	sp, #8
 8013480:	af00      	add	r7, sp, #0
	HAL_NVIC_ClearPendingIRQ(UART5_IRQn);
 8013482:	2035      	movs	r0, #53	; 0x35
 8013484:	f7ed ff27 	bl	80012d6 <HAL_NVIC_ClearPendingIRQ>

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_External], UART_FLAG_RXNE) == true)
 8013488:	4b13      	ldr	r3, [pc, #76]	; (80134d8 <UART5_IRQHandler+0x5c>)
 801348a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801348e:	69db      	ldr	r3, [r3, #28]
 8013490:	f003 0320 	and.w	r3, r3, #32
 8013494:	2b20      	cmp	r3, #32
 8013496:	d118      	bne.n	80134ca <UART5_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[COM_External].Instance->RDR;		//Load received byte into temporary buffer
 8013498:	4b0f      	ldr	r3, [pc, #60]	; (80134d8 <UART5_IRQHandler+0x5c>)
 801349a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134a0:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]); // Clear the buffer to prevent overrun
 80134a2:	4b0d      	ldr	r3, [pc, #52]	; (80134d8 <UART5_IRQHandler+0x5c>)
 80134a4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80134a8:	4a0b      	ldr	r2, [pc, #44]	; (80134d8 <UART5_IRQHandler+0x5c>)
 80134aa:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 80134ae:	6992      	ldr	r2, [r2, #24]
 80134b0:	f042 0208 	orr.w	r2, r2, #8
 80134b4:	619a      	str	r2, [r3, #24]
 80134b6:	4b08      	ldr	r3, [pc, #32]	; (80134d8 <UART5_IRQHandler+0x5c>)
 80134b8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80134bc:	4a06      	ldr	r2, [pc, #24]	; (80134d8 <UART5_IRQHandler+0x5c>)
 80134be:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 80134c2:	6992      	ldr	r2, [r2, #24]
 80134c4:	f042 0210 	orr.w	r2, r2, #16
 80134c8:	619a      	str	r2, [r3, #24]

	}

	//Handle UART service
	HAL_UART_IRQHandler(&huartx[COM_External]);
 80134ca:	4804      	ldr	r0, [pc, #16]	; (80134dc <UART5_IRQHandler+0x60>)
 80134cc:	f7f5 fe6a 	bl	80091a4 <HAL_UART_IRQHandler>
}
 80134d0:	bf00      	nop
 80134d2:	3708      	adds	r7, #8
 80134d4:	46bd      	mov	sp, r7
 80134d6:	bd80      	pop	{r7, pc}
 80134d8:	2002bf44 	.word	0x2002bf44
 80134dc:	2002c094 	.word	0x2002c094

080134e0 <DMA1_Stream0_IRQHandler>:

void DMA1_Stream0_IRQHandler(void)
{
 80134e0:	b580      	push	{r7, lr}
 80134e2:	af00      	add	r7, sp, #0
	//Check if DMA got expected bytes, if not then assume no card
//	if(__HAL_DMA_GET_FLAG(&hdma_uart5_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_uart5_rx)) != RESET)
//	{
//		HAL_NVIC_ClearPendingIRQ(DMA1_Stream0_IRQn);
		HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80134e4:	4802      	ldr	r0, [pc, #8]	; (80134f0 <DMA1_Stream0_IRQHandler+0x10>)
 80134e6:	f7ee f92d 	bl	8001744 <HAL_DMA_IRQHandler>
//	}
}
 80134ea:	bf00      	nop
 80134ec:	bd80      	pop	{r7, pc}
 80134ee:	bf00      	nop
 80134f0:	2002be98 	.word	0x2002be98

080134f4 <CAN1_RX0_IRQHandler>:

/*
* @brief This function handles CAN1 RX0 interrupt.
*/
void CAN1_RX0_IRQHandler(void)
{
 80134f4:	b580      	push	{r7, lr}
 80134f6:	af00      	add	r7, sp, #0
	//Receive CAN message from CAN1 and process
	HAL_CAN_IRQHandler(&hcan1);
 80134f8:	4802      	ldr	r0, [pc, #8]	; (8013504 <CAN1_RX0_IRQHandler+0x10>)
 80134fa:	f7ed fb6c 	bl	8000bd6 <HAL_CAN_IRQHandler>
}
 80134fe:	bf00      	nop
 8013500:	bd80      	pop	{r7, pc}
 8013502:	bf00      	nop
 8013504:	20021004 	.word	0x20021004

08013508 <CAN2_RX0_IRQHandler>:

/*
* @brief This function handles CAN2 RX0 interrupt.
*/
void CAN2_RX0_IRQHandler(void)
{
 8013508:	b580      	push	{r7, lr}
 801350a:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan2);
 801350c:	4802      	ldr	r0, [pc, #8]	; (8013518 <CAN2_RX0_IRQHandler+0x10>)
 801350e:	f7ed fb62 	bl	8000bd6 <HAL_CAN_IRQHandler>
}
 8013512:	bf00      	nop
 8013514:	bd80      	pop	{r7, pc}
 8013516:	bf00      	nop
 8013518:	20020e54 	.word	0x20020e54

0801351c <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 801351c:	b580      	push	{r7, lr}
 801351e:	b082      	sub	sp, #8
 8013520:	af00      	add	r7, sp, #0

	HAL_NVIC_ClearPendingIRQ(USART6_IRQn);
 8013522:	2047      	movs	r0, #71	; 0x47
 8013524:	f7ed fed7 	bl	80012d6 <HAL_NVIC_ClearPendingIRQ>
	if(__HAL_UART_GET_FLAG(&huartx[4], UART_FLAG_RXNE) == 1)
 8013528:	4b13      	ldr	r3, [pc, #76]	; (8013578 <USART6_IRQHandler+0x5c>)
 801352a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801352e:	69db      	ldr	r3, [r3, #28]
 8013530:	f003 0320 	and.w	r3, r3, #32
 8013534:	2b20      	cmp	r3, #32
 8013536:	d118      	bne.n	801356a <USART6_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[4].Instance->RDR;		//Load received byte into temporary buffer
 8013538:	4b0f      	ldr	r3, [pc, #60]	; (8013578 <USART6_IRQHandler+0x5c>)
 801353a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801353e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013540:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[4]); // Clear the buffer to prevent overrun
 8013542:	4b0d      	ldr	r3, [pc, #52]	; (8013578 <USART6_IRQHandler+0x5c>)
 8013544:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8013548:	4a0b      	ldr	r2, [pc, #44]	; (8013578 <USART6_IRQHandler+0x5c>)
 801354a:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801354e:	6992      	ldr	r2, [r2, #24]
 8013550:	f042 0208 	orr.w	r2, r2, #8
 8013554:	619a      	str	r2, [r3, #24]
 8013556:	4b08      	ldr	r3, [pc, #32]	; (8013578 <USART6_IRQHandler+0x5c>)
 8013558:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801355c:	4a06      	ldr	r2, [pc, #24]	; (8013578 <USART6_IRQHandler+0x5c>)
 801355e:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8013562:	6992      	ldr	r2, [r2, #24]
 8013564:	f042 0210 	orr.w	r2, r2, #16
 8013568:	619a      	str	r2, [r3, #24]

	}
	HAL_UART_IRQHandler(&huartx[4]);
 801356a:	4804      	ldr	r0, [pc, #16]	; (801357c <USART6_IRQHandler+0x60>)
 801356c:	f7f5 fe1a 	bl	80091a4 <HAL_UART_IRQHandler>
}
 8013570:	bf00      	nop
 8013572:	3708      	adds	r7, #8
 8013574:	46bd      	mov	sp, r7
 8013576:	bd80      	pop	{r7, pc}
 8013578:	2002bf44 	.word	0x2002bf44
 801357c:	2002c104 	.word	0x2002c104

08013580 <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 8013580:	b580      	push	{r7, lr}
 8013582:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_tx);
 8013584:	4802      	ldr	r0, [pc, #8]	; (8013590 <DMA2_Stream6_IRQHandler+0x10>)
 8013586:	f7ee f8dd 	bl	8001744 <HAL_DMA_IRQHandler>
}
 801358a:	bf00      	nop
 801358c:	bd80      	pop	{r7, pc}
 801358e:	bf00      	nop
 8013590:	2002bcb8 	.word	0x2002bcb8

08013594 <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 8013594:	b580      	push	{r7, lr}
 8013596:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_rx);
 8013598:	4802      	ldr	r0, [pc, #8]	; (80135a4 <DMA2_Stream2_IRQHandler+0x10>)
 801359a:	f7ee f8d3 	bl	8001744 <HAL_DMA_IRQHandler>
}
 801359e:	bf00      	nop
 80135a0:	bd80      	pop	{r7, pc}
 80135a2:	bf00      	nop
 80135a4:	2002bdd8 	.word	0x2002bdd8

080135a8 <TIM3_IRQHandler>:

/**
 * @brief This function handles Timer 3 global interrupt.
 */
void TIM3_IRQHandler (void)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 80135ac:	4805      	ldr	r0, [pc, #20]	; (80135c4 <TIM3_IRQHandler+0x1c>)
 80135ae:	f7f4 fc93 	bl	8007ed8 <HAL_TIM_IRQHandler>
	TIM3_Stop();
 80135b2:	f7fd facd 	bl	8010b50 <TIM3_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 80135b6:	4b04      	ldr	r3, [pc, #16]	; (80135c8 <TIM3_IRQHandler+0x20>)
 80135b8:	2201      	movs	r2, #1
 80135ba:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM3_Start();
 80135bc:	f7fd fad2 	bl	8010b64 <TIM3_Start>
}
 80135c0:	bf00      	nop
 80135c2:	bd80      	pop	{r7, pc}
 80135c4:	2002b360 	.word	0x2002b360
 80135c8:	20020d70 	.word	0x20020d70

080135cc <TIM4_IRQHandler>:

/**
 * @brief This function handles Timer 4 global interrupt.
 */
void TIM4_IRQHandler (void)
{
 80135cc:	b580      	push	{r7, lr}
 80135ce:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 80135d0:	4805      	ldr	r0, [pc, #20]	; (80135e8 <TIM4_IRQHandler+0x1c>)
 80135d2:	f7f4 fc81 	bl	8007ed8 <HAL_TIM_IRQHandler>
	TIM4_Stop();
 80135d6:	f7fd facf 	bl	8010b78 <TIM4_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 80135da:	4b04      	ldr	r3, [pc, #16]	; (80135ec <TIM4_IRQHandler+0x20>)
 80135dc:	2201      	movs	r2, #1
 80135de:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM4_Start();
 80135e0:	f7fd fad4 	bl	8010b8c <TIM4_Start>
}
 80135e4:	bf00      	nop
 80135e6:	bd80      	pop	{r7, pc}
 80135e8:	2002b360 	.word	0x2002b360
 80135ec:	20020d70 	.word	0x20020d70

080135f0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80135f0:	b480      	push	{r7}
 80135f2:	b083      	sub	sp, #12
 80135f4:	af00      	add	r7, sp, #0
 80135f6:	6078      	str	r0, [r7, #4]
	{
		//debug = Config_RX_Buffer[0];

	}

	__HAL_UART_FLUSH_DRREGISTER(huart); // Clear the buffer to prevent overrun
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	687a      	ldr	r2, [r7, #4]
 80135fe:	6812      	ldr	r2, [r2, #0]
 8013600:	6992      	ldr	r2, [r2, #24]
 8013602:	f042 0208 	orr.w	r2, r2, #8
 8013606:	619a      	str	r2, [r3, #24]
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	687a      	ldr	r2, [r7, #4]
 801360e:	6812      	ldr	r2, [r2, #0]
 8013610:	6992      	ldr	r2, [r2, #24]
 8013612:	f042 0210 	orr.w	r2, r2, #16
 8013616:	619a      	str	r2, [r3, #24]
}
 8013618:	bf00      	nop
 801361a:	370c      	adds	r7, #12
 801361c:	46bd      	mov	sp, r7
 801361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013622:	4770      	bx	lr

08013624 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8013624:	b480      	push	{r7}
 8013626:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8013628:	4a15      	ldr	r2, [pc, #84]	; (8013680 <SystemInit+0x5c>)
 801362a:	4b15      	ldr	r3, [pc, #84]	; (8013680 <SystemInit+0x5c>)
 801362c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013630:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013634:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8013638:	4a12      	ldr	r2, [pc, #72]	; (8013684 <SystemInit+0x60>)
 801363a:	4b12      	ldr	r3, [pc, #72]	; (8013684 <SystemInit+0x60>)
 801363c:	681b      	ldr	r3, [r3, #0]
 801363e:	f043 0301 	orr.w	r3, r3, #1
 8013642:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8013644:	4b0f      	ldr	r3, [pc, #60]	; (8013684 <SystemInit+0x60>)
 8013646:	2200      	movs	r2, #0
 8013648:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 801364a:	490e      	ldr	r1, [pc, #56]	; (8013684 <SystemInit+0x60>)
 801364c:	4b0d      	ldr	r3, [pc, #52]	; (8013684 <SystemInit+0x60>)
 801364e:	681a      	ldr	r2, [r3, #0]
 8013650:	4b0d      	ldr	r3, [pc, #52]	; (8013688 <SystemInit+0x64>)
 8013652:	4013      	ands	r3, r2
 8013654:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8013656:	4b0b      	ldr	r3, [pc, #44]	; (8013684 <SystemInit+0x60>)
 8013658:	4a0c      	ldr	r2, [pc, #48]	; (801368c <SystemInit+0x68>)
 801365a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 801365c:	4a09      	ldr	r2, [pc, #36]	; (8013684 <SystemInit+0x60>)
 801365e:	4b09      	ldr	r3, [pc, #36]	; (8013684 <SystemInit+0x60>)
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013666:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8013668:	4b06      	ldr	r3, [pc, #24]	; (8013684 <SystemInit+0x60>)
 801366a:	2200      	movs	r2, #0
 801366c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801366e:	4b04      	ldr	r3, [pc, #16]	; (8013680 <SystemInit+0x5c>)
 8013670:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8013674:	609a      	str	r2, [r3, #8]
#endif
}
 8013676:	bf00      	nop
 8013678:	46bd      	mov	sp, r7
 801367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801367e:	4770      	bx	lr
 8013680:	e000ed00 	.word	0xe000ed00
 8013684:	40023800 	.word	0x40023800
 8013688:	fef6ffff 	.word	0xfef6ffff
 801368c:	24003010 	.word	0x24003010

08013690 <Delay>:

int status_timout = 0;
uint32_t systic = 0;

void Delay(uint32_t nTime)
{
 8013690:	b580      	push	{r7, lr}
 8013692:	b084      	sub	sp, #16
 8013694:	af00      	add	r7, sp, #0
 8013696:	6078      	str	r0, [r7, #4]
	uint32_t TimingDelay = time_now() + nTime;
 8013698:	f000 f81e 	bl	80136d8 <time_now>
 801369c:	4602      	mov	r2, r0
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	4413      	add	r3, r2
 80136a2:	60fb      	str	r3, [r7, #12]
	while(time_now() < TimingDelay)
 80136a4:	bf00      	nop
 80136a6:	f000 f817 	bl	80136d8 <time_now>
 80136aa:	4602      	mov	r2, r0
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	429a      	cmp	r2, r3
 80136b0:	d3f9      	bcc.n	80136a6 <Delay+0x16>
	{	
//		__WFI();
	}
}
 80136b2:	bf00      	nop
 80136b4:	3710      	adds	r7, #16
 80136b6:	46bd      	mov	sp, r7
 80136b8:	bd80      	pop	{r7, pc}
	...

080136bc <TimingDelay_Decrement>:

void TimingDelay_Decrement(void)
{	
 80136bc:	b480      	push	{r7}
 80136be:	af00      	add	r7, sp, #0
	systic++;		// systic for the state machines.
 80136c0:	4b04      	ldr	r3, [pc, #16]	; (80136d4 <TimingDelay_Decrement+0x18>)
 80136c2:	681b      	ldr	r3, [r3, #0]
 80136c4:	3301      	adds	r3, #1
 80136c6:	4a03      	ldr	r2, [pc, #12]	; (80136d4 <TimingDelay_Decrement+0x18>)
 80136c8:	6013      	str	r3, [r2, #0]
#ifdef LF_TX_Capable
	LF_send_bits();
#endif
}
 80136ca:	bf00      	nop
 80136cc:	46bd      	mov	sp, r7
 80136ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136d2:	4770      	bx	lr
 80136d4:	20020738 	.word	0x20020738

080136d8 <time_now>:
		j = 0;
	}
}

uint32_t time_now(void)
{
 80136d8:	b480      	push	{r7}
 80136da:	af00      	add	r7, sp, #0
	return systic;
 80136dc:	4b03      	ldr	r3, [pc, #12]	; (80136ec <time_now+0x14>)
 80136de:	681b      	ldr	r3, [r3, #0]
}
 80136e0:	4618      	mov	r0, r3
 80136e2:	46bd      	mov	sp, r7
 80136e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136e8:	4770      	bx	lr
 80136ea:	bf00      	nop
 80136ec:	20020738 	.word	0x20020738

080136f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80136f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8013728 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80136f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80136f6:	e003      	b.n	8013700 <LoopCopyDataInit>

080136f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80136f8:	4b0c      	ldr	r3, [pc, #48]	; (801372c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80136fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80136fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80136fe:	3104      	adds	r1, #4

08013700 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8013700:	480b      	ldr	r0, [pc, #44]	; (8013730 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8013702:	4b0c      	ldr	r3, [pc, #48]	; (8013734 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8013704:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8013706:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8013708:	d3f6      	bcc.n	80136f8 <CopyDataInit>
  ldr  r2, =_sbss
 801370a:	4a0b      	ldr	r2, [pc, #44]	; (8013738 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 801370c:	e002      	b.n	8013714 <LoopFillZerobss>

0801370e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801370e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8013710:	f842 3b04 	str.w	r3, [r2], #4

08013714 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8013714:	4b09      	ldr	r3, [pc, #36]	; (801373c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8013716:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8013718:	d3f9      	bcc.n	801370e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801371a:	f7ff ff83 	bl	8013624 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801371e:	f000 f811 	bl	8013744 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8013722:	f7ff fd91 	bl	8013248 <main>
  bx  lr    
 8013726:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8013728:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 801372c:	08017afc 	.word	0x08017afc
  ldr  r0, =_sdata
 8013730:	20020000 	.word	0x20020000
  ldr  r3, =_edata
 8013734:	200205e4 	.word	0x200205e4
  ldr  r2, =_sbss
 8013738:	200205e8 	.word	0x200205e8
  ldr  r3, = _ebss
 801373c:	2002c1f4 	.word	0x2002c1f4

08013740 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8013740:	e7fe      	b.n	8013740 <ADC_IRQHandler>
	...

08013744 <__libc_init_array>:
 8013744:	b570      	push	{r4, r5, r6, lr}
 8013746:	4e0d      	ldr	r6, [pc, #52]	; (801377c <__libc_init_array+0x38>)
 8013748:	4c0d      	ldr	r4, [pc, #52]	; (8013780 <__libc_init_array+0x3c>)
 801374a:	1ba4      	subs	r4, r4, r6
 801374c:	10a4      	asrs	r4, r4, #2
 801374e:	2500      	movs	r5, #0
 8013750:	42a5      	cmp	r5, r4
 8013752:	d109      	bne.n	8013768 <__libc_init_array+0x24>
 8013754:	4e0b      	ldr	r6, [pc, #44]	; (8013784 <__libc_init_array+0x40>)
 8013756:	4c0c      	ldr	r4, [pc, #48]	; (8013788 <__libc_init_array+0x44>)
 8013758:	f000 fb90 	bl	8013e7c <_init>
 801375c:	1ba4      	subs	r4, r4, r6
 801375e:	10a4      	asrs	r4, r4, #2
 8013760:	2500      	movs	r5, #0
 8013762:	42a5      	cmp	r5, r4
 8013764:	d105      	bne.n	8013772 <__libc_init_array+0x2e>
 8013766:	bd70      	pop	{r4, r5, r6, pc}
 8013768:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801376c:	4798      	blx	r3
 801376e:	3501      	adds	r5, #1
 8013770:	e7ee      	b.n	8013750 <__libc_init_array+0xc>
 8013772:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013776:	4798      	blx	r3
 8013778:	3501      	adds	r5, #1
 801377a:	e7f2      	b.n	8013762 <__libc_init_array+0x1e>
 801377c:	08017af4 	.word	0x08017af4
 8013780:	08017af4 	.word	0x08017af4
 8013784:	08017af4 	.word	0x08017af4
 8013788:	08017af8 	.word	0x08017af8

0801378c <malloc>:
 801378c:	4b02      	ldr	r3, [pc, #8]	; (8013798 <malloc+0xc>)
 801378e:	4601      	mov	r1, r0
 8013790:	6818      	ldr	r0, [r3, #0]
 8013792:	f000 b80b 	b.w	80137ac <_malloc_r>
 8013796:	bf00      	nop
 8013798:	200204f0 	.word	0x200204f0

0801379c <free>:
 801379c:	4b02      	ldr	r3, [pc, #8]	; (80137a8 <free+0xc>)
 801379e:	4601      	mov	r1, r0
 80137a0:	6818      	ldr	r0, [r3, #0]
 80137a2:	f000 ba9f 	b.w	8013ce4 <_free_r>
 80137a6:	bf00      	nop
 80137a8:	200204f0 	.word	0x200204f0

080137ac <_malloc_r>:
 80137ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137b0:	f101 040b 	add.w	r4, r1, #11
 80137b4:	2c16      	cmp	r4, #22
 80137b6:	4681      	mov	r9, r0
 80137b8:	d907      	bls.n	80137ca <_malloc_r+0x1e>
 80137ba:	f034 0407 	bics.w	r4, r4, #7
 80137be:	d505      	bpl.n	80137cc <_malloc_r+0x20>
 80137c0:	230c      	movs	r3, #12
 80137c2:	f8c9 3000 	str.w	r3, [r9]
 80137c6:	2600      	movs	r6, #0
 80137c8:	e131      	b.n	8013a2e <_malloc_r+0x282>
 80137ca:	2410      	movs	r4, #16
 80137cc:	428c      	cmp	r4, r1
 80137ce:	d3f7      	bcc.n	80137c0 <_malloc_r+0x14>
 80137d0:	4648      	mov	r0, r9
 80137d2:	f000 fa0d 	bl	8013bf0 <__malloc_lock>
 80137d6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80137da:	4d9c      	ldr	r5, [pc, #624]	; (8013a4c <_malloc_r+0x2a0>)
 80137dc:	d236      	bcs.n	801384c <_malloc_r+0xa0>
 80137de:	f104 0208 	add.w	r2, r4, #8
 80137e2:	442a      	add	r2, r5
 80137e4:	f1a2 0108 	sub.w	r1, r2, #8
 80137e8:	6856      	ldr	r6, [r2, #4]
 80137ea:	428e      	cmp	r6, r1
 80137ec:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 80137f0:	d102      	bne.n	80137f8 <_malloc_r+0x4c>
 80137f2:	68d6      	ldr	r6, [r2, #12]
 80137f4:	42b2      	cmp	r2, r6
 80137f6:	d010      	beq.n	801381a <_malloc_r+0x6e>
 80137f8:	6873      	ldr	r3, [r6, #4]
 80137fa:	68f2      	ldr	r2, [r6, #12]
 80137fc:	68b1      	ldr	r1, [r6, #8]
 80137fe:	f023 0303 	bic.w	r3, r3, #3
 8013802:	60ca      	str	r2, [r1, #12]
 8013804:	4433      	add	r3, r6
 8013806:	6091      	str	r1, [r2, #8]
 8013808:	685a      	ldr	r2, [r3, #4]
 801380a:	f042 0201 	orr.w	r2, r2, #1
 801380e:	605a      	str	r2, [r3, #4]
 8013810:	4648      	mov	r0, r9
 8013812:	f000 f9f3 	bl	8013bfc <__malloc_unlock>
 8013816:	3608      	adds	r6, #8
 8013818:	e109      	b.n	8013a2e <_malloc_r+0x282>
 801381a:	3302      	adds	r3, #2
 801381c:	4a8c      	ldr	r2, [pc, #560]	; (8013a50 <_malloc_r+0x2a4>)
 801381e:	692e      	ldr	r6, [r5, #16]
 8013820:	4296      	cmp	r6, r2
 8013822:	4611      	mov	r1, r2
 8013824:	d06d      	beq.n	8013902 <_malloc_r+0x156>
 8013826:	6870      	ldr	r0, [r6, #4]
 8013828:	f020 0003 	bic.w	r0, r0, #3
 801382c:	1b07      	subs	r7, r0, r4
 801382e:	2f0f      	cmp	r7, #15
 8013830:	dd47      	ble.n	80138c2 <_malloc_r+0x116>
 8013832:	1933      	adds	r3, r6, r4
 8013834:	f044 0401 	orr.w	r4, r4, #1
 8013838:	6074      	str	r4, [r6, #4]
 801383a:	616b      	str	r3, [r5, #20]
 801383c:	612b      	str	r3, [r5, #16]
 801383e:	60da      	str	r2, [r3, #12]
 8013840:	609a      	str	r2, [r3, #8]
 8013842:	f047 0201 	orr.w	r2, r7, #1
 8013846:	605a      	str	r2, [r3, #4]
 8013848:	5037      	str	r7, [r6, r0]
 801384a:	e7e1      	b.n	8013810 <_malloc_r+0x64>
 801384c:	0a63      	lsrs	r3, r4, #9
 801384e:	d02a      	beq.n	80138a6 <_malloc_r+0xfa>
 8013850:	2b04      	cmp	r3, #4
 8013852:	d812      	bhi.n	801387a <_malloc_r+0xce>
 8013854:	09a3      	lsrs	r3, r4, #6
 8013856:	3338      	adds	r3, #56	; 0x38
 8013858:	1c5a      	adds	r2, r3, #1
 801385a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 801385e:	f1a2 0008 	sub.w	r0, r2, #8
 8013862:	6856      	ldr	r6, [r2, #4]
 8013864:	4286      	cmp	r6, r0
 8013866:	d006      	beq.n	8013876 <_malloc_r+0xca>
 8013868:	6872      	ldr	r2, [r6, #4]
 801386a:	f022 0203 	bic.w	r2, r2, #3
 801386e:	1b11      	subs	r1, r2, r4
 8013870:	290f      	cmp	r1, #15
 8013872:	dd1c      	ble.n	80138ae <_malloc_r+0x102>
 8013874:	3b01      	subs	r3, #1
 8013876:	3301      	adds	r3, #1
 8013878:	e7d0      	b.n	801381c <_malloc_r+0x70>
 801387a:	2b14      	cmp	r3, #20
 801387c:	d801      	bhi.n	8013882 <_malloc_r+0xd6>
 801387e:	335b      	adds	r3, #91	; 0x5b
 8013880:	e7ea      	b.n	8013858 <_malloc_r+0xac>
 8013882:	2b54      	cmp	r3, #84	; 0x54
 8013884:	d802      	bhi.n	801388c <_malloc_r+0xe0>
 8013886:	0b23      	lsrs	r3, r4, #12
 8013888:	336e      	adds	r3, #110	; 0x6e
 801388a:	e7e5      	b.n	8013858 <_malloc_r+0xac>
 801388c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8013890:	d802      	bhi.n	8013898 <_malloc_r+0xec>
 8013892:	0be3      	lsrs	r3, r4, #15
 8013894:	3377      	adds	r3, #119	; 0x77
 8013896:	e7df      	b.n	8013858 <_malloc_r+0xac>
 8013898:	f240 5254 	movw	r2, #1364	; 0x554
 801389c:	4293      	cmp	r3, r2
 801389e:	d804      	bhi.n	80138aa <_malloc_r+0xfe>
 80138a0:	0ca3      	lsrs	r3, r4, #18
 80138a2:	337c      	adds	r3, #124	; 0x7c
 80138a4:	e7d8      	b.n	8013858 <_malloc_r+0xac>
 80138a6:	233f      	movs	r3, #63	; 0x3f
 80138a8:	e7d6      	b.n	8013858 <_malloc_r+0xac>
 80138aa:	237e      	movs	r3, #126	; 0x7e
 80138ac:	e7d4      	b.n	8013858 <_malloc_r+0xac>
 80138ae:	2900      	cmp	r1, #0
 80138b0:	68f1      	ldr	r1, [r6, #12]
 80138b2:	db04      	blt.n	80138be <_malloc_r+0x112>
 80138b4:	68b3      	ldr	r3, [r6, #8]
 80138b6:	60d9      	str	r1, [r3, #12]
 80138b8:	608b      	str	r3, [r1, #8]
 80138ba:	18b3      	adds	r3, r6, r2
 80138bc:	e7a4      	b.n	8013808 <_malloc_r+0x5c>
 80138be:	460e      	mov	r6, r1
 80138c0:	e7d0      	b.n	8013864 <_malloc_r+0xb8>
 80138c2:	2f00      	cmp	r7, #0
 80138c4:	616a      	str	r2, [r5, #20]
 80138c6:	612a      	str	r2, [r5, #16]
 80138c8:	db05      	blt.n	80138d6 <_malloc_r+0x12a>
 80138ca:	4430      	add	r0, r6
 80138cc:	6843      	ldr	r3, [r0, #4]
 80138ce:	f043 0301 	orr.w	r3, r3, #1
 80138d2:	6043      	str	r3, [r0, #4]
 80138d4:	e79c      	b.n	8013810 <_malloc_r+0x64>
 80138d6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80138da:	d244      	bcs.n	8013966 <_malloc_r+0x1ba>
 80138dc:	08c0      	lsrs	r0, r0, #3
 80138de:	1087      	asrs	r7, r0, #2
 80138e0:	2201      	movs	r2, #1
 80138e2:	fa02 f707 	lsl.w	r7, r2, r7
 80138e6:	686a      	ldr	r2, [r5, #4]
 80138e8:	3001      	adds	r0, #1
 80138ea:	433a      	orrs	r2, r7
 80138ec:	606a      	str	r2, [r5, #4]
 80138ee:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80138f2:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 80138f6:	60b7      	str	r7, [r6, #8]
 80138f8:	3a08      	subs	r2, #8
 80138fa:	60f2      	str	r2, [r6, #12]
 80138fc:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8013900:	60fe      	str	r6, [r7, #12]
 8013902:	2001      	movs	r0, #1
 8013904:	109a      	asrs	r2, r3, #2
 8013906:	fa00 f202 	lsl.w	r2, r0, r2
 801390a:	6868      	ldr	r0, [r5, #4]
 801390c:	4282      	cmp	r2, r0
 801390e:	f200 80a1 	bhi.w	8013a54 <_malloc_r+0x2a8>
 8013912:	4202      	tst	r2, r0
 8013914:	d106      	bne.n	8013924 <_malloc_r+0x178>
 8013916:	f023 0303 	bic.w	r3, r3, #3
 801391a:	0052      	lsls	r2, r2, #1
 801391c:	4202      	tst	r2, r0
 801391e:	f103 0304 	add.w	r3, r3, #4
 8013922:	d0fa      	beq.n	801391a <_malloc_r+0x16e>
 8013924:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8013928:	46e0      	mov	r8, ip
 801392a:	469e      	mov	lr, r3
 801392c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8013930:	4546      	cmp	r6, r8
 8013932:	d153      	bne.n	80139dc <_malloc_r+0x230>
 8013934:	f10e 0e01 	add.w	lr, lr, #1
 8013938:	f01e 0f03 	tst.w	lr, #3
 801393c:	f108 0808 	add.w	r8, r8, #8
 8013940:	d1f4      	bne.n	801392c <_malloc_r+0x180>
 8013942:	0798      	lsls	r0, r3, #30
 8013944:	d179      	bne.n	8013a3a <_malloc_r+0x28e>
 8013946:	686b      	ldr	r3, [r5, #4]
 8013948:	ea23 0302 	bic.w	r3, r3, r2
 801394c:	606b      	str	r3, [r5, #4]
 801394e:	6868      	ldr	r0, [r5, #4]
 8013950:	0052      	lsls	r2, r2, #1
 8013952:	4282      	cmp	r2, r0
 8013954:	d87e      	bhi.n	8013a54 <_malloc_r+0x2a8>
 8013956:	2a00      	cmp	r2, #0
 8013958:	d07c      	beq.n	8013a54 <_malloc_r+0x2a8>
 801395a:	4673      	mov	r3, lr
 801395c:	4202      	tst	r2, r0
 801395e:	d1e1      	bne.n	8013924 <_malloc_r+0x178>
 8013960:	3304      	adds	r3, #4
 8013962:	0052      	lsls	r2, r2, #1
 8013964:	e7fa      	b.n	801395c <_malloc_r+0x1b0>
 8013966:	0a42      	lsrs	r2, r0, #9
 8013968:	2a04      	cmp	r2, #4
 801396a:	d815      	bhi.n	8013998 <_malloc_r+0x1ec>
 801396c:	0982      	lsrs	r2, r0, #6
 801396e:	3238      	adds	r2, #56	; 0x38
 8013970:	1c57      	adds	r7, r2, #1
 8013972:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8013976:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 801397a:	45be      	cmp	lr, r7
 801397c:	d126      	bne.n	80139cc <_malloc_r+0x220>
 801397e:	2001      	movs	r0, #1
 8013980:	1092      	asrs	r2, r2, #2
 8013982:	fa00 f202 	lsl.w	r2, r0, r2
 8013986:	6868      	ldr	r0, [r5, #4]
 8013988:	4310      	orrs	r0, r2
 801398a:	6068      	str	r0, [r5, #4]
 801398c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8013990:	60b7      	str	r7, [r6, #8]
 8013992:	f8ce 6008 	str.w	r6, [lr, #8]
 8013996:	e7b3      	b.n	8013900 <_malloc_r+0x154>
 8013998:	2a14      	cmp	r2, #20
 801399a:	d801      	bhi.n	80139a0 <_malloc_r+0x1f4>
 801399c:	325b      	adds	r2, #91	; 0x5b
 801399e:	e7e7      	b.n	8013970 <_malloc_r+0x1c4>
 80139a0:	2a54      	cmp	r2, #84	; 0x54
 80139a2:	d802      	bhi.n	80139aa <_malloc_r+0x1fe>
 80139a4:	0b02      	lsrs	r2, r0, #12
 80139a6:	326e      	adds	r2, #110	; 0x6e
 80139a8:	e7e2      	b.n	8013970 <_malloc_r+0x1c4>
 80139aa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80139ae:	d802      	bhi.n	80139b6 <_malloc_r+0x20a>
 80139b0:	0bc2      	lsrs	r2, r0, #15
 80139b2:	3277      	adds	r2, #119	; 0x77
 80139b4:	e7dc      	b.n	8013970 <_malloc_r+0x1c4>
 80139b6:	f240 5754 	movw	r7, #1364	; 0x554
 80139ba:	42ba      	cmp	r2, r7
 80139bc:	bf9a      	itte	ls
 80139be:	0c82      	lsrls	r2, r0, #18
 80139c0:	327c      	addls	r2, #124	; 0x7c
 80139c2:	227e      	movhi	r2, #126	; 0x7e
 80139c4:	e7d4      	b.n	8013970 <_malloc_r+0x1c4>
 80139c6:	68bf      	ldr	r7, [r7, #8]
 80139c8:	45be      	cmp	lr, r7
 80139ca:	d004      	beq.n	80139d6 <_malloc_r+0x22a>
 80139cc:	687a      	ldr	r2, [r7, #4]
 80139ce:	f022 0203 	bic.w	r2, r2, #3
 80139d2:	4290      	cmp	r0, r2
 80139d4:	d3f7      	bcc.n	80139c6 <_malloc_r+0x21a>
 80139d6:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80139da:	e7d7      	b.n	801398c <_malloc_r+0x1e0>
 80139dc:	6870      	ldr	r0, [r6, #4]
 80139de:	68f7      	ldr	r7, [r6, #12]
 80139e0:	f020 0003 	bic.w	r0, r0, #3
 80139e4:	eba0 0a04 	sub.w	sl, r0, r4
 80139e8:	f1ba 0f0f 	cmp.w	sl, #15
 80139ec:	dd10      	ble.n	8013a10 <_malloc_r+0x264>
 80139ee:	68b2      	ldr	r2, [r6, #8]
 80139f0:	1933      	adds	r3, r6, r4
 80139f2:	f044 0401 	orr.w	r4, r4, #1
 80139f6:	6074      	str	r4, [r6, #4]
 80139f8:	60d7      	str	r7, [r2, #12]
 80139fa:	60ba      	str	r2, [r7, #8]
 80139fc:	f04a 0201 	orr.w	r2, sl, #1
 8013a00:	616b      	str	r3, [r5, #20]
 8013a02:	612b      	str	r3, [r5, #16]
 8013a04:	60d9      	str	r1, [r3, #12]
 8013a06:	6099      	str	r1, [r3, #8]
 8013a08:	605a      	str	r2, [r3, #4]
 8013a0a:	f846 a000 	str.w	sl, [r6, r0]
 8013a0e:	e6ff      	b.n	8013810 <_malloc_r+0x64>
 8013a10:	f1ba 0f00 	cmp.w	sl, #0
 8013a14:	db0f      	blt.n	8013a36 <_malloc_r+0x28a>
 8013a16:	4430      	add	r0, r6
 8013a18:	6843      	ldr	r3, [r0, #4]
 8013a1a:	f043 0301 	orr.w	r3, r3, #1
 8013a1e:	6043      	str	r3, [r0, #4]
 8013a20:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8013a24:	4648      	mov	r0, r9
 8013a26:	60df      	str	r7, [r3, #12]
 8013a28:	60bb      	str	r3, [r7, #8]
 8013a2a:	f000 f8e7 	bl	8013bfc <__malloc_unlock>
 8013a2e:	4630      	mov	r0, r6
 8013a30:	b003      	add	sp, #12
 8013a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a36:	463e      	mov	r6, r7
 8013a38:	e77a      	b.n	8013930 <_malloc_r+0x184>
 8013a3a:	f85c 0908 	ldr.w	r0, [ip], #-8
 8013a3e:	4584      	cmp	ip, r0
 8013a40:	f103 33ff 	add.w	r3, r3, #4294967295
 8013a44:	f43f af7d 	beq.w	8013942 <_malloc_r+0x196>
 8013a48:	e781      	b.n	801394e <_malloc_r+0x1a2>
 8013a4a:	bf00      	nop
 8013a4c:	200200e0 	.word	0x200200e0
 8013a50:	200200e8 	.word	0x200200e8
 8013a54:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8013a58:	f8db 6004 	ldr.w	r6, [fp, #4]
 8013a5c:	f026 0603 	bic.w	r6, r6, #3
 8013a60:	42b4      	cmp	r4, r6
 8013a62:	d803      	bhi.n	8013a6c <_malloc_r+0x2c0>
 8013a64:	1b33      	subs	r3, r6, r4
 8013a66:	2b0f      	cmp	r3, #15
 8013a68:	f300 8096 	bgt.w	8013b98 <_malloc_r+0x3ec>
 8013a6c:	4a4f      	ldr	r2, [pc, #316]	; (8013bac <_malloc_r+0x400>)
 8013a6e:	6817      	ldr	r7, [r2, #0]
 8013a70:	4a4f      	ldr	r2, [pc, #316]	; (8013bb0 <_malloc_r+0x404>)
 8013a72:	6811      	ldr	r1, [r2, #0]
 8013a74:	3710      	adds	r7, #16
 8013a76:	3101      	adds	r1, #1
 8013a78:	eb0b 0306 	add.w	r3, fp, r6
 8013a7c:	4427      	add	r7, r4
 8013a7e:	d005      	beq.n	8013a8c <_malloc_r+0x2e0>
 8013a80:	494c      	ldr	r1, [pc, #304]	; (8013bb4 <_malloc_r+0x408>)
 8013a82:	3901      	subs	r1, #1
 8013a84:	440f      	add	r7, r1
 8013a86:	3101      	adds	r1, #1
 8013a88:	4249      	negs	r1, r1
 8013a8a:	400f      	ands	r7, r1
 8013a8c:	4639      	mov	r1, r7
 8013a8e:	4648      	mov	r0, r9
 8013a90:	9201      	str	r2, [sp, #4]
 8013a92:	9300      	str	r3, [sp, #0]
 8013a94:	f000 f8b8 	bl	8013c08 <_sbrk_r>
 8013a98:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013a9c:	4680      	mov	r8, r0
 8013a9e:	d056      	beq.n	8013b4e <_malloc_r+0x3a2>
 8013aa0:	9b00      	ldr	r3, [sp, #0]
 8013aa2:	9a01      	ldr	r2, [sp, #4]
 8013aa4:	4283      	cmp	r3, r0
 8013aa6:	d901      	bls.n	8013aac <_malloc_r+0x300>
 8013aa8:	45ab      	cmp	fp, r5
 8013aaa:	d150      	bne.n	8013b4e <_malloc_r+0x3a2>
 8013aac:	4842      	ldr	r0, [pc, #264]	; (8013bb8 <_malloc_r+0x40c>)
 8013aae:	6801      	ldr	r1, [r0, #0]
 8013ab0:	4543      	cmp	r3, r8
 8013ab2:	eb07 0e01 	add.w	lr, r7, r1
 8013ab6:	f8c0 e000 	str.w	lr, [r0]
 8013aba:	4940      	ldr	r1, [pc, #256]	; (8013bbc <_malloc_r+0x410>)
 8013abc:	4682      	mov	sl, r0
 8013abe:	d113      	bne.n	8013ae8 <_malloc_r+0x33c>
 8013ac0:	420b      	tst	r3, r1
 8013ac2:	d111      	bne.n	8013ae8 <_malloc_r+0x33c>
 8013ac4:	68ab      	ldr	r3, [r5, #8]
 8013ac6:	443e      	add	r6, r7
 8013ac8:	f046 0601 	orr.w	r6, r6, #1
 8013acc:	605e      	str	r6, [r3, #4]
 8013ace:	4a3c      	ldr	r2, [pc, #240]	; (8013bc0 <_malloc_r+0x414>)
 8013ad0:	f8da 3000 	ldr.w	r3, [sl]
 8013ad4:	6811      	ldr	r1, [r2, #0]
 8013ad6:	428b      	cmp	r3, r1
 8013ad8:	bf88      	it	hi
 8013ada:	6013      	strhi	r3, [r2, #0]
 8013adc:	4a39      	ldr	r2, [pc, #228]	; (8013bc4 <_malloc_r+0x418>)
 8013ade:	6811      	ldr	r1, [r2, #0]
 8013ae0:	428b      	cmp	r3, r1
 8013ae2:	bf88      	it	hi
 8013ae4:	6013      	strhi	r3, [r2, #0]
 8013ae6:	e032      	b.n	8013b4e <_malloc_r+0x3a2>
 8013ae8:	6810      	ldr	r0, [r2, #0]
 8013aea:	3001      	adds	r0, #1
 8013aec:	bf1b      	ittet	ne
 8013aee:	eba8 0303 	subne.w	r3, r8, r3
 8013af2:	4473      	addne	r3, lr
 8013af4:	f8c2 8000 	streq.w	r8, [r2]
 8013af8:	f8ca 3000 	strne.w	r3, [sl]
 8013afc:	f018 0007 	ands.w	r0, r8, #7
 8013b00:	bf1c      	itt	ne
 8013b02:	f1c0 0008 	rsbne	r0, r0, #8
 8013b06:	4480      	addne	r8, r0
 8013b08:	4b2a      	ldr	r3, [pc, #168]	; (8013bb4 <_malloc_r+0x408>)
 8013b0a:	4447      	add	r7, r8
 8013b0c:	4418      	add	r0, r3
 8013b0e:	400f      	ands	r7, r1
 8013b10:	1bc7      	subs	r7, r0, r7
 8013b12:	4639      	mov	r1, r7
 8013b14:	4648      	mov	r0, r9
 8013b16:	f000 f877 	bl	8013c08 <_sbrk_r>
 8013b1a:	1c43      	adds	r3, r0, #1
 8013b1c:	bf08      	it	eq
 8013b1e:	4640      	moveq	r0, r8
 8013b20:	f8da 3000 	ldr.w	r3, [sl]
 8013b24:	f8c5 8008 	str.w	r8, [r5, #8]
 8013b28:	bf08      	it	eq
 8013b2a:	2700      	moveq	r7, #0
 8013b2c:	eba0 0008 	sub.w	r0, r0, r8
 8013b30:	443b      	add	r3, r7
 8013b32:	4407      	add	r7, r0
 8013b34:	f047 0701 	orr.w	r7, r7, #1
 8013b38:	45ab      	cmp	fp, r5
 8013b3a:	f8ca 3000 	str.w	r3, [sl]
 8013b3e:	f8c8 7004 	str.w	r7, [r8, #4]
 8013b42:	d0c4      	beq.n	8013ace <_malloc_r+0x322>
 8013b44:	2e0f      	cmp	r6, #15
 8013b46:	d810      	bhi.n	8013b6a <_malloc_r+0x3be>
 8013b48:	2301      	movs	r3, #1
 8013b4a:	f8c8 3004 	str.w	r3, [r8, #4]
 8013b4e:	68ab      	ldr	r3, [r5, #8]
 8013b50:	685a      	ldr	r2, [r3, #4]
 8013b52:	f022 0203 	bic.w	r2, r2, #3
 8013b56:	4294      	cmp	r4, r2
 8013b58:	eba2 0304 	sub.w	r3, r2, r4
 8013b5c:	d801      	bhi.n	8013b62 <_malloc_r+0x3b6>
 8013b5e:	2b0f      	cmp	r3, #15
 8013b60:	dc1a      	bgt.n	8013b98 <_malloc_r+0x3ec>
 8013b62:	4648      	mov	r0, r9
 8013b64:	f000 f84a 	bl	8013bfc <__malloc_unlock>
 8013b68:	e62d      	b.n	80137c6 <_malloc_r+0x1a>
 8013b6a:	f8db 3004 	ldr.w	r3, [fp, #4]
 8013b6e:	3e0c      	subs	r6, #12
 8013b70:	f026 0607 	bic.w	r6, r6, #7
 8013b74:	f003 0301 	and.w	r3, r3, #1
 8013b78:	4333      	orrs	r3, r6
 8013b7a:	f8cb 3004 	str.w	r3, [fp, #4]
 8013b7e:	eb0b 0306 	add.w	r3, fp, r6
 8013b82:	2205      	movs	r2, #5
 8013b84:	2e0f      	cmp	r6, #15
 8013b86:	605a      	str	r2, [r3, #4]
 8013b88:	609a      	str	r2, [r3, #8]
 8013b8a:	d9a0      	bls.n	8013ace <_malloc_r+0x322>
 8013b8c:	f10b 0108 	add.w	r1, fp, #8
 8013b90:	4648      	mov	r0, r9
 8013b92:	f000 f8a7 	bl	8013ce4 <_free_r>
 8013b96:	e79a      	b.n	8013ace <_malloc_r+0x322>
 8013b98:	68ae      	ldr	r6, [r5, #8]
 8013b9a:	f044 0201 	orr.w	r2, r4, #1
 8013b9e:	4434      	add	r4, r6
 8013ba0:	f043 0301 	orr.w	r3, r3, #1
 8013ba4:	6072      	str	r2, [r6, #4]
 8013ba6:	60ac      	str	r4, [r5, #8]
 8013ba8:	6063      	str	r3, [r4, #4]
 8013baa:	e631      	b.n	8013810 <_malloc_r+0x64>
 8013bac:	2002076c 	.word	0x2002076c
 8013bb0:	200204e8 	.word	0x200204e8
 8013bb4:	00001000 	.word	0x00001000
 8013bb8:	2002073c 	.word	0x2002073c
 8013bbc:	00000fff 	.word	0x00000fff
 8013bc0:	20020764 	.word	0x20020764
 8013bc4:	20020768 	.word	0x20020768

08013bc8 <memcpy>:
 8013bc8:	b510      	push	{r4, lr}
 8013bca:	1e43      	subs	r3, r0, #1
 8013bcc:	440a      	add	r2, r1
 8013bce:	4291      	cmp	r1, r2
 8013bd0:	d100      	bne.n	8013bd4 <memcpy+0xc>
 8013bd2:	bd10      	pop	{r4, pc}
 8013bd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013bd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013bdc:	e7f7      	b.n	8013bce <memcpy+0x6>

08013bde <memset>:
 8013bde:	4402      	add	r2, r0
 8013be0:	4603      	mov	r3, r0
 8013be2:	4293      	cmp	r3, r2
 8013be4:	d100      	bne.n	8013be8 <memset+0xa>
 8013be6:	4770      	bx	lr
 8013be8:	f803 1b01 	strb.w	r1, [r3], #1
 8013bec:	e7f9      	b.n	8013be2 <memset+0x4>
	...

08013bf0 <__malloc_lock>:
 8013bf0:	4801      	ldr	r0, [pc, #4]	; (8013bf8 <__malloc_lock+0x8>)
 8013bf2:	f000 b933 	b.w	8013e5c <__retarget_lock_acquire_recursive>
 8013bf6:	bf00      	nop
 8013bf8:	2002c1e8 	.word	0x2002c1e8

08013bfc <__malloc_unlock>:
 8013bfc:	4801      	ldr	r0, [pc, #4]	; (8013c04 <__malloc_unlock+0x8>)
 8013bfe:	f000 b92e 	b.w	8013e5e <__retarget_lock_release_recursive>
 8013c02:	bf00      	nop
 8013c04:	2002c1e8 	.word	0x2002c1e8

08013c08 <_sbrk_r>:
 8013c08:	b538      	push	{r3, r4, r5, lr}
 8013c0a:	4c06      	ldr	r4, [pc, #24]	; (8013c24 <_sbrk_r+0x1c>)
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	4605      	mov	r5, r0
 8013c10:	4608      	mov	r0, r1
 8013c12:	6023      	str	r3, [r4, #0]
 8013c14:	f000 f924 	bl	8013e60 <_sbrk>
 8013c18:	1c43      	adds	r3, r0, #1
 8013c1a:	d102      	bne.n	8013c22 <_sbrk_r+0x1a>
 8013c1c:	6823      	ldr	r3, [r4, #0]
 8013c1e:	b103      	cbz	r3, 8013c22 <_sbrk_r+0x1a>
 8013c20:	602b      	str	r3, [r5, #0]
 8013c22:	bd38      	pop	{r3, r4, r5, pc}
 8013c24:	2002c1f0 	.word	0x2002c1f0

08013c28 <strcpy>:
 8013c28:	4603      	mov	r3, r0
 8013c2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013c2e:	f803 2b01 	strb.w	r2, [r3], #1
 8013c32:	2a00      	cmp	r2, #0
 8013c34:	d1f9      	bne.n	8013c2a <strcpy+0x2>
 8013c36:	4770      	bx	lr

08013c38 <_malloc_trim_r>:
 8013c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c3c:	4f25      	ldr	r7, [pc, #148]	; (8013cd4 <_malloc_trim_r+0x9c>)
 8013c3e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8013ce0 <_malloc_trim_r+0xa8>
 8013c42:	4689      	mov	r9, r1
 8013c44:	4606      	mov	r6, r0
 8013c46:	f7ff ffd3 	bl	8013bf0 <__malloc_lock>
 8013c4a:	68bb      	ldr	r3, [r7, #8]
 8013c4c:	685d      	ldr	r5, [r3, #4]
 8013c4e:	f1a8 0411 	sub.w	r4, r8, #17
 8013c52:	f025 0503 	bic.w	r5, r5, #3
 8013c56:	eba4 0409 	sub.w	r4, r4, r9
 8013c5a:	442c      	add	r4, r5
 8013c5c:	fbb4 f4f8 	udiv	r4, r4, r8
 8013c60:	3c01      	subs	r4, #1
 8013c62:	fb08 f404 	mul.w	r4, r8, r4
 8013c66:	4544      	cmp	r4, r8
 8013c68:	da05      	bge.n	8013c76 <_malloc_trim_r+0x3e>
 8013c6a:	4630      	mov	r0, r6
 8013c6c:	f7ff ffc6 	bl	8013bfc <__malloc_unlock>
 8013c70:	2000      	movs	r0, #0
 8013c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c76:	2100      	movs	r1, #0
 8013c78:	4630      	mov	r0, r6
 8013c7a:	f7ff ffc5 	bl	8013c08 <_sbrk_r>
 8013c7e:	68bb      	ldr	r3, [r7, #8]
 8013c80:	442b      	add	r3, r5
 8013c82:	4298      	cmp	r0, r3
 8013c84:	d1f1      	bne.n	8013c6a <_malloc_trim_r+0x32>
 8013c86:	4261      	negs	r1, r4
 8013c88:	4630      	mov	r0, r6
 8013c8a:	f7ff ffbd 	bl	8013c08 <_sbrk_r>
 8013c8e:	3001      	adds	r0, #1
 8013c90:	d110      	bne.n	8013cb4 <_malloc_trim_r+0x7c>
 8013c92:	2100      	movs	r1, #0
 8013c94:	4630      	mov	r0, r6
 8013c96:	f7ff ffb7 	bl	8013c08 <_sbrk_r>
 8013c9a:	68ba      	ldr	r2, [r7, #8]
 8013c9c:	1a83      	subs	r3, r0, r2
 8013c9e:	2b0f      	cmp	r3, #15
 8013ca0:	dde3      	ble.n	8013c6a <_malloc_trim_r+0x32>
 8013ca2:	490d      	ldr	r1, [pc, #52]	; (8013cd8 <_malloc_trim_r+0xa0>)
 8013ca4:	6809      	ldr	r1, [r1, #0]
 8013ca6:	1a40      	subs	r0, r0, r1
 8013ca8:	490c      	ldr	r1, [pc, #48]	; (8013cdc <_malloc_trim_r+0xa4>)
 8013caa:	f043 0301 	orr.w	r3, r3, #1
 8013cae:	6008      	str	r0, [r1, #0]
 8013cb0:	6053      	str	r3, [r2, #4]
 8013cb2:	e7da      	b.n	8013c6a <_malloc_trim_r+0x32>
 8013cb4:	68bb      	ldr	r3, [r7, #8]
 8013cb6:	4a09      	ldr	r2, [pc, #36]	; (8013cdc <_malloc_trim_r+0xa4>)
 8013cb8:	1b2d      	subs	r5, r5, r4
 8013cba:	f045 0501 	orr.w	r5, r5, #1
 8013cbe:	605d      	str	r5, [r3, #4]
 8013cc0:	6813      	ldr	r3, [r2, #0]
 8013cc2:	4630      	mov	r0, r6
 8013cc4:	1b1c      	subs	r4, r3, r4
 8013cc6:	6014      	str	r4, [r2, #0]
 8013cc8:	f7ff ff98 	bl	8013bfc <__malloc_unlock>
 8013ccc:	2001      	movs	r0, #1
 8013cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013cd2:	bf00      	nop
 8013cd4:	200200e0 	.word	0x200200e0
 8013cd8:	200204e8 	.word	0x200204e8
 8013cdc:	2002073c 	.word	0x2002073c
 8013ce0:	00001000 	.word	0x00001000

08013ce4 <_free_r>:
 8013ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ce8:	4604      	mov	r4, r0
 8013cea:	4688      	mov	r8, r1
 8013cec:	2900      	cmp	r1, #0
 8013cee:	f000 80ab 	beq.w	8013e48 <_free_r+0x164>
 8013cf2:	f7ff ff7d 	bl	8013bf0 <__malloc_lock>
 8013cf6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8013cfa:	4d54      	ldr	r5, [pc, #336]	; (8013e4c <_free_r+0x168>)
 8013cfc:	f022 0001 	bic.w	r0, r2, #1
 8013d00:	f1a8 0308 	sub.w	r3, r8, #8
 8013d04:	181f      	adds	r7, r3, r0
 8013d06:	68a9      	ldr	r1, [r5, #8]
 8013d08:	687e      	ldr	r6, [r7, #4]
 8013d0a:	428f      	cmp	r7, r1
 8013d0c:	f026 0603 	bic.w	r6, r6, #3
 8013d10:	f002 0201 	and.w	r2, r2, #1
 8013d14:	d11b      	bne.n	8013d4e <_free_r+0x6a>
 8013d16:	4430      	add	r0, r6
 8013d18:	b93a      	cbnz	r2, 8013d2a <_free_r+0x46>
 8013d1a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8013d1e:	1a9b      	subs	r3, r3, r2
 8013d20:	4410      	add	r0, r2
 8013d22:	6899      	ldr	r1, [r3, #8]
 8013d24:	68da      	ldr	r2, [r3, #12]
 8013d26:	60ca      	str	r2, [r1, #12]
 8013d28:	6091      	str	r1, [r2, #8]
 8013d2a:	f040 0201 	orr.w	r2, r0, #1
 8013d2e:	605a      	str	r2, [r3, #4]
 8013d30:	60ab      	str	r3, [r5, #8]
 8013d32:	4b47      	ldr	r3, [pc, #284]	; (8013e50 <_free_r+0x16c>)
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	4298      	cmp	r0, r3
 8013d38:	d304      	bcc.n	8013d44 <_free_r+0x60>
 8013d3a:	4b46      	ldr	r3, [pc, #280]	; (8013e54 <_free_r+0x170>)
 8013d3c:	4620      	mov	r0, r4
 8013d3e:	6819      	ldr	r1, [r3, #0]
 8013d40:	f7ff ff7a 	bl	8013c38 <_malloc_trim_r>
 8013d44:	4620      	mov	r0, r4
 8013d46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013d4a:	f7ff bf57 	b.w	8013bfc <__malloc_unlock>
 8013d4e:	607e      	str	r6, [r7, #4]
 8013d50:	2a00      	cmp	r2, #0
 8013d52:	d139      	bne.n	8013dc8 <_free_r+0xe4>
 8013d54:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8013d58:	1a5b      	subs	r3, r3, r1
 8013d5a:	4408      	add	r0, r1
 8013d5c:	6899      	ldr	r1, [r3, #8]
 8013d5e:	f105 0e08 	add.w	lr, r5, #8
 8013d62:	4571      	cmp	r1, lr
 8013d64:	d032      	beq.n	8013dcc <_free_r+0xe8>
 8013d66:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8013d6a:	f8c1 e00c 	str.w	lr, [r1, #12]
 8013d6e:	f8ce 1008 	str.w	r1, [lr, #8]
 8013d72:	19b9      	adds	r1, r7, r6
 8013d74:	6849      	ldr	r1, [r1, #4]
 8013d76:	07c9      	lsls	r1, r1, #31
 8013d78:	d40a      	bmi.n	8013d90 <_free_r+0xac>
 8013d7a:	4430      	add	r0, r6
 8013d7c:	68b9      	ldr	r1, [r7, #8]
 8013d7e:	bb3a      	cbnz	r2, 8013dd0 <_free_r+0xec>
 8013d80:	4e35      	ldr	r6, [pc, #212]	; (8013e58 <_free_r+0x174>)
 8013d82:	42b1      	cmp	r1, r6
 8013d84:	d124      	bne.n	8013dd0 <_free_r+0xec>
 8013d86:	616b      	str	r3, [r5, #20]
 8013d88:	612b      	str	r3, [r5, #16]
 8013d8a:	2201      	movs	r2, #1
 8013d8c:	60d9      	str	r1, [r3, #12]
 8013d8e:	6099      	str	r1, [r3, #8]
 8013d90:	f040 0101 	orr.w	r1, r0, #1
 8013d94:	6059      	str	r1, [r3, #4]
 8013d96:	5018      	str	r0, [r3, r0]
 8013d98:	2a00      	cmp	r2, #0
 8013d9a:	d1d3      	bne.n	8013d44 <_free_r+0x60>
 8013d9c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8013da0:	d21a      	bcs.n	8013dd8 <_free_r+0xf4>
 8013da2:	08c0      	lsrs	r0, r0, #3
 8013da4:	1081      	asrs	r1, r0, #2
 8013da6:	2201      	movs	r2, #1
 8013da8:	408a      	lsls	r2, r1
 8013daa:	6869      	ldr	r1, [r5, #4]
 8013dac:	3001      	adds	r0, #1
 8013dae:	430a      	orrs	r2, r1
 8013db0:	606a      	str	r2, [r5, #4]
 8013db2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8013db6:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8013dba:	6099      	str	r1, [r3, #8]
 8013dbc:	3a08      	subs	r2, #8
 8013dbe:	60da      	str	r2, [r3, #12]
 8013dc0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8013dc4:	60cb      	str	r3, [r1, #12]
 8013dc6:	e7bd      	b.n	8013d44 <_free_r+0x60>
 8013dc8:	2200      	movs	r2, #0
 8013dca:	e7d2      	b.n	8013d72 <_free_r+0x8e>
 8013dcc:	2201      	movs	r2, #1
 8013dce:	e7d0      	b.n	8013d72 <_free_r+0x8e>
 8013dd0:	68fe      	ldr	r6, [r7, #12]
 8013dd2:	60ce      	str	r6, [r1, #12]
 8013dd4:	60b1      	str	r1, [r6, #8]
 8013dd6:	e7db      	b.n	8013d90 <_free_r+0xac>
 8013dd8:	0a42      	lsrs	r2, r0, #9
 8013dda:	2a04      	cmp	r2, #4
 8013ddc:	d813      	bhi.n	8013e06 <_free_r+0x122>
 8013dde:	0982      	lsrs	r2, r0, #6
 8013de0:	3238      	adds	r2, #56	; 0x38
 8013de2:	1c51      	adds	r1, r2, #1
 8013de4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8013de8:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8013dec:	428e      	cmp	r6, r1
 8013dee:	d124      	bne.n	8013e3a <_free_r+0x156>
 8013df0:	2001      	movs	r0, #1
 8013df2:	1092      	asrs	r2, r2, #2
 8013df4:	fa00 f202 	lsl.w	r2, r0, r2
 8013df8:	6868      	ldr	r0, [r5, #4]
 8013dfa:	4302      	orrs	r2, r0
 8013dfc:	606a      	str	r2, [r5, #4]
 8013dfe:	60de      	str	r6, [r3, #12]
 8013e00:	6099      	str	r1, [r3, #8]
 8013e02:	60b3      	str	r3, [r6, #8]
 8013e04:	e7de      	b.n	8013dc4 <_free_r+0xe0>
 8013e06:	2a14      	cmp	r2, #20
 8013e08:	d801      	bhi.n	8013e0e <_free_r+0x12a>
 8013e0a:	325b      	adds	r2, #91	; 0x5b
 8013e0c:	e7e9      	b.n	8013de2 <_free_r+0xfe>
 8013e0e:	2a54      	cmp	r2, #84	; 0x54
 8013e10:	d802      	bhi.n	8013e18 <_free_r+0x134>
 8013e12:	0b02      	lsrs	r2, r0, #12
 8013e14:	326e      	adds	r2, #110	; 0x6e
 8013e16:	e7e4      	b.n	8013de2 <_free_r+0xfe>
 8013e18:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8013e1c:	d802      	bhi.n	8013e24 <_free_r+0x140>
 8013e1e:	0bc2      	lsrs	r2, r0, #15
 8013e20:	3277      	adds	r2, #119	; 0x77
 8013e22:	e7de      	b.n	8013de2 <_free_r+0xfe>
 8013e24:	f240 5154 	movw	r1, #1364	; 0x554
 8013e28:	428a      	cmp	r2, r1
 8013e2a:	bf9a      	itte	ls
 8013e2c:	0c82      	lsrls	r2, r0, #18
 8013e2e:	327c      	addls	r2, #124	; 0x7c
 8013e30:	227e      	movhi	r2, #126	; 0x7e
 8013e32:	e7d6      	b.n	8013de2 <_free_r+0xfe>
 8013e34:	6889      	ldr	r1, [r1, #8]
 8013e36:	428e      	cmp	r6, r1
 8013e38:	d004      	beq.n	8013e44 <_free_r+0x160>
 8013e3a:	684a      	ldr	r2, [r1, #4]
 8013e3c:	f022 0203 	bic.w	r2, r2, #3
 8013e40:	4290      	cmp	r0, r2
 8013e42:	d3f7      	bcc.n	8013e34 <_free_r+0x150>
 8013e44:	68ce      	ldr	r6, [r1, #12]
 8013e46:	e7da      	b.n	8013dfe <_free_r+0x11a>
 8013e48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e4c:	200200e0 	.word	0x200200e0
 8013e50:	200204ec 	.word	0x200204ec
 8013e54:	2002076c 	.word	0x2002076c
 8013e58:	200200e8 	.word	0x200200e8

08013e5c <__retarget_lock_acquire_recursive>:
 8013e5c:	4770      	bx	lr

08013e5e <__retarget_lock_release_recursive>:
 8013e5e:	4770      	bx	lr

08013e60 <_sbrk>:
 8013e60:	4b04      	ldr	r3, [pc, #16]	; (8013e74 <_sbrk+0x14>)
 8013e62:	6819      	ldr	r1, [r3, #0]
 8013e64:	4602      	mov	r2, r0
 8013e66:	b909      	cbnz	r1, 8013e6c <_sbrk+0xc>
 8013e68:	4903      	ldr	r1, [pc, #12]	; (8013e78 <_sbrk+0x18>)
 8013e6a:	6019      	str	r1, [r3, #0]
 8013e6c:	6818      	ldr	r0, [r3, #0]
 8013e6e:	4402      	add	r2, r0
 8013e70:	601a      	str	r2, [r3, #0]
 8013e72:	4770      	bx	lr
 8013e74:	20020770 	.word	0x20020770
 8013e78:	2002c1f4 	.word	0x2002c1f4

08013e7c <_init>:
 8013e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e7e:	bf00      	nop
 8013e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013e82:	bc08      	pop	{r3}
 8013e84:	469e      	mov	lr, r3
 8013e86:	4770      	bx	lr

08013e88 <_fini>:
 8013e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e8a:	bf00      	nop
 8013e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013e8e:	bc08      	pop	{r3}
 8013e90:	469e      	mov	lr, r3
 8013e92:	4770      	bx	lr
