Running: D:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Xilinx/project/EXP2_CLAA/CLAA_1_isim_beh.exe -prj D:/Xilinx/project/EXP2_CLAA/CLAA_1_beh.prj work.CLAA_1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/project/EXP2_CLAA/carry.v" into library work
Analyzing Verilog file "D:/Xilinx/project/EXP2_CLAA/Adder.v" into library work
Analyzing Verilog file "D:/Xilinx/project/EXP2_CLAA/CLAA.v" into library work
Analyzing Verilog file "D:/Xilinx/project/EXP2_CLAA/CLAA_1.v" into library work
Analyzing Verilog file "D:/Xilinx/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module carry
Compiling module Adder
Compiling module CLAA
Compiling module CLAA_1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable D:/Xilinx/project/EXP2_CLAA/CLAA_1_isim_beh.exe
Fuse Memory Usage: 28856 KB
Fuse CPU Usage: 515 ms
