#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe1aa704400 .scope module, "cpu_tb" "cpu_tb" 2 211;
 .timescale 0 0;
v0x7fe1aa718530_0 .var "CLK", 0 0;
v0x7fe1aa7185c0_0 .net "INSTRUCTION", 31 0, L_0x7fe1aa71a4f0;  1 drivers
v0x7fe1aa718650_0 .net "PC", 31 0, v0x7fe1aa717d20_0;  1 drivers
v0x7fe1aa718720_0 .var "RESET", 0 0;
v0x7fe1aa7187f0_0 .net *"_s0", 7 0, L_0x7fe1aa719740;  1 drivers
v0x7fe1aa7188c0_0 .net *"_s10", 7 0, L_0x7fe1aa719aa0;  1 drivers
v0x7fe1aa718950_0 .net *"_s12", 32 0, L_0x7fe1aa719b40;  1 drivers
L_0x7fe1ac073098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe1aa7189e0_0 .net *"_s15", 0 0, L_0x7fe1ac073098;  1 drivers
L_0x7fe1ac0730e0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fe1aa718a80_0 .net/2u *"_s16", 32 0, L_0x7fe1ac0730e0;  1 drivers
v0x7fe1aa718b90_0 .net *"_s18", 32 0, L_0x7fe1aa719cc0;  1 drivers
v0x7fe1aa718c40_0 .net *"_s2", 32 0, L_0x7fe1aa719810;  1 drivers
v0x7fe1aa718cf0_0 .net *"_s20", 7 0, L_0x7fe1aa719e40;  1 drivers
v0x7fe1aa718da0_0 .net *"_s22", 32 0, L_0x7fe1aa719f20;  1 drivers
L_0x7fe1ac073128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe1aa718e50_0 .net *"_s25", 0 0, L_0x7fe1ac073128;  1 drivers
L_0x7fe1ac073170 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe1aa718f00_0 .net/2u *"_s26", 32 0, L_0x7fe1ac073170;  1 drivers
v0x7fe1aa718fb0_0 .net *"_s28", 32 0, L_0x7fe1aa71a040;  1 drivers
v0x7fe1aa719060_0 .net *"_s30", 7 0, L_0x7fe1aa71a210;  1 drivers
v0x7fe1aa7191f0_0 .net *"_s32", 32 0, L_0x7fe1aa71a2b0;  1 drivers
L_0x7fe1ac0731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe1aa719280_0 .net *"_s35", 0 0, L_0x7fe1ac0731b8;  1 drivers
L_0x7fe1ac073200 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe1aa719330_0 .net/2u *"_s36", 32 0, L_0x7fe1ac073200;  1 drivers
v0x7fe1aa7193e0_0 .net *"_s38", 32 0, L_0x7fe1aa71a3b0;  1 drivers
L_0x7fe1ac073008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe1aa719490_0 .net *"_s5", 0 0, L_0x7fe1ac073008;  1 drivers
L_0x7fe1ac073050 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fe1aa719540_0 .net/2u *"_s6", 32 0, L_0x7fe1ac073050;  1 drivers
v0x7fe1aa7195f0_0 .net *"_s8", 32 0, L_0x7fe1aa719920;  1 drivers
v0x7fe1aa7196a0 .array "instr_mem", 0 1023, 7 0;
L_0x7fe1aa719740 .array/port v0x7fe1aa7196a0, L_0x7fe1aa719920;
L_0x7fe1aa719810 .concat [ 32 1 0 0], v0x7fe1aa717d20_0, L_0x7fe1ac073008;
L_0x7fe1aa719920 .arith/sum 33, L_0x7fe1aa719810, L_0x7fe1ac073050;
L_0x7fe1aa719aa0 .array/port v0x7fe1aa7196a0, L_0x7fe1aa719cc0;
L_0x7fe1aa719b40 .concat [ 32 1 0 0], v0x7fe1aa717d20_0, L_0x7fe1ac073098;
L_0x7fe1aa719cc0 .arith/sum 33, L_0x7fe1aa719b40, L_0x7fe1ac0730e0;
L_0x7fe1aa719e40 .array/port v0x7fe1aa7196a0, L_0x7fe1aa71a040;
L_0x7fe1aa719f20 .concat [ 32 1 0 0], v0x7fe1aa717d20_0, L_0x7fe1ac073128;
L_0x7fe1aa71a040 .arith/sum 33, L_0x7fe1aa719f20, L_0x7fe1ac073170;
L_0x7fe1aa71a210 .array/port v0x7fe1aa7196a0, L_0x7fe1aa71a3b0;
L_0x7fe1aa71a2b0 .concat [ 32 1 0 0], v0x7fe1aa717d20_0, L_0x7fe1ac0731b8;
L_0x7fe1aa71a3b0 .arith/sum 33, L_0x7fe1aa71a2b0, L_0x7fe1ac073200;
L_0x7fe1aa71a4f0 .delay 32 (2,2,2) L_0x7fe1aa71a4f0/d;
L_0x7fe1aa71a4f0/d .concat [ 8 8 8 8], L_0x7fe1aa71a210, L_0x7fe1aa719e40, L_0x7fe1aa719aa0, L_0x7fe1aa719740;
S_0x7fe1aa704560 .scope module, "mycpu" "cpu" 2 251, 2 4 0, S_0x7fe1aa704400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
v0x7fe1aa717800_0 .net "CLK", 0 0, v0x7fe1aa718530_0;  1 drivers
v0x7fe1aa7178b0_0 .net "COMP_OUTPUT", 7 0, L_0x7fe1aa71aae0;  1 drivers
v0x7fe1aa717960_0 .net "INSTRUCTION", 31 0, L_0x7fe1aa71a4f0;  alias, 1 drivers
v0x7fe1aa717a10_0 .var "MUX_1_OUT", 7 0;
v0x7fe1aa717ac0_0 .var "MUX_2_OUT", 7 0;
v0x7fe1aa717ba0_0 .net "OUT1", 7 0, v0x7fe1aa716c90_0;  1 drivers
v0x7fe1aa717c40_0 .net "OUT2", 7 0, v0x7fe1aa716e60_0;  1 drivers
v0x7fe1aa717d20_0 .var "PC", 31 0;
v0x7fe1aa717db0_0 .net "PC_Reg", 31 0, v0x7fe1aa716550_0;  1 drivers
v0x7fe1aa717ee0_0 .net "RESET", 0 0, v0x7fe1aa718720_0;  1 drivers
v0x7fe1aa717f70_0 .net "RESULT", 7 0, v0x7fe1aa715e20_0;  1 drivers
v0x7fe1aa718040_0 .var "SELECT", 2 0;
v0x7fe1aa7180d0_0 .var "SELECT1", 0 0;
v0x7fe1aa718160_0 .var "SELECT2", 0 0;
v0x7fe1aa7181f0_0 .var "WRITE", 0 0;
v0x7fe1aa718280_0 .net *"_s19", 7 0, L_0x7fe1aa71b300;  1 drivers
v0x7fe1aa718320_0 .var *"_s6", 31 0; Local signal
E_0x7fe1aa704770 .event edge, v0x7fe1aa718160_0, L_0x7fe1aa71b300, v0x7fe1aa717a10_0;
E_0x7fe1aa7047c0 .event edge, v0x7fe1aa7175c0_0, v0x7fe1aa716e60_0;
E_0x7fe1aa704800 .event edge, v0x7fe1aa717960_0;
L_0x7fe1aa71a810 .part L_0x7fe1aa71a4f0, 16, 3;
L_0x7fe1aa71a8b0 .part L_0x7fe1aa71a4f0, 8, 3;
L_0x7fe1aa71a950 .part L_0x7fe1aa71a4f0, 0, 3;
L_0x7fe1aa71b300 .part L_0x7fe1aa71a4f0, 0, 8;
S_0x7fe1aa704850 .scope module, "alu_" "alu" 2 180, 3 2 0, S_0x7fe1aa704560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x7fe1aa715c50_0 .net "DATA1", 7 0, v0x7fe1aa716c90_0;  alias, 1 drivers
v0x7fe1aa715d00_0 .net "DATA2", 7 0, v0x7fe1aa717ac0_0;  1 drivers
v0x7fe1aa715e20_0 .var "RESULT", 7 0;
v0x7fe1aa715eb0_0 .net "SELECT", 2 0, v0x7fe1aa718040_0;  1 drivers
v0x7fe1aa715f40_0 .net "add_o", 7 0, L_0x7fe1aa71ad00;  1 drivers
v0x7fe1aa716010_0 .net "and_o", 7 0, L_0x7fe1aa71ae80;  1 drivers
v0x7fe1aa7160c0_0 .net "forward_o", 7 0, L_0x7fe1aa71abc0;  1 drivers
v0x7fe1aa716170_0 .net "or_o", 7 0, L_0x7fe1aa71b0c0;  1 drivers
E_0x7fe1aa704a90/0 .event edge, v0x7fe1aa715eb0_0, v0x7fe1aa715b60_0, v0x7fe1aa715330_0, v0x7fe1aa714ea0_0;
E_0x7fe1aa704a90/1 .event edge, v0x7fe1aa715700_0;
E_0x7fe1aa704a90 .event/or E_0x7fe1aa704a90/0, E_0x7fe1aa704a90/1;
S_0x7fe1aa704b00 .scope module, "add_" "ADD" 3 13, 3 69 0, S_0x7fe1aa704850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fe1aa704d30_0 .net "DATA1", 7 0, v0x7fe1aa716c90_0;  alias, 1 drivers
v0x7fe1aa714df0_0 .net "DATA2", 7 0, v0x7fe1aa717ac0_0;  alias, 1 drivers
v0x7fe1aa714ea0_0 .net "RESULT", 7 0, L_0x7fe1aa71ad00;  alias, 1 drivers
L_0x7fe1aa71ad00 .delay 8 (2,2,2) L_0x7fe1aa71ad00/d;
L_0x7fe1aa71ad00/d .arith/sum 8, v0x7fe1aa716c90_0, v0x7fe1aa717ac0_0;
S_0x7fe1aa714fb0 .scope module, "and_" "AND" 3 14, 3 85 0, S_0x7fe1aa704850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fe1aa71ae80/d .functor AND 8, v0x7fe1aa716c90_0, v0x7fe1aa717ac0_0, C4<11111111>, C4<11111111>;
L_0x7fe1aa71ae80 .delay 8 (1,1,1) L_0x7fe1aa71ae80/d;
v0x7fe1aa7151c0_0 .net "DATA1", 7 0, v0x7fe1aa716c90_0;  alias, 1 drivers
v0x7fe1aa715280_0 .net "DATA2", 7 0, v0x7fe1aa717ac0_0;  alias, 1 drivers
v0x7fe1aa715330_0 .net "RESULT", 7 0, L_0x7fe1aa71ae80;  alias, 1 drivers
S_0x7fe1aa715430 .scope module, "forward" "FORWARD" 3 12, 3 52 0, S_0x7fe1aa704850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fe1aa71abc0/d .functor BUFZ 8, v0x7fe1aa717ac0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fe1aa71abc0 .delay 8 (1,1,1) L_0x7fe1aa71abc0/d;
v0x7fe1aa715610_0 .net "DATA2", 7 0, v0x7fe1aa717ac0_0;  alias, 1 drivers
v0x7fe1aa715700_0 .net "RESULT", 7 0, L_0x7fe1aa71abc0;  alias, 1 drivers
S_0x7fe1aa7157c0 .scope module, "or_" "OR" 3 15, 3 100 0, S_0x7fe1aa704850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fe1aa71b0c0/d .functor OR 8, v0x7fe1aa716c90_0, v0x7fe1aa717ac0_0, C4<00000000>, C4<00000000>;
L_0x7fe1aa71b0c0 .delay 8 (1,1,1) L_0x7fe1aa71b0c0/d;
v0x7fe1aa7159e0_0 .net "DATA1", 7 0, v0x7fe1aa716c90_0;  alias, 1 drivers
v0x7fe1aa715ac0_0 .net "DATA2", 7 0, v0x7fe1aa717ac0_0;  alias, 1 drivers
v0x7fe1aa715b60_0 .net "RESULT", 7 0, L_0x7fe1aa71b0c0;  alias, 1 drivers
S_0x7fe1aa716270 .scope module, "pc_adder" "PC_Adder" 2 12, 2 192 0, S_0x7fe1aa704560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Reg"
    .port_info 1 /INPUT 32 "PC"
v0x7fe1aa716490_0 .net "PC", 31 0, v0x7fe1aa717d20_0;  alias, 1 drivers
v0x7fe1aa716550_0 .var "PC_Reg", 31 0;
v0x7fe1aa716600_0 .var *"_s0", 31 0; Local signal
E_0x7fe1aa716460 .event edge, v0x7fe1aa716490_0;
S_0x7fe1aa7166f0 .scope module, "reg_f" "reg_file" 2 144, 4 2 0, S_0x7fe1aa704560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x7fe1aa716a70_0 .net "CLK", 0 0, v0x7fe1aa718530_0;  alias, 1 drivers
v0x7fe1aa716b20_0 .net "IN", 7 0, v0x7fe1aa715e20_0;  alias, 1 drivers
v0x7fe1aa716be0_0 .net "INADDRESS", 2 0, L_0x7fe1aa71a810;  1 drivers
v0x7fe1aa716c90_0 .var "OUT1", 7 0;
v0x7fe1aa716db0_0 .net "OUT1ADDRESS", 2 0, L_0x7fe1aa71a8b0;  1 drivers
v0x7fe1aa716e60_0 .var "OUT2", 7 0;
v0x7fe1aa716f10_0 .net "OUT2ADDRESS", 2 0, L_0x7fe1aa71a950;  1 drivers
v0x7fe1aa716fc0_0 .net "RESET", 0 0, v0x7fe1aa718720_0;  alias, 1 drivers
v0x7fe1aa717060_0 .net "WRITE", 0 0, v0x7fe1aa7181f0_0;  1 drivers
v0x7fe1aa717170_0 .var/i "i", 31 0;
v0x7fe1aa717210 .array "registers", 0 7, 7 0;
E_0x7fe1aa7169f0 .event edge, v0x7fe1aa717060_0, v0x7fe1aa716fc0_0, v0x7fe1aa716f10_0, v0x7fe1aa716db0_0;
E_0x7fe1aa716a40 .event posedge, v0x7fe1aa716a70_0;
S_0x7fe1aa717390 .scope module, "two_comp" "TWO_COMP" 2 155, 2 203 0, S_0x7fe1aa704560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "COMP_INPUT"
    .port_info 1 /OUTPUT 8 "COMP_OUTPUT"
L_0x7fe1aa71a9f0 .functor NOT 8, v0x7fe1aa716e60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fe1aa7174f0_0 .net "COMP_INPUT", 7 0, v0x7fe1aa716e60_0;  alias, 1 drivers
v0x7fe1aa7175c0_0 .net "COMP_OUTPUT", 7 0, L_0x7fe1aa71aae0;  alias, 1 drivers
v0x7fe1aa717660_0 .net *"_s0", 7 0, L_0x7fe1aa71a9f0;  1 drivers
L_0x7fe1ac073248 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fe1aa717720_0 .net/2u *"_s2", 7 0, L_0x7fe1ac073248;  1 drivers
L_0x7fe1aa71aae0 .delay 8 (1,1,1) L_0x7fe1aa71aae0/d;
L_0x7fe1aa71aae0/d .arith/sum 8, L_0x7fe1aa71a9f0, L_0x7fe1ac073248;
    .scope S_0x7fe1aa716270;
T_0 ;
    %wait E_0x7fe1aa716460;
    %load/vec4 v0x7fe1aa716490_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe1aa716600_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fe1aa716600_0;
    %store/vec4 v0x7fe1aa716550_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe1aa7166f0;
T_1 ;
    %wait E_0x7fe1aa716a40;
    %load/vec4 v0x7fe1aa716fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe1aa717170_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fe1aa717170_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fe1aa717170_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7fe1aa717210, 0, 4;
    %load/vec4 v0x7fe1aa717170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe1aa717170_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x7fe1aa716fc0_0;
    %nor/r;
    %load/vec4 v0x7fe1aa717060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fe1aa716b20_0;
    %load/vec4 v0x7fe1aa716be0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7fe1aa717210, 0, 4;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe1aa7166f0;
T_2 ;
    %wait E_0x7fe1aa7169f0;
    %load/vec4 v0x7fe1aa717060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fe1aa716db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fe1aa717210, 4;
    %assign/vec4 v0x7fe1aa716c90_0, 2;
    %load/vec4 v0x7fe1aa716f10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fe1aa717210, 4;
    %assign/vec4 v0x7fe1aa716e60_0, 2;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe1aa704850;
T_3 ;
    %wait E_0x7fe1aa704a90;
    %load/vec4 v0x7fe1aa715eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fe1aa7160c0_0;
    %store/vec4 v0x7fe1aa715e20_0, 0, 8;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fe1aa715f40_0;
    %store/vec4 v0x7fe1aa715e20_0, 0, 8;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fe1aa716010_0;
    %store/vec4 v0x7fe1aa715e20_0, 0, 8;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7fe1aa716170_0;
    %store/vec4 v0x7fe1aa715e20_0, 0, 8;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fe1aa704560;
T_4 ;
    %wait E_0x7fe1aa716a40;
    %load/vec4 v0x7fe1aa717ee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe1aa717d20_0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fe1aa717db0_0;
    %store/vec4 v0x7fe1aa718320_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fe1aa718320_0;
    %store/vec4 v0x7fe1aa717d20_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe1aa704560;
T_5 ;
    %wait E_0x7fe1aa704800;
    %load/vec4 v0x7fe1aa717960_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe1aa718040_0, 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe1aa718040_0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fe1aa718040_0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fe1aa718040_0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fe1aa718040_0, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fe1aa718040_0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe1aa717960_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe1aa7180d0_0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe1aa7180d0_0, 1;
T_5.8 ;
    %load/vec4 v0x7fe1aa717960_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe1aa718160_0, 1;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe1aa718160_0, 1;
T_5.10 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe1aa704560;
T_6 ;
    %wait E_0x7fe1aa716a40;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe1aa7181f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe1aa7181f0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fe1aa704560;
T_7 ;
    %wait E_0x7fe1aa7047c0;
    %load/vec4 v0x7fe1aa7180d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fe1aa717c40_0;
    %store/vec4 v0x7fe1aa717a10_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fe1aa7178b0_0;
    %store/vec4 v0x7fe1aa717a10_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe1aa704560;
T_8 ;
    %wait E_0x7fe1aa704770;
    %load/vec4 v0x7fe1aa718160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fe1aa717960_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fe1aa717ac0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fe1aa717a10_0;
    %store/vec4 v0x7fe1aa717ac0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fe1aa704400;
T_9 ;
    %vpi_call 2 243 "$readmemb", "instr_mem.mem", v0x7fe1aa7196a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fe1aa704400;
T_10 ;
    %vpi_call 2 257 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 258 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe1aa704560 {0 0 0};
    %delay 500, 0;
    %vpi_call 2 265 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fe1aa704400;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe1aa718530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe1aa718720_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe1aa718720_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x7fe1aa704400;
T_12 ;
    %delay 4, 0;
    %load/vec4 v0x7fe1aa718530_0;
    %inv;
    %store/vec4 v0x7fe1aa718530_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Part3.v";
    "./Part1.v";
    "./Part2.v";
