// Seed: 3179135766
module module_0;
  genvar id_1, id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  assign id_1 = id_3;
  assign id_5 = id_3;
  wire id_6;
  tri0 id_7, id_8, id_9 = 1;
  module_0 modCall_1 ();
  assign id_2 = id_3;
  wire id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_13, id_14 = 1, id_15, id_16;
  xnor primCall (
      id_1, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_2, id_3, id_4, id_6, id_7, id_8
  );
  module_0 modCall_1 ();
endmodule
