

================================================================
== Vitis HLS Report for 'needwun_Pipeline_trace'
================================================================
* Date:           Sat Oct  4 21:45:11 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.039 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- trace   |        ?|        ?|        41|         38|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 38, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 38, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_str_idx = alloca i32 1"   --->   Operation 44 'alloca' 'a_str_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%b_idx = alloca i32 1"   --->   Operation 45 'alloca' 'b_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_idx = alloca i32 1"   --->   Operation 46 'alloca' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ptr, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQB, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%store_ln0 = store i32 128, i32 %a_idx"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 54 [1/1] (0.85ns)   --->   "%store_ln0 = store i32 128, i32 %b_idx"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %a_str_idx"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%b_idx_1 = load i32 %b_idx" [nw.c:79]   --->   Operation 57 'load' 'b_idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%a_idx_1 = load i32 %a_idx" [nw.c:73]   --->   Operation 58 'load' 'a_idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.26ns)   --->   "%icmp_ln64 = icmp_sgt  i32 %a_idx_1, i32 0" [nw.c:64]   --->   Operation 59 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.26ns)   --->   "%icmp_ln64_1 = icmp_sgt  i32 %b_idx_1, i32 0" [nw.c:64]   --->   Operation 60 'icmp' 'icmp_ln64_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.48ns)   --->   "%or_ln64 = or i1 %icmp_ln64, i1 %icmp_ln64_1" [nw.c:64]   --->   Operation 61 'or' 'or_ln64' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %or_ln64, void %pad_a.exitStub, void %fpga_resource_hint.while.body.5" [nw.c:64]   --->   Operation 62 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (5.74ns)   --->   "%r = mul i32 %b_idx_1, i32 129" [nw.c:65]   --->   Operation 63 'mul' 'r' <Predicate = (or_ln64)> <Delay = 5.74> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i32 %r, i64 12, i64 3, i64 18446744073709551615" [nw.c:18]   --->   Operation 64 'specfucore' 'specfucore_ln18' <Predicate = (or_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 65 [1/1] (1.51ns)   --->   "%add_ln66 = add i32 %r, i32 %a_idx_1" [nw.c:66]   --->   Operation 65 'add' 'add_ln66' <Predicate = (or_ln64)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i32 %add_ln66" [nw.c:66]   --->   Operation 66 'zext' 'zext_ln66' <Predicate = (or_ln64)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (5.52ns)   --->   "%mul_ln66 = mul i65 %zext_ln66, i65 8456765314" [nw.c:66]   --->   Operation 67 'mul' 'mul_ln66' <Predicate = (or_ln64)> <Delay = 5.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %mul_ln66, i32 46" [nw.c:66]   --->   Operation 68 'bitselect' 'tmp' <Predicate = (or_ln64)> <Delay = 0.00>
ST_3 : Operation 69 [36/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 69 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 70 [35/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 70 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.14>
ST_5 : Operation 71 [34/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 71 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 72 [33/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 72 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.14>
ST_7 : Operation 73 [32/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 73 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.14>
ST_8 : Operation 74 [31/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 74 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.14>
ST_9 : Operation 75 [30/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 75 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.14>
ST_10 : Operation 76 [29/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 76 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.14>
ST_11 : Operation 77 [28/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 77 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.14>
ST_12 : Operation 78 [27/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 78 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.14>
ST_13 : Operation 79 [26/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 79 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.14>
ST_14 : Operation 80 [25/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 80 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.14>
ST_15 : Operation 81 [24/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 81 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.14>
ST_16 : Operation 82 [23/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 82 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.14>
ST_17 : Operation 83 [22/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 83 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.14>
ST_18 : Operation 84 [21/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 84 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.14>
ST_19 : Operation 85 [20/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 85 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.14>
ST_20 : Operation 86 [19/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 86 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.14>
ST_21 : Operation 87 [18/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 87 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.14>
ST_22 : Operation 88 [17/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 88 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.14>
ST_23 : Operation 89 [16/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 89 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.14>
ST_24 : Operation 90 [15/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 90 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.14>
ST_25 : Operation 91 [14/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 91 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.14>
ST_26 : Operation 92 [13/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 92 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.14>
ST_27 : Operation 93 [12/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 93 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.14>
ST_28 : Operation 94 [11/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 94 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.14>
ST_29 : Operation 95 [10/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 95 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.14>
ST_30 : Operation 96 [9/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 96 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.14>
ST_31 : Operation 97 [8/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 97 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.14>
ST_32 : Operation 98 [7/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 98 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.14>
ST_33 : Operation 99 [6/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 99 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.14>
ST_34 : Operation 100 [5/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 100 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.14>
ST_35 : Operation 101 [4/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 101 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.14>
ST_36 : Operation 102 [3/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 102 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.14>
ST_37 : Operation 103 [2/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 103 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.40>
ST_38 : Operation 104 [1/36] (2.14ns)   --->   "%urem_ln66 = urem i32 %add_ln66, i32 8321" [nw.c:66]   --->   Operation 104 'urem' 'urem_ln66' <Predicate = (or_ln64)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i32 %urem_ln66" [nw.c:66]   --->   Operation 105 'zext' 'zext_ln66_1' <Predicate = (or_ln64)> <Delay = 0.00>
ST_38 : Operation 106 [1/1] (0.00ns)   --->   "%ptr_addr = getelementptr i16 %ptr, i64 0, i64 %zext_ln66_1" [nw.c:66]   --->   Operation 106 'getelementptr' 'ptr_addr' <Predicate = (or_ln64)> <Delay = 0.00>
ST_38 : Operation 107 [2/2] (2.26ns)   --->   "%ptr_load = load i14 %ptr_addr" [nw.c:66]   --->   Operation 107 'load' 'ptr_load' <Predicate = (or_ln64)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8321> <RAM>

State 39 <SV = 38> <Delay = 6.53>
ST_39 : Operation 108 [1/1] (0.00ns)   --->   "%b_str_idx = load i64 %a_str_idx" [nw.c:64]   --->   Operation 108 'load' 'b_str_idx' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %b_str_idx" [nw.c:64]   --->   Operation 109 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln68 = add i64 %b_str_idx, i64 1" [nw.c:68]   --->   Operation 110 'add' 'add_ln68' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/dir_test.tcl:4]   --->   Operation 111 'specpipeline' 'specpipeline_ln4' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [nw.c:64]   --->   Operation 112 'specloopname' 'specloopname_ln64' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 113 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [nw.c:64]   --->   Operation 113 'specregionbegin' 'rbegin9' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 114 [1/1] (0.00ns)   --->   "%rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin9" [nw.c:65]   --->   Operation 114 'specregionend' 'rend23' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 115 [1/2] (2.26ns)   --->   "%ptr_load = load i14 %ptr_addr" [nw.c:66]   --->   Operation 115 'load' 'ptr_load' <Predicate = (or_ln64)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8321> <RAM>
ST_39 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp, i3 0" [nw.c:66]   --->   Operation 116 'bitconcatenate' 'tmp_1' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i4 %tmp_1" [nw.c:66]   --->   Operation 117 'zext' 'zext_ln66_2' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 118 [1/1] (2.00ns)   --->   "%lshr_ln66 = lshr i16 %ptr_load, i16 %zext_ln66_2" [nw.c:66]   --->   Operation 118 'lshr' 'lshr_ln66' <Predicate = (or_ln64)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i16 %lshr_ln66" [nw.c:66]   --->   Operation 119 'trunc' 'trunc_ln66' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 120 [1/1] (0.00ns)   --->   "%alignedA_addr = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx" [nw.c:73]   --->   Operation 120 'getelementptr' 'alignedA_addr' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 121 [1/1] (0.00ns)   --->   "%alignedB_addr = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx" [nw.c:74]   --->   Operation 121 'getelementptr' 'alignedB_addr' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 122 [1/1] (0.48ns)   --->   "%switch_ln66 = switch i8 %trunc_ln66, void %if.else121, i8 92, void %if.then90, i8 60, void %if.then110" [nw.c:66]   --->   Operation 122 'switch' 'switch_ln66' <Predicate = (or_ln64)> <Delay = 0.48>
ST_39 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %a_idx_1" [nw.c:73]   --->   Operation 123 'trunc' 'trunc_ln73' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 0.00>
ST_39 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i32 %a_idx_1" [nw.c:73]   --->   Operation 124 'trunc' 'trunc_ln73_1' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 0.00>
ST_39 : Operation 125 [1/1] (1.51ns)   --->   "%a_idx_3 = add i32 %a_idx_1, i32 4294967295" [nw.c:73]   --->   Operation 125 'add' 'a_idx_3' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 126 [1/1] (1.09ns)   --->   "%add_ln73_1 = add i5 %trunc_ln73_1, i5 31" [nw.c:73]   --->   Operation 126 'add' 'add_ln73_1' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 127 [1/1] (1.18ns)   --->   "%add_ln73_2 = add i6 %trunc_ln73, i6 63" [nw.c:73]   --->   Operation 127 'add' 'add_ln73_2' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 128 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %a_idx_3, i32 6, i32 31" [nw.c:73]   --->   Operation 128 'partselect' 'lshr_ln2' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 0.00>
ST_39 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln73_2, i32 5" [nw.c:73]   --->   Operation 129 'bitselect' 'tmp_7' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 0.00>
ST_39 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %add_ln73_1" [nw.c:73]   --->   Operation 130 'zext' 'zext_ln73' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 0.00>
ST_39 : Operation 131 [1/1] (0.00ns)   --->   "%SEQA_0_addr_1 = getelementptr i16 %SEQA_0, i64 0, i64 %zext_ln73" [nw.c:73]   --->   Operation 131 'getelementptr' 'SEQA_0_addr_1' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 0.00>
ST_39 : Operation 132 [2/2] (1.14ns)   --->   "%SEQA_0_load_1 = load i5 %SEQA_0_addr_1" [nw.c:73]   --->   Operation 132 'load' 'SEQA_0_load_1' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_39 : Operation 133 [1/1] (0.00ns)   --->   "%SEQA_1_addr_1 = getelementptr i16 %SEQA_1, i64 0, i64 %zext_ln73" [nw.c:73]   --->   Operation 133 'getelementptr' 'SEQA_1_addr_1' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 0.00>
ST_39 : Operation 134 [2/2] (1.14ns)   --->   "%SEQA_1_load_1 = load i5 %SEQA_1_addr_1" [nw.c:73]   --->   Operation 134 'load' 'SEQA_1_load_1' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_39 : Operation 135 [1/1] (2.26ns)   --->   "%store_ln74 = store i8 45, i8 %alignedB_addr" [nw.c:74]   --->   Operation 135 'store' 'store_ln74' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_39 : Operation 136 [1/1] (0.85ns)   --->   "%store_ln76 = store i32 %a_idx_3, i32 %a_idx" [nw.c:76]   --->   Operation 136 'store' 'store_ln76' <Predicate = (or_ln64 & trunc_ln66 == 60)> <Delay = 0.85>
ST_39 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %a_idx_1" [nw.c:67]   --->   Operation 137 'trunc' 'trunc_ln67' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %a_idx_1" [nw.c:67]   --->   Operation 138 'trunc' 'trunc_ln67_1' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 139 [1/1] (1.51ns)   --->   "%a_idx_2 = add i32 %a_idx_1, i32 4294967295" [nw.c:67]   --->   Operation 139 'add' 'a_idx_2' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 140 [1/1] (1.09ns)   --->   "%add_ln67_1 = add i5 %trunc_ln67_1, i5 31" [nw.c:67]   --->   Operation 140 'add' 'add_ln67_1' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 141 [1/1] (1.18ns)   --->   "%add_ln67_2 = add i6 %trunc_ln67, i6 63" [nw.c:67]   --->   Operation 141 'add' 'add_ln67_2' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 142 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %a_idx_2, i32 6, i32 31" [nw.c:67]   --->   Operation 142 'partselect' 'lshr_ln1' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln67_2, i32 5" [nw.c:67]   --->   Operation 143 'bitselect' 'tmp_4' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %add_ln67_1" [nw.c:67]   --->   Operation 144 'zext' 'zext_ln67' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 145 [1/1] (0.00ns)   --->   "%SEQA_0_addr = getelementptr i16 %SEQA_0, i64 0, i64 %zext_ln67" [nw.c:67]   --->   Operation 145 'getelementptr' 'SEQA_0_addr' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 146 [2/2] (1.14ns)   --->   "%SEQA_0_load = load i5 %SEQA_0_addr" [nw.c:67]   --->   Operation 146 'load' 'SEQA_0_load' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_39 : Operation 147 [1/1] (0.00ns)   --->   "%SEQA_1_addr = getelementptr i16 %SEQA_1, i64 0, i64 %zext_ln67" [nw.c:67]   --->   Operation 147 'getelementptr' 'SEQA_1_addr' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 148 [2/2] (1.14ns)   --->   "%SEQA_1_load = load i5 %SEQA_1_addr" [nw.c:67]   --->   Operation 148 'load' 'SEQA_1_load' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_39 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %b_idx_1" [nw.c:68]   --->   Operation 149 'trunc' 'trunc_ln68' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 150 [1/1] (1.51ns)   --->   "%b_idx_3 = add i32 %b_idx_1, i32 4294967295" [nw.c:68]   --->   Operation 150 'add' 'b_idx_3' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 151 [1/1] (1.18ns)   --->   "%add_ln68_2 = add i6 %trunc_ln68, i6 63" [nw.c:68]   --->   Operation 151 'add' 'add_ln68_2' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %b_idx_3, i32 6" [nw.c:68]   --->   Operation 152 'bitselect' 'tmp_5' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %add_ln68_2" [nw.c:68]   --->   Operation 153 'zext' 'zext_ln68' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 154 [1/1] (0.00ns)   --->   "%SEQB_addr_1 = getelementptr i16 %SEQB, i64 0, i64 %zext_ln68" [nw.c:68]   --->   Operation 154 'getelementptr' 'SEQB_addr_1' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.00>
ST_39 : Operation 155 [2/2] (2.26ns)   --->   "%SEQB_load_1 = load i6 %SEQB_addr_1" [nw.c:68]   --->   Operation 155 'load' 'SEQB_load_1' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_39 : Operation 156 [1/1] (0.85ns)   --->   "%store_ln71 = store i32 %a_idx_2, i32 %a_idx" [nw.c:71]   --->   Operation 156 'store' 'store_ln71' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.85>
ST_39 : Operation 157 [1/1] (0.85ns)   --->   "%store_ln71 = store i32 %b_idx_3, i32 %b_idx" [nw.c:71]   --->   Operation 157 'store' 'store_ln71' <Predicate = (or_ln64 & trunc_ln66 == 92)> <Delay = 0.85>
ST_39 : Operation 158 [1/1] (2.26ns)   --->   "%store_ln78 = store i8 45, i8 %alignedA_addr" [nw.c:78]   --->   Operation 158 'store' 'store_ln78' <Predicate = (or_ln64 & trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_39 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %b_idx_1" [nw.c:79]   --->   Operation 159 'trunc' 'trunc_ln79' <Predicate = (or_ln64 & trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 0.00>
ST_39 : Operation 160 [1/1] (1.51ns)   --->   "%b_idx_2 = add i32 %b_idx_1, i32 4294967295" [nw.c:79]   --->   Operation 160 'add' 'b_idx_2' <Predicate = (or_ln64 & trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 161 [1/1] (1.18ns)   --->   "%add_ln79_1 = add i6 %trunc_ln79, i6 63" [nw.c:79]   --->   Operation 161 'add' 'add_ln79_1' <Predicate = (or_ln64 & trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %b_idx_2, i32 6" [nw.c:79]   --->   Operation 162 'bitselect' 'tmp_2' <Predicate = (or_ln64 & trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 0.00>
ST_39 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %add_ln79_1" [nw.c:79]   --->   Operation 163 'zext' 'zext_ln79' <Predicate = (or_ln64 & trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 0.00>
ST_39 : Operation 164 [1/1] (0.00ns)   --->   "%SEQB_addr = getelementptr i16 %SEQB, i64 0, i64 %zext_ln79" [nw.c:79]   --->   Operation 164 'getelementptr' 'SEQB_addr' <Predicate = (or_ln64 & trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 0.00>
ST_39 : Operation 165 [2/2] (2.26ns)   --->   "%SEQB_load = load i6 %SEQB_addr" [nw.c:79]   --->   Operation 165 'load' 'SEQB_load' <Predicate = (or_ln64 & trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_39 : Operation 166 [1/1] (0.85ns)   --->   "%store_ln79 = store i32 %b_idx_2, i32 %b_idx" [nw.c:79]   --->   Operation 166 'store' 'store_ln79' <Predicate = (or_ln64 & trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 0.85>
ST_39 : Operation 167 [1/1] (0.84ns)   --->   "%store_ln64 = store i64 %add_ln68, i64 %a_str_idx" [nw.c:64]   --->   Operation 167 'store' 'store_ln64' <Predicate = (or_ln64)> <Delay = 0.84>
ST_39 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln64 = br void %while.cond" [nw.c:64]   --->   Operation 168 'br' 'br_ln64' <Predicate = (or_ln64)> <Delay = 0.00>
ST_39 : Operation 206 [1/1] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_str_idx_out, i32 %trunc_ln64" [nw.c:64]   --->   Operation 206 'write' 'write_ln64' <Predicate = (!or_ln64)> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 207 'ret' 'ret_ln0' <Predicate = (!or_ln64)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.53>
ST_40 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_7, i3 0" [nw.c:73]   --->   Operation 169 'bitconcatenate' 'shl_ln9' <Predicate = (trunc_ln66 == 60)> <Delay = 0.00>
ST_40 : Operation 170 [1/2] (1.14ns)   --->   "%SEQA_0_load_1 = load i5 %SEQA_0_addr_1" [nw.c:73]   --->   Operation 170 'load' 'SEQA_0_load_1' <Predicate = (trunc_ln66 == 60)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_40 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i4 %shl_ln9" [nw.c:73]   --->   Operation 171 'zext' 'zext_ln73_1' <Predicate = (trunc_ln66 == 60)> <Delay = 0.00>
ST_40 : Operation 172 [1/1] (2.00ns)   --->   "%lshr_ln73 = lshr i16 %SEQA_0_load_1, i16 %zext_ln73_1" [nw.c:73]   --->   Operation 172 'lshr' 'lshr_ln73' <Predicate = (trunc_ln66 == 60)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln73_2 = trunc i16 %lshr_ln73" [nw.c:73]   --->   Operation 173 'trunc' 'trunc_ln73_2' <Predicate = (trunc_ln66 == 60)> <Delay = 0.00>
ST_40 : Operation 174 [1/2] (1.14ns)   --->   "%SEQA_1_load_1 = load i5 %SEQA_1_addr_1" [nw.c:73]   --->   Operation 174 'load' 'SEQA_1_load_1' <Predicate = (trunc_ln66 == 60)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_40 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_4, i3 0" [nw.c:67]   --->   Operation 175 'bitconcatenate' 'shl_ln7' <Predicate = (trunc_ln66 == 92)> <Delay = 0.00>
ST_40 : Operation 176 [1/2] (1.14ns)   --->   "%SEQA_0_load = load i5 %SEQA_0_addr" [nw.c:67]   --->   Operation 176 'load' 'SEQA_0_load' <Predicate = (trunc_ln66 == 92)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_40 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i4 %shl_ln7" [nw.c:67]   --->   Operation 177 'zext' 'zext_ln67_1' <Predicate = (trunc_ln66 == 92)> <Delay = 0.00>
ST_40 : Operation 178 [1/1] (2.00ns)   --->   "%lshr_ln67 = lshr i16 %SEQA_0_load, i16 %zext_ln67_1" [nw.c:67]   --->   Operation 178 'lshr' 'lshr_ln67' <Predicate = (trunc_ln66 == 92)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i16 %lshr_ln67" [nw.c:67]   --->   Operation 179 'trunc' 'trunc_ln67_2' <Predicate = (trunc_ln66 == 92)> <Delay = 0.00>
ST_40 : Operation 180 [1/2] (1.14ns)   --->   "%SEQA_1_load = load i5 %SEQA_1_addr" [nw.c:67]   --->   Operation 180 'load' 'SEQA_1_load' <Predicate = (trunc_ln66 == 92)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_40 : Operation 181 [1/2] (2.26ns)   --->   "%SEQB_load_1 = load i6 %SEQB_addr_1" [nw.c:68]   --->   Operation 181 'load' 'SEQB_load_1' <Predicate = (trunc_ln66 == 92)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_40 : Operation 182 [1/2] (2.26ns)   --->   "%SEQB_load = load i6 %SEQB_addr" [nw.c:79]   --->   Operation 182 'load' 'SEQB_load' <Predicate = (trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_40 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_2, i3 0" [nw.c:79]   --->   Operation 183 'bitconcatenate' 'tmp_3' <Predicate = (trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 0.00>
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %tmp_3" [nw.c:79]   --->   Operation 184 'zext' 'zext_ln79_1' <Predicate = (trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 0.00>
ST_40 : Operation 185 [1/1] (2.00ns)   --->   "%lshr_ln79 = lshr i16 %SEQB_load, i16 %zext_ln79_1" [nw.c:79]   --->   Operation 185 'lshr' 'lshr_ln79' <Predicate = (trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i16 %lshr_ln79" [nw.c:79]   --->   Operation 186 'trunc' 'trunc_ln79_1' <Predicate = (trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 0.00>
ST_40 : Operation 187 [1/1] (2.26ns)   --->   "%store_ln79 = store i8 %trunc_ln79_1, i8 %alignedB_addr" [nw.c:79]   --->   Operation 187 'store' 'store_ln79' <Predicate = (trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_40 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end133"   --->   Operation 188 'br' 'br_ln0' <Predicate = (trunc_ln66 != 92 & trunc_ln66 != 60)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 5.11>
ST_41 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i4 %shl_ln9" [nw.c:73]   --->   Operation 189 'zext' 'zext_ln73_2' <Predicate = (trunc_ln66 == 60)> <Delay = 0.00>
ST_41 : Operation 190 [1/1] (2.00ns)   --->   "%lshr_ln73_1 = lshr i16 %SEQA_1_load_1, i16 %zext_ln73_2" [nw.c:73]   --->   Operation 190 'lshr' 'lshr_ln73_1' <Predicate = (trunc_ln66 == 60)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln73_3 = trunc i16 %lshr_ln73_1" [nw.c:73]   --->   Operation 191 'trunc' 'trunc_ln73_3' <Predicate = (trunc_ln66 == 60)> <Delay = 0.00>
ST_41 : Operation 192 [1/1] (0.84ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i26, i8 %trunc_ln73_2, i8 %trunc_ln73_3, i26 %lshr_ln2" [nw.c:73]   --->   Operation 192 'mux' 'tmp_8' <Predicate = (trunc_ln66 == 60)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 193 [1/1] (2.26ns)   --->   "%store_ln73 = store i8 %tmp_8, i8 %alignedA_addr" [nw.c:73]   --->   Operation 193 'store' 'store_ln73' <Predicate = (trunc_ln66 == 60)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_41 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln76 = br void %if.end133" [nw.c:76]   --->   Operation 194 'br' 'br_ln76' <Predicate = (trunc_ln66 == 60)> <Delay = 0.00>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i4 %shl_ln7" [nw.c:67]   --->   Operation 195 'zext' 'zext_ln67_2' <Predicate = (trunc_ln66 == 92)> <Delay = 0.00>
ST_41 : Operation 196 [1/1] (2.00ns)   --->   "%lshr_ln67_1 = lshr i16 %SEQA_1_load, i16 %zext_ln67_2" [nw.c:67]   --->   Operation 196 'lshr' 'lshr_ln67_1' <Predicate = (trunc_ln66 == 92)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i16 %lshr_ln67_1" [nw.c:67]   --->   Operation 197 'trunc' 'trunc_ln67_3' <Predicate = (trunc_ln66 == 92)> <Delay = 0.00>
ST_41 : Operation 198 [1/1] (0.84ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i26, i8 %trunc_ln67_2, i8 %trunc_ln67_3, i26 %lshr_ln1" [nw.c:67]   --->   Operation 198 'mux' 'tmp_s' <Predicate = (trunc_ln66 == 92)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 199 [1/1] (2.26ns)   --->   "%store_ln67 = store i8 %tmp_s, i8 %alignedA_addr" [nw.c:67]   --->   Operation 199 'store' 'store_ln67' <Predicate = (trunc_ln66 == 92)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 42 <SV = 41> <Delay = 4.27>
ST_42 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_5, i3 0" [nw.c:68]   --->   Operation 200 'bitconcatenate' 'tmp_6' <Predicate = (trunc_ln66 == 92)> <Delay = 0.00>
ST_42 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i4 %tmp_6" [nw.c:68]   --->   Operation 201 'zext' 'zext_ln68_1' <Predicate = (trunc_ln66 == 92)> <Delay = 0.00>
ST_42 : Operation 202 [1/1] (2.00ns)   --->   "%lshr_ln68 = lshr i16 %SEQB_load_1, i16 %zext_ln68_1" [nw.c:68]   --->   Operation 202 'lshr' 'lshr_ln68' <Predicate = (trunc_ln66 == 92)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i16 %lshr_ln68" [nw.c:68]   --->   Operation 203 'trunc' 'trunc_ln68_1' <Predicate = (trunc_ln66 == 92)> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (2.26ns)   --->   "%store_ln68 = store i8 %trunc_ln68_1, i8 %alignedB_addr" [nw.c:68]   --->   Operation 204 'store' 'store_ln68' <Predicate = (trunc_ln66 == 92)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln71 = br void %if.end133" [nw.c:71]   --->   Operation 205 'br' 'br_ln71' <Predicate = (trunc_ln66 == 92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.858ns
The critical path consists of the following:
	'alloca' operation ('a_idx') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 128 on local variable 'a_idx' [17]  (0.858 ns)

 <State 2>: 5.75ns
The critical path consists of the following:
	'load' operation ('b_idx', nw.c:79) on local variable 'b_idx' [23]  (0 ns)
	'mul' operation ('r', nw.c:65) [35]  (5.75 ns)

 <State 3>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln66', nw.c:66) [38]  (1.51 ns)
	'mul' operation ('mul_ln66', nw.c:66) [40]  (5.53 ns)

 <State 4>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 6>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 7>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 8>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 9>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 10>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 11>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 12>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 13>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 14>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 15>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 16>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 17>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 18>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 19>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 20>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 21>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 22>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 23>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 24>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 25>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 26>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 27>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 28>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 29>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 30>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 31>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 32>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 33>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 34>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 35>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 36>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 37>: 2.14ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)

 <State 38>: 4.41ns
The critical path consists of the following:
	'urem' operation ('urem_ln66', nw.c:66) [42]  (2.14 ns)
	'getelementptr' operation ('ptr_addr', nw.c:66) [44]  (0 ns)
	'load' operation ('ptr_load', nw.c:66) on array 'ptr' [45]  (2.27 ns)

 <State 39>: 6.54ns
The critical path consists of the following:
	'load' operation ('ptr_load', nw.c:66) on array 'ptr' [45]  (2.27 ns)
	'lshr' operation ('lshr_ln66', nw.c:66) [48]  (2.01 ns)
	blocking operation 2.27 ns on control path)

 <State 40>: 6.54ns
The critical path consists of the following:
	'load' operation ('SEQB_load', nw.c:79) on array 'SEQB' [123]  (2.27 ns)
	'lshr' operation ('lshr_ln79', nw.c:79) [126]  (2.01 ns)
	'store' operation ('store_ln79', nw.c:79) of variable 'trunc_ln79_1', nw.c:79 on array 'alignedB' [128]  (2.27 ns)

 <State 41>: 5.12ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln73_1', nw.c:73) [71]  (2.01 ns)
	'mux' operation ('tmp_8', nw.c:73) [73]  (0.844 ns)
	'store' operation ('store_ln73', nw.c:73) of variable 'tmp_8', nw.c:73 on array 'alignedA' [74]  (2.27 ns)

 <State 42>: 4.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln68', nw.c:68) [109]  (2.01 ns)
	'store' operation ('store_ln68', nw.c:68) of variable 'trunc_ln68_1', nw.c:68 on array 'alignedB' [111]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
