#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Dec 15 18:43:45 2022
# Process ID: 1932
# Current directory: C:/Users/ksp5368/Documents/CMPEN331/Project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2380 C:\Users\ksp5368\Documents\CMPEN331\Project_5\Project_5.xpr
# Log file: C:/Users/ksp5368/Documents/CMPEN331/Project_5/vivado.log
# Journal file: C:/Users/ksp5368/Documents/CMPEN331/Project_5\vivado.jou
# Running On: E5-CSE-136-29, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16888 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1235.855 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
ERROR: [VRFC 10-4982] syntax error near 'always' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:337]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'always' used in incorrect context [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:337]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
ERROR: [VRFC 10-4982] syntax error near 'always' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:337]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'always' used in incorrect context [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:337]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
ERROR: [VRFC 10-4982] syntax error near 'always' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:337]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'always' used in incorrect context [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:337]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
ERROR: [VRFC 10-4982] syntax error near 'always' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:337]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'always' used in incorrect context [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:337]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
ERROR: [VRFC 10-4982] syntax error near 'always' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:339]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'always' used in incorrect context [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:339]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
ERROR: [VRFC 10-4982] syntax error near 'always' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:339]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'always' used in incorrect context [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:339]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.379 ; gain = 45.523
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'qa' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'qb' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'qa' is already implicitly declared on line 75 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:92]
WARNING: [VRFC 10-2938] 'qb' is already implicitly declared on line 75 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.109 ; gain = 2.871
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'qa' is already implicitly declared on line 75 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:92]
WARNING: [VRFC 10-2938] 'qb' is already implicitly declared on line 75 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'qa' is already implicitly declared on line 75 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:92]
WARNING: [VRFC 10-2938] 'qb' is already implicitly declared on line 75 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'qa' is already implicitly declared on line 75 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:92]
WARNING: [VRFC 10-2938] 'qb' is already implicitly declared on line 75 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'edestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:61]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'edestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:61]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'edestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:61]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'edestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:61]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dinstOut' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:47]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ealuimm' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:48]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'ealuc' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'edestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'eimm32' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:52]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'mwmem' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mqb' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:56]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'wm2reg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:58]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'wdo' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:60]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'edestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:61]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'edestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:61]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:57]
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
ERROR: [VRFC 10-2969] 'rs' is not a type [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:57]
ERROR: [VRFC 10-2969] 'rt' is not a type [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:58]
ERROR: [VRFC 10-2969] 'rd' is not a type [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:59]
ERROR: [VRFC 10-8530] module 'DataPath' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:57]
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
ERROR: [VRFC 10-2969] 'rs' is not a type [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:57]
ERROR: [VRFC 10-2969] 'rt' is not a type [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:58]
ERROR: [VRFC 10-2969] 'rd' is not a type [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:59]
ERROR: [VRFC 10-8530] module 'DataPath' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:58]
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:79]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:84]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 74 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:91]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 68 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
ERROR: [VRFC 10-2969] 'rs' is not a type [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:58]
ERROR: [VRFC 10-2969] 'rt' is not a type [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:59]
ERROR: [VRFC 10-2969] 'rd' is not a type [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:60]
ERROR: [VRFC 10-8530] module 'DataPath' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 64 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:76]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 64 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:81]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 71 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:88]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 64 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:91]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 65 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'edestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:59]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 64 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:76]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 64 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:81]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 71 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:88]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 64 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:91]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 65 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 64 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:76]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 64 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:81]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 71 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:88]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 64 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:91]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 65 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-4982] syntax error near 'wwreg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:60]
ERROR: [VRFC 10-8530] module 'testbench' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.617 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1

launch_runs synth_1
[Thu Dec 15 20:52:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1682.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1773.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1924.715 ; gain = 597.891
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'fwa' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
ERROR: [VRFC 10-8616] 'DataPath' requires 28 arguments [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'fwa' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
ERROR: [VRFC 10-8616] 'DataPath' requires 28 arguments [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'fwa' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
ERROR: [VRFC 10-8616] 'DataPath' requires 28 arguments [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2360.438 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2360.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2360.438 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2360.438 ; gain = 0.000
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2360.438 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
WARNING: [VRFC 10-2938] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [VRFC 10-2938] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [VRFC 10-2938] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [VRFC 10-2938] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [VRFC 10-2938] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/utils_1/imports/synth_1/DataPath.dcp with file C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1/DataPath.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1

launch_runs synth_1
[Thu Dec 15 21:34:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 15 21:59:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2360.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 12 instances

close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v w ]
add_files C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v
update_compile_order -fileset sources_1
set_property top TopFile [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2525.383 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/utils_1/imports/synth_1/DataPath.dcp with file C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1/DataPath.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1

launch_runs synth_1
[Thu Dec 15 22:18:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 15 22:18:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2525.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2525.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2525.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2525.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 12 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Dec 15 22:28:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/impl_1/runme.log
file mkdir C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/constrs_1
file mkdir C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/constrs_1/new
close [ open C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/constrs_1/new/constraints.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/utils_1/imports/synth_1/DataPath.dcp with file C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1/TopFile.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec 15 22:39:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1/runme.log
[Thu Dec 15 22:39:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: TopFile
WARNING: [Synth 8-8895] 'r' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:78]
WARNING: [Synth 8-8895] 'mdo' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:83]
WARNING: [Synth 8-8895] 'destReg' is already implicitly declared on line 73 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:90]
WARNING: [Synth 8-8895] 'fqa' is already implicitly declared on line 66 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:93]
WARNING: [Synth 8-8895] 'fqb' is already implicitly declared on line 67 [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2883.762 ; gain = 358.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopFile' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:54]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:54]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:36]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:36]
INFO: [Synth 8-6157] synthesizing module 'IFIDPipelineReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:62]
INFO: [Synth 8-6155] done synthesizing module 'IFIDPipelineReg' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:62]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:84]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:71]
INFO: [Synth 8-6157] synthesizing module 'FwMux' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:355]
INFO: [Synth 8-6155] done synthesizing module 'FwMux' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:355]
INFO: [Synth 8-6157] synthesizing module 'ImmExtender' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:196]
INFO: [Synth 8-6155] done synthesizing module 'ImmExtender' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:196]
INFO: [Synth 8-6157] synthesizing module 'IDEXEPipelineReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:204]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEPipelineReg' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:204]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:229]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:229]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:243]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:251]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:243]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMPipelineReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:266]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMPipelineReg' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:266]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:286]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:286]
INFO: [Synth 8-6157] synthesizing module 'MEMWBPipelineReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:321]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBPipelineReg' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:321]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:340]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:340]
INFO: [Synth 8-6157] synthesizing module 'RegrtMux' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:142]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMux' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:142]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:157]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:157]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:23]
WARNING: [Synth 8-7071] port 'pc' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'instOut' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'dinstOut' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'ewreg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'em2reg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'ewmem' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'ealuimm' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'ealuc' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'edestReg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'eimm32' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'mwreg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'mm2reg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'mwmem' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'mdestReg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'mqb' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'ors' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'ort' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'wwreg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'wdestReg' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'wr' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'wdo' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'wbData' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'fwa' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7071] port 'fwb' of module 'DataPath' is unconnected for instance 'dp' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
WARNING: [Synth 8-7023] instance 'dp' of module 'DataPath' has 29 connections declared, but only 4 given [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:28]
INFO: [Synth 8-6155] done synthesizing module 'TopFile' (0#1) [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/TopFile.v:23]
WARNING: [Synth 8-7129] Port mr[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[11] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[10] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[9] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[8] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[7] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mwreg in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port em2reg in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ewreg in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module InstructionMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2944.223 ; gain = 418.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2962.137 ; gain = 436.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2962.137 ; gain = 436.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2962.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopFile_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopFile_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.031 ; gain = 620.648
42 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.031 ; gain = 620.648
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/utils_1/imports/synth_1/DataPath.dcp with file C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1/TopFile.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1

launch_runs synth_1
[Thu Dec 15 22:49:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3151.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3151.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 12 instances

launch_runs impl_1
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Dec 15 22:52:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3151.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3160.613 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3160.613 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 23:20:31 2022...
