// Seed: 1617428304
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_0 = 0;
  output supply0 id_1;
  assign id_1 = 1'b0 | -1 == id_2;
endmodule
module module_1 #(
    parameter id_2  = 32'd92,
    parameter id_21 = 32'd86,
    parameter id_22 = 32'd25
) (
    input supply1 id_0,
    output uwire id_1,
    input tri0 _id_2,
    input wire id_3,
    output tri id_4,
    input tri1 id_5,
    output uwire id_6,
    output supply1 id_7,
    input wand id_8,
    output uwire id_9,
    input uwire id_10
    , id_25,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input tri1 id_16,
    output supply0 id_17,
    input wire id_18,
    input wor id_19,
    input tri0 id_20,
    input wand _id_21,
    input supply0 _id_22,
    output uwire id_23
);
  wire [id_22 : 1 'b0] id_26;
  module_0 modCall_1 (
      id_25,
      id_26
  );
  logic [id_2  .  id_21 : 1] id_27;
  ;
endmodule
