// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "04/16/2021 17:01:57"
                                                                                
// Verilog Test Bench template for design : ALU
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ns/ 1 ps
module ALU_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg [3:0] immd;
reg [3:0] opcode;
reg [15:0] rd;
reg [15:0] rs;
// wires                                               
wire carry;
wire minusflag;
wire overflow;
wire [15:0]  result;
wire zeroflag;

// assign statements (if any)                          
ALU i1 (
// port map - connection between master ports and signals/registers   
	.carry(carry),
	.immd(immd),
	.minusflag(minusflag),
	.opcode(opcode),
	.overflow(overflow),
	.rd(rd),
	.result(result),
	.rs(rs),
	.zeroflag(zeroflag)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
opcode <= 4'b0000;
                                                      
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin        
#100                  
rd <=16'b0001001000110100;
rs <=16'b0001001000110100;
#100                  
rd <=16'b0000000000000001;
rs <=16'b0000000000000010;   
#100                  
rd <=16'b0110111111111111;
rs <=16'b0111000000000000;   
#100                  
rd <=16'b1111111111111110;
rs <=16'b0000000000000011;   
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

