<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.683 seconds; current allocated memory: 619.836 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 622.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 53 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,110 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,805 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,721 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,721 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,714 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,417 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,417 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,417 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,417 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,417 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,317 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,317 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,317 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,822 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,123 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-359]" key="HLS 214-359" tag="" content="Unrolling loop &apos;VITIS_LOOP_24_2&apos; (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:24:22) in function &apos;GBM&apos;: changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_24_2&apos; (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:24:22) in function &apos;GBM&apos; completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-359]" key="HLS 214-359" tag="" content="Unrolling loop &apos;VITIS_LOOP_17_1&apos; (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:17:22) in function &apos;GBM&apos;: changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_17_1&apos; (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:17:22) in function &apos;GBM&apos; completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;S&apos;: Complete partitioning on dimension 1. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;random_increments&apos;: Block partitioning with factor 100 on dimension 1. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_28_3&gt; at C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_99&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_98&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_97&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_96&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_95&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_94&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_93&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_92&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_91&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_90&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_89&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_88&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_87&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_86&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_85&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_84&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_83&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_82&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_81&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_80&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_79&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_78&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_77&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_76&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_75&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_74&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_73&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_72&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_71&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_70&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_69&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_68&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_67&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_66&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_65&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_64&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_63&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_62&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_61&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_60&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_59&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_58&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_57&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_56&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_55&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_54&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_53&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_52&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_51&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_50&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_49&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_48&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_47&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_46&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_45&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_44&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_43&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_42&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_41&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_40&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_39&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_38&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_37&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_36&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_35&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_34&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_33&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_32&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_31&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_30&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_29&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_28&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_27&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_26&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_25&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_24&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_23&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_22&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_21&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_20&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_19&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_18&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_17&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_16&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_15&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_14&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_13&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_12&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_11&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_10&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_9&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_8&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_7&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_6&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_5&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_4&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_3&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_2&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_1&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-414]" key="HLS 214-414" tag="" content="Cannot apply interface mode &apos;ap_none&apos; on function argument &apos;random_increments_0&apos; since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_0&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_1&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_2&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_3&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_4&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_5&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_6&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_7&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_8&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_9&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_10&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_11&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_12&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_13&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_14&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_15&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_16&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_17&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_18&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_19&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_20&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_21&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_22&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_23&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_24&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_25&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_26&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_27&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_28&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_29&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_30&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_31&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_32&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_33&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_34&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_35&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_36&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_37&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_38&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_39&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_40&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_41&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_42&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_43&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_44&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_45&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_46&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_47&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_48&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_49&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_50&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_51&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_52&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_53&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_54&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_55&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_56&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_57&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_58&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_59&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_60&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_61&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_62&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_63&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_64&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_65&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_66&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_67&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_68&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_69&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_70&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_71&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_72&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_73&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_74&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_75&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_76&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_77&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_78&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_79&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_80&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_81&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_82&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_83&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_84&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_85&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_86&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_87&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_88&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_89&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_90&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_91&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_92&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_93&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_94&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_95&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_96&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_97&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_98&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 49 and bit width 64 in loop &apos;VITIS_LOOP_28_3&apos;(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle &apos;gmem_99&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 39.38 seconds; current allocated memory: 635.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 636.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 646.832 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 649.387 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 683.078 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.715 seconds; current allocated memory: 1.519 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;GBM&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_3&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul3&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_3&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul3&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_3&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul3&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.672 seconds; current allocated memory: 1.524 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.525 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_31&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_1_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_1&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_1&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_1_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_31&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_1_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_1&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_1&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_1_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_31&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_1_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_1&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_1&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_1_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.526 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.526 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_32&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_2_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_2&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_2&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_2_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_32&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_2_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_2&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_2&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_2_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_32&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_2_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_2&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_2&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_2_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.963 seconds; current allocated memory: 1.526 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.526 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_33&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_3_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_3&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_3&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_3_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_33&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_3_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_3&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_3&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_3_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_33&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_3_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_3&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_3&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_3_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.526 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.526 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_34&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_4_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_4&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_4&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_4_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_34&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_4_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_4&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_4&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_4_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_34&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_4_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_4&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_4&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_4_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.883 seconds; current allocated memory: 1.527 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.527 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_35&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_35&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_5_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_5&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_5&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_5_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_35&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_5_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_5&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_5&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_5_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_35&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_5_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_5&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_5&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_5_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.954 seconds; current allocated memory: 1.527 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.527 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_36&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_36&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_6_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_6&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_6&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_6_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_36&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_6_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_6&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_6&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_6_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_36&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_6_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_6&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_6&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_6_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 1.528 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.528 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_37&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_37&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_7_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_7&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_7&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_7_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_37&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_7_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_7&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_7&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_7_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_37&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_7_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_7&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_7&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_7_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.528 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.528 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_38&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_38&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_8_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_8&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_8&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_8_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_38&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_8_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_8&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_8&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_8_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_38&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_8_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_8&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_8&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_8_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.529 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.529 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_39&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_9_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_9&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_9&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_9_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_9&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_39&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_9_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_9&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_9&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_9_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_9&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_39&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_9_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_9&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_9&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_9_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_9&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 1.529 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.529 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_310&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_310&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_10_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_10&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_10_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_10&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_310&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_10_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_10&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_10_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_10&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_310&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_10_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_10&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_10_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_10&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.944 seconds; current allocated memory: 1.530 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.530 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_311&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_311&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_11_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_11&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_11_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_11&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_311&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_11_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_11&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_11_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_11&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_311&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_11_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_11&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_11_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_11&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.530 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.530 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_312&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_312&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_12_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_12&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_12_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_12&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_312&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_12_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_12&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_12_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_12&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_312&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_12_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_12&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_12_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_12&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.882 seconds; current allocated memory: 1.530 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.531 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_313&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_313&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_13_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_13&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_13_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_13&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_313&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_13_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_13&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_13_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_13&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_313&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_13_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_13&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_13_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_13&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.924 seconds; current allocated memory: 1.531 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.532 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_314&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_314&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_14_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_14&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_14_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_14&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_314&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_14_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_14&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_14_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_14&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_314&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_14_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_14&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_14_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_14&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.941 seconds; current allocated memory: 1.532 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.532 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_315&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_315&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_15_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_15&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_15_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_15&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_315&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_15_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_15&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_15_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_15&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_315&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_15_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_15&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_15_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_15&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.532 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.532 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_316&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_316&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_16_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_16&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_16_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_16&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_316&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_16_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_16&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_16_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_16&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_316&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_16_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_16&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_16_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_16&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 1.532 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.532 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_317&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_317&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_17_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_17&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_17_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_17&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_317&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_17_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_17&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_17_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_17&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_317&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_17_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_17&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_17_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_17&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.929 seconds; current allocated memory: 1.533 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.533 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_318&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_318&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_18_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_18&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_18_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_18&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_318&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_18_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_18&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_18_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_18&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_318&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_18_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_18&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_18_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_18&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.938 seconds; current allocated memory: 1.533 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.534 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_319&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_319&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_19_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_19&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_19_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_19&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_319&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_19_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_19&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_19_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_19&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_319&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_19_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_19&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_19_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_19&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.534 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.534 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_320&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_320&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_20_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_20&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_20_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_20&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_320&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_20_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_20&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_20_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_20&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_320&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_20_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_20&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_20_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_20&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.535 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.535 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_321&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_321&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_21_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_21&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_21_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_21&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_321&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_21_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_21&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_21_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_21&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_321&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_21_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_21&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_21_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_21&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.921 seconds; current allocated memory: 1.535 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.535 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_322&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_322&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_22_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_22&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_22_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_22&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_322&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_22_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_22&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_22_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_22&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_322&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_22_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_22&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_22_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_22&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.939 seconds; current allocated memory: 1.536 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.536 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_323&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_323&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_23_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_23&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_23_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_23&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_323&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_23_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_23&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_23_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_23&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_323&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_23_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_23&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_23_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_23&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.536 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.536 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_324&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_324&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_24_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_24&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_24_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_24&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_324&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_24_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_24&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_24_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_24&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_324&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_24_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_24&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_24_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_24&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.849 seconds; current allocated memory: 1.537 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.537 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_325&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_325&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_25_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_25&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_25_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_25&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_325&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_25_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_25&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_25_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_25&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_325&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_25_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_25&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_25_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_25&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.537 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.537 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_326&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_326&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_26_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_26&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_26_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_26&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_326&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_26_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_26&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_26_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_26&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_326&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_26_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_26&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_26_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_26&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.538 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.538 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_327&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_327&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_27_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_27&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_27_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_27&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_327&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_27_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_27&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_27_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_27&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_327&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_27_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_27&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_27_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_27&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.539 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.539 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_328&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_328&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_28_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_28&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_28_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_28&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_328&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_28_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_28&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_28_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_28&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_328&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_28_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_28&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_28_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_28&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 1.539 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.539 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_329&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_329&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_29_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_29&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_29_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_29&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_329&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_29_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_29&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_29_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_29&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_329&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_29_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_29&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_29_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_29&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.540 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.540 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_330&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_330&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_30_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_30&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_30_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_30&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_330&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_30_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_30&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_30_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_30&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_330&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_30_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_30&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_30_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_30&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 1.540 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.540 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_331&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_331&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_31_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_31&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_31_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_31&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_331&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_31_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_31&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_31_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_31&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_331&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_31_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_31&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_31_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_31&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.541 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.541 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_332&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_332&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_32_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_32&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_32_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_32&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_332&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_32_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_32&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_32_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_32&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_332&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_32_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_32&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_32_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_32&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 1.542 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.542 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_333&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_333&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_33_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_33&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_33_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_33&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_333&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_33_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_33&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_33_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_33&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_333&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_33_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_33&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_33_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_33&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 1.542 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.542 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_334&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_334&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_34_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_34&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_34_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_34&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_334&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_34_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_34&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_34_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_34&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_334&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_34_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_34&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_34_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_34&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.922 seconds; current allocated memory: 1.542 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.542 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_335&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_335&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_35_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_35&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_35_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_35&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_335&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_35_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_35&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_35_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_35&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_335&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_35_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_35&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_35_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_35&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.543 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.543 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_336&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_336&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_36_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_36&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_36_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_36&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_336&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_36_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_36&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_36_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_36&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_336&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_36_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_36&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_36_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_36&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 1.544 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.544 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_337&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_337&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_37_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_37&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_37_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_37&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_337&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_37_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_37&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_37_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_37&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_337&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_37_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_37&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_37_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_37&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 1.544 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.544 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_338&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_338&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_38_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_38&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_38_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_38&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_338&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_38_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_38&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_38_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_38&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_338&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_38_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_38&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_38_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_38&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 1.545 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.545 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_339&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_339&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_39_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_39&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_39_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_39&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_339&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_39_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_39&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_39_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_39&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_339&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_39_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_39&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_39_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_39&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.546 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.546 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_340&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_340&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_40_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_40&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_40_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_40&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_340&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_40_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_40&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_40_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_40&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_340&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_40_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_40&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_40_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_40&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.804 seconds; current allocated memory: 1.546 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.547 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_341&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_341&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_41_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_41&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_41_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_41&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_341&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_41_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_41&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_41_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_41&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_341&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_41_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_41&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_41_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_41&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.892 seconds; current allocated memory: 1.547 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.547 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_342&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_342&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_42_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_42&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_42_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_42&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_342&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_42_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_42&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_42_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_42&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_342&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_42_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_42&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_42_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_42&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 1.547 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.547 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_343&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_343&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_43_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_43&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_43_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_43&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_343&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_43_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_43&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_43_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_43&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_343&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_43_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_43&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_43_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_43&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.549 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.549 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_344&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_344&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_44_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_44&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_44_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_44&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_344&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_44_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_44&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_44_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_44&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_344&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_44_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_44&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_44_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_44&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.792 seconds; current allocated memory: 1.549 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.549 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_345&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_345&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_45_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_45&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_45_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_45&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_345&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_45_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_45&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_45_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_45&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_345&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_45_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_45&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_45_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_45&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.885 seconds; current allocated memory: 1.549 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.549 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_346&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_346&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_46_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_46&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_46_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_46&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_346&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_46_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_46&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_46_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_46&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_346&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_46_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_46&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_46_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_46&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.915 seconds; current allocated memory: 1.549 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.549 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_347&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_347&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_47_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_47&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_47_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_47&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_347&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_47_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_47&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_47_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_47&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_347&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_47_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_47&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_47_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_47&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.550 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.550 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_348&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_348&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_48_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_48&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_48_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_48&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_348&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_48_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_48&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_48_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_48&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_348&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_48_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_48&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_48_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_48&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.777 seconds; current allocated memory: 1.550 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.550 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_349&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_349&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_49_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_49&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_49_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_49&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_349&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_49_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_49&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_49_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_49&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_349&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_49_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_49&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_49_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_49&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.883 seconds; current allocated memory: 1.551 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.551 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_350&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_350&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_50_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_50&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_50_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_50&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_350&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_50_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_50&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_50_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_50&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_350&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_50_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_50&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_50_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_50&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.553 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_351&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_351&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_51_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_51&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_51_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_51&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_351&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_51_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_51&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_51_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_51&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_351&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_51_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_51&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_51_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_51&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.553 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.553 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_352&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_352&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_52_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_52&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_52_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_52&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_352&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_52_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_52&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_52_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_52&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_352&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_52_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_52&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_52_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_52&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.764 seconds; current allocated memory: 1.553 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.553 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_353&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_353&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_53_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_53&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_53_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_53&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_353&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_53_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_53&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_53_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_53&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_353&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_53_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_53&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_53_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_53&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 1.553 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.553 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_354&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_354&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_54_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_54&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_54_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_54&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_354&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_54_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_54&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_54_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_54&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_354&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_54_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_54&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_54_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_54&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.554 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.554 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_355&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_355&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_55_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_55&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_55_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_55&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_355&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_55_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_55&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_55_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_55&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_355&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_55_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_55&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_55_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_55&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.555 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.555 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_356&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_356&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_56_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_56&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_56_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_56&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_356&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_56_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_56&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_56_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_56&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_356&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_56_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_56&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_56_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_56&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.581 seconds; current allocated memory: 1.555 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.555 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_357&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_357&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_57_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_57&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_57_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_57&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_357&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_57_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_57&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_57_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_57&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_357&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_57_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_57&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_57_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_57&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.848 seconds; current allocated memory: 1.555 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.556 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_358&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_358&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_58_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_58&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_58_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_58&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_358&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_58_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_58&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_58_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_58&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_358&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_58_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_58&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_58_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_58&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 1.556 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.557 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_359&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_359&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_59_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_59&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_59_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_59&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_359&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_59_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_59&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_59_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_59&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_359&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_59_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_59&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_59_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_59&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.557 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.557 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_360&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_360&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_60_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_60&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_60_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_60&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_360&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_60_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_60&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_60_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_60&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_360&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_60_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_60&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_60_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_60&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.797 seconds; current allocated memory: 1.557 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.558 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_361&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_361&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_61_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_61&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_61_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_61&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_361&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_61_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_61&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_61_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_61&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_361&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_61_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_61&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_61_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_61&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.558 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.558 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_362&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_362&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_62_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_62&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_62_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_62&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_362&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_62_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_62&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_62_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_62&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_362&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_62_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_62&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_62_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_62&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.892 seconds; current allocated memory: 1.558 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.559 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_363&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_363&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_63_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_63&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_63_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_63&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_363&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_63_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_63&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_63_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_63&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_363&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_63_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_63&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_63_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_63&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.559 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.560 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_364&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_364&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_64_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_64&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_64_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_64&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_364&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_64_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_64&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_64_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_64&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_364&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_64_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_64&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_64_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_64&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 1.560 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.560 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_365&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_365&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_65_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_65&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_65_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_65&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_365&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_65_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_65&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_65_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_65&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_365&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_65_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_65&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_65_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_65&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.825 seconds; current allocated memory: 1.560 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.560 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_366&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_366&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_66_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_66&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_66_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_66&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_366&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_66_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_66&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_66_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_66&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_366&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_66_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_66&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_66_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_66&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.888 seconds; current allocated memory: 1.561 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.561 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_367&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_367&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_67_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_67&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_67_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_67&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_367&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_67_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_67&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_67_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_67&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_367&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_67_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_67&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_67_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_67&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.561 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.561 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_368&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_368&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_68_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_68&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_68_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_68&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_368&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_68_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_68&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_68_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_68&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_368&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_68_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_68&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_68_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_68&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.739 seconds; current allocated memory: 1.562 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.562 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_369&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_369&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_69_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_69&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_69_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_69&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_369&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_69_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_69&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_69_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_69&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_369&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_69_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_69&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_69_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_69&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.858 seconds; current allocated memory: 1.562 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.562 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_370&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_370&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_70_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_70&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_70_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_70&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_370&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_70_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_70&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_70_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_70&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_370&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_70_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_70&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_70_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_70&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.884 seconds; current allocated memory: 1.563 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.563 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_371&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_371&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_71_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_71&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_71_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_71&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_371&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_71_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_71&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_71_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_71&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_371&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_71_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_71&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_71_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_71&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.563 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.564 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_372&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_372&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_72_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_72&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_72_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_72&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_372&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_72_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_72&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_72_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_72&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_372&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_72_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_72&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_72_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_72&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.732 seconds; current allocated memory: 1.564 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.565 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_373&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_373&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_73_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_73&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_73_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_73&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_373&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_73_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_73&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_73_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_73&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_373&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_73_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_73&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_73_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_73&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.846 seconds; current allocated memory: 1.565 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.565 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_374&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_374&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_74_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_74&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_74_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_74&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_374&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_74_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_74&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_74_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_74&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_374&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_74_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_74&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_74_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_74&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.873 seconds; current allocated memory: 1.565 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.567 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_375&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_375&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_75_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_75&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_75_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_75&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_375&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_75_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_75&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_75_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_75&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_375&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_75_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_75&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_75_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_75&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.567 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.567 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_376&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_376&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_76_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_76&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_76_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_76&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_376&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_76_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_76&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_76_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_76&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_376&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_76_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_76&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_76_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_76&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 1.567 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.567 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_377&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_377&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_77_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_77&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_77_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_77&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_377&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_77_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_77&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_77_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_77&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_377&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_77_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_77&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_77_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_77&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.835 seconds; current allocated memory: 1.567 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.567 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_378&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_378&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_78_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_78&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_78_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_78&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_378&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_78_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_78&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_78_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_78&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_378&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_78_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_78&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_78_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_78&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.878 seconds; current allocated memory: 1.568 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.568 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_379&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_379&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_79_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_79&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_79_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_79&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_379&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_79_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_79&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_79_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_79&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_379&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_79_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_79&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_79_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_79&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_380&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_380&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_80_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_80&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_80_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_80&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_380&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_80_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_80&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_80_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_80&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_380&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_80_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_80&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_80_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_80&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.694 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_381&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_381&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_81_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_81&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_81_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_81&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_381&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_81_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_81&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_81_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_81&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_381&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_81_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_81&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_81_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_81&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.834 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.569 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_382&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_382&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_82_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_82&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_82_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_82&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_382&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_82_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_82&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_82_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_82&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_382&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_82_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_82&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_82_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_82&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 1.570 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.570 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_383&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_383&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_83_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_83&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_83_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_83&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_383&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_83_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_83&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_83_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_83&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_383&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_83_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_83&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_83_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_83&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.570 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.571 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_384&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_384&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_84_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_84&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_84_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_84&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_384&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_84_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_84&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_84_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_84&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_384&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_84_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_84&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_84_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_84&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.571 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.571 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_385&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_385&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_85_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_85&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_85_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_85&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_385&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_85_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_85&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_85_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_85&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_385&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_85_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_85&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_85_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_85&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.834 seconds; current allocated memory: 1.572 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.572 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_386&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_386&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_86_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_86&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_86_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_86&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_386&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_86_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_86&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_86_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_86&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_386&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_86_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_86&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_86_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_86&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.856 seconds; current allocated memory: 1.572 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.572 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_387&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_387&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_87_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_87&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_87_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_87&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_387&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_87_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_87&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_87_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_87&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_387&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_87_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_87&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_87_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_87&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.573 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.574 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_388&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_388&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_88_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_88&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_88_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_88&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_388&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_88_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_88&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_88_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_88&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_388&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_88_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_88&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_88_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_88&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.679 seconds; current allocated memory: 1.574 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.575 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_389&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_389&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_89_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_89&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_89_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_89&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_389&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_89_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_89&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_89_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_89&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_389&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_89_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_89&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_89_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_89&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 1.575 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.575 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_390&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_390&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_90_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_90&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_90_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_90&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_390&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_90_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_90&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_90_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_90&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_390&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_90_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_90&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_90_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_90&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.862 seconds; current allocated memory: 1.576 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.577 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_391&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_391&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_91_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_91&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_91_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_91&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_391&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_91_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_91&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_91_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_91&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_391&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_91_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_91&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_91_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_91&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.577 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.577 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_392&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_392&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_92_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_92&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_92_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_92&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_392&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_92_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_92&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_92_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_92&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_392&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_92_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_92&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_92_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_92&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.672 seconds; current allocated memory: 1.577 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.578 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_393&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_393&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_93_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_93&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_93_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_93&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_393&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_93_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_93&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_93_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_93&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_393&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_93_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_93&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_93_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_93&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.814 seconds; current allocated memory: 1.578 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.578 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_394&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_394&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_94_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_94&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_94_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_94&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_394&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_94_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_94&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_94_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_94&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_394&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_94_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_94&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_94_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_94&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.847 seconds; current allocated memory: 1.579 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.579 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_395&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_395&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_95_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_95&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_95_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_95&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_395&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_95_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_95&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_95_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_95&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_395&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_95_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_95&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_95_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_95&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.579 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.579 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_396&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_396&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_96_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_96&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_96_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_96&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_396&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_96_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_96&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_96_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_96&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_396&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_96_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_96&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_96_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_96&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.676 seconds; current allocated memory: 1.579 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.580 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_397&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_397&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_97_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_97&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_97_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_97&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_397&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_97_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_97&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_97_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_97&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_397&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_97_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_97&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_97_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_97&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.805 seconds; current allocated memory: 1.581 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.581 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_398&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_398&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_98_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_98&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_98_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_98&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_398&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_98_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_98&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_98_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_98&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_398&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_98_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_98&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_98_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_98&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.835 seconds; current allocated memory: 1.582 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.582 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM_Pipeline_VITIS_LOOP_28_399&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_399&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_99_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_99&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_99_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_99&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_399&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_99_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_99&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_99_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_99&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;GBM_Pipeline_VITIS_LOOP_28_399&apos; (loop &apos;VITIS_LOOP_28_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;mul204_99_write_ln31&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable &apos;mul20_s&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable &apos;mul204_99&apos; and &apos;load&apos; operation 64 bit (&apos;mul204_99_load&apos;, C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable &apos;mul204_99&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop &apos;VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.583 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.583 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;GBM&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 33.219 seconds; current allocated memory: 1.619 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.821 seconds; current allocated memory: 1.650 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_3&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.065 seconds; current allocated memory: 1.657 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_31&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_31&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.658 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_32&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_32&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.660 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_33&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_33&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.579 seconds; current allocated memory: 1.662 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_34&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_34&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.662 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_35&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_35&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_35&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.558 seconds; current allocated memory: 1.664 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_36&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_36&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_36&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.666 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_37&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_37&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_37&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 1.667 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_38&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_38&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_38&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.669 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_39&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_39&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.577 seconds; current allocated memory: 1.671 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_310&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_310&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_310&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.674 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_311&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_311&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_311&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.675 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_312&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_312&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_312&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.553 seconds; current allocated memory: 1.677 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_313&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_313&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_313&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.678 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_314&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_314&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_314&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.680 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_315&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_315&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_315&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.681 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_316&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_316&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_316&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.488 seconds; current allocated memory: 1.682 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_317&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_317&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_317&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.684 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_318&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_318&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_318&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.532 seconds; current allocated memory: 1.685 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_319&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_319&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_319&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.688 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_320&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_320&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_320&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 1.690 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_321&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_321&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_321&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.607 seconds; current allocated memory: 1.691 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_322&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_322&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_322&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.694 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_323&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_323&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_323&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.499 seconds; current allocated memory: 1.695 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_324&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_324&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_324&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.698 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_325&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_325&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_325&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.519 seconds; current allocated memory: 1.699 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_326&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_326&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_326&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.701 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_327&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_327&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_327&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.499 seconds; current allocated memory: 1.702 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_328&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_328&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_328&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.705 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_329&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_329&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_329&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.531 seconds; current allocated memory: 1.706 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_330&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_330&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_330&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.595 seconds; current allocated memory: 1.708 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_331&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_331&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_331&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.709 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_332&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_332&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_332&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.475 seconds; current allocated memory: 1.711 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_333&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_333&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_333&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.713 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_334&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_334&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_334&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.486 seconds; current allocated memory: 1.714 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_335&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_335&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_335&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.715 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_336&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_336&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_336&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.718 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_337&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_337&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_337&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.718 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_338&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_338&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_338&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 1.720 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_339&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_339&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_339&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.572 seconds; current allocated memory: 1.722 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_340&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_340&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_340&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.725 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_341&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_341&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_341&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_342&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_342&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_342&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.728 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_343&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_343&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_343&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.459 seconds; current allocated memory: 1.729 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_344&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_344&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_344&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.730 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_345&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_345&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_345&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.436 seconds; current allocated memory: 1.732 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_346&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_346&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_346&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.733 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_347&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_347&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_347&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.735 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_348&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_348&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_348&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 1.736 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_349&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_349&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_349&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.739 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_350&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_350&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_350&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.448 seconds; current allocated memory: 1.741 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_351&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_351&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_351&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.742 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_352&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_352&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_352&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.413 seconds; current allocated memory: 1.743 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_353&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_353&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_353&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.744 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_354&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_354&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_354&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 1.746 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_355&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_355&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_355&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.748 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_356&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_356&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_356&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.448 seconds; current allocated memory: 1.749 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_357&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_357&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_357&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 1.750 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_358&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_358&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_358&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.752 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_359&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_359&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_359&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.754 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_360&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_360&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_360&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.756 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_361&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_361&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_361&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.395 seconds; current allocated memory: 1.757 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_362&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_362&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_362&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.760 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_363&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_363&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_363&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.398 seconds; current allocated memory: 1.761 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_364&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_364&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_364&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.763 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_365&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_365&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_365&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.424 seconds; current allocated memory: 1.764 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_366&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_366&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_366&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.489 seconds; current allocated memory: 1.766 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_367&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_367&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_367&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.767 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_368&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_368&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_368&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 1.769 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_369&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_369&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_369&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.771 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_370&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_370&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_370&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.773 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_371&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_371&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_371&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.774 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_372&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_372&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_372&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 1.777 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_373&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_373&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_373&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.778 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_374&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_374&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_374&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.361 seconds; current allocated memory: 1.779 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_375&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_375&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_375&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.780 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_376&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_376&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_376&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.783 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_377&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_377&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_377&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 1.784 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_378&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_378&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_378&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.786 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_379&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_379&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_379&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 1.787 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_380&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_380&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_380&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.790 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_381&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_381&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_381&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.791 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_382&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_382&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_382&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 1.793 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_383&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_383&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_383&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.371 seconds; current allocated memory: 1.794 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_384&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_384&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_384&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.795 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_385&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_385&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_385&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.797 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_386&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_386&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_386&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.349 seconds; current allocated memory: 1.799 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_387&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_387&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_387&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.800 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_388&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_388&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_388&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 1.802 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_389&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_389&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_389&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 1.804 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_390&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_390&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_390&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.299 seconds; current allocated memory: 1.806 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_391&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_391&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_391&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.808 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_392&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_392&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_392&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 1.809 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_393&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_393&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_393&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.811 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_394&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_394&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_394&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 1.813 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_395&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_395&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_395&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 1.815 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_396&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_396&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_396&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.816 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_397&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_397&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.818 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_398&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_398&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_398&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 1.820 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM_Pipeline_VITIS_LOOP_28_399&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;GBM_Pipeline_VITIS_LOOP_28_399&apos; pipeline &apos;VITIS_LOOP_28_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_12_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM_Pipeline_VITIS_LOOP_28_399&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 1.822 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;GBM&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_0&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_1&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_2&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_3&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_4&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_5&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_6&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_7&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_8&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_9&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_10&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_11&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_12&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_13&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_14&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_15&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_16&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_17&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_18&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_19&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_20&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_21&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_22&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_23&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_24&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_25&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_26&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_27&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_28&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_29&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_30&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_31&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_32&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_33&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_34&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_35&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_36&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_37&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_38&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_39&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_40&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_41&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_42&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_43&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_44&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_45&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_46&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_47&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_48&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_49&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_50&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_51&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_52&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_53&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_54&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_55&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_56&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_57&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_58&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_59&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_60&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_61&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_62&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_63&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_64&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_65&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_66&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_67&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_68&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_69&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_70&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_71&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_72&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_73&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_74&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_75&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_76&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_77&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_78&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_79&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_80&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_81&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_82&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_83&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_84&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_85&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_86&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_87&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_88&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_89&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_90&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_91&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_92&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_93&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_94&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_95&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_96&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_97&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_98&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/gmem_99&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_2&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_3&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_4&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_5&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_6&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_7&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_8&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_9&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_10&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_11&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_12&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_13&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_14&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_15&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_16&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_17&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_18&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_19&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_20&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_21&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_22&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_23&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_24&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_25&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_26&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_27&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_28&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_29&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_30&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_31&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_32&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_33&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_34&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_35&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_36&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_37&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_38&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_39&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_40&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_41&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_42&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_43&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_44&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_45&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_46&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_47&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_48&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_49&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_50&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_51&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_52&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_53&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_54&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_55&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_56&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_57&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_58&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_59&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_60&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_61&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_62&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_63&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_64&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_65&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_66&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_67&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_68&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_69&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_70&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_71&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_72&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_73&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_74&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_75&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_76&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_77&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_78&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_79&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_80&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_81&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_82&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_83&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_84&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_85&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_86&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_87&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_88&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_89&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_90&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_91&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_92&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_93&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_94&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_95&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_96&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_97&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_98&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S_99&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/S0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/sigma&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/T&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_2&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_3&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_4&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_5&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_6&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_7&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_8&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_9&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_10&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_11&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_12&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_13&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_14&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_15&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_16&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_17&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_18&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_19&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_20&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_21&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_22&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_23&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_24&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_25&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_26&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_27&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_28&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_29&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_30&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_31&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_32&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_33&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_34&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_35&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_36&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_37&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_38&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_39&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_40&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_41&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_42&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_43&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_44&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_45&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_46&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_47&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_48&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_49&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_50&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_51&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_52&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_53&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_54&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_55&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_56&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_57&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_58&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_59&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_60&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_61&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_62&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_63&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_64&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_65&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_66&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_67&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_68&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_69&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_70&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_71&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_72&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_73&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_74&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_75&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_76&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_77&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_78&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_79&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_80&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_81&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_82&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_83&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_84&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_85&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_86&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_87&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_88&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_89&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_90&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_91&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_92&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_93&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_94&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_95&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_96&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_97&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_98&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;GBM/random_increments_99&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;GBM&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;S_0&apos;, &apos;S_1&apos;, &apos;S_2&apos;, &apos;S_3&apos;, &apos;S_4&apos;, &apos;S_5&apos;, &apos;S_6&apos;, &apos;S_7&apos;, &apos;S_8&apos;, &apos;S_9&apos;, &apos;S_10&apos;, &apos;S_11&apos;, &apos;S_12&apos;, &apos;S_13&apos;, &apos;S_14&apos;, &apos;S_15&apos;, &apos;S_16&apos;, &apos;S_17&apos;, &apos;S_18&apos;, &apos;S_19&apos;, &apos;S_20&apos;, &apos;S_21&apos;, &apos;S_22&apos;, &apos;S_23&apos;, &apos;S_24&apos;, &apos;S_25&apos;, &apos;S_26&apos;, &apos;S_27&apos;, &apos;S_28&apos;, &apos;S_29&apos;, &apos;S_30&apos;, &apos;S_31&apos;, &apos;S_32&apos;, &apos;S_33&apos;, &apos;S_34&apos;, &apos;S_35&apos;, &apos;S_36&apos;, &apos;S_37&apos;, &apos;S_38&apos;, &apos;S_39&apos;, &apos;S_40&apos;, &apos;S_41&apos;, &apos;S_42&apos;, &apos;S_43&apos;, &apos;S_44&apos;, &apos;S_45&apos;, &apos;S_46&apos;, &apos;S_47&apos;, &apos;S_48&apos;, &apos;S_49&apos;, &apos;S_50&apos;, &apos;S_51&apos;, &apos;S_52&apos;, &apos;S_53&apos;, &apos;S_54&apos;, &apos;S_55&apos;, &apos;S_56&apos;, &apos;S_57&apos;, &apos;S_58&apos;, &apos;S_59&apos;, &apos;S_60&apos;, &apos;S_61&apos;, &apos;S_62&apos;, &apos;S_63&apos;, &apos;S_64&apos;, &apos;S_65&apos;, &apos;S_66&apos;, &apos;S_67&apos;, &apos;S_68&apos;, &apos;S_69&apos;, &apos;S_70&apos;, &apos;S_71&apos;, &apos;S_72&apos;, &apos;S_73&apos;, &apos;S_74&apos;, &apos;S_75&apos;, &apos;S_76&apos;, &apos;S_77&apos;, &apos;S_78&apos;, &apos;S_79&apos;, &apos;S_80&apos;, &apos;S_81&apos;, &apos;S_82&apos;, &apos;S_83&apos;, &apos;S_84&apos;, &apos;S_85&apos;, &apos;S_86&apos;, &apos;S_87&apos;, &apos;S_88&apos;, &apos;S_89&apos;, &apos;S_90&apos;, &apos;S_91&apos;, &apos;S_92&apos;, &apos;S_93&apos;, &apos;S_94&apos;, &apos;S_95&apos;, &apos;S_96&apos;, &apos;S_97&apos;, &apos;S_98&apos;, &apos;S_99&apos;, &apos;S0&apos;, &apos;r&apos;, &apos;sigma&apos;, &apos;T&apos;, &apos;random_increments_0&apos;, &apos;random_increments_1&apos;, &apos;random_increments_2&apos;, &apos;random_increments_3&apos;, &apos;random_increments_4&apos;, &apos;random_increments_5&apos;, &apos;random_increments_6&apos;, &apos;random_increments_7&apos;, &apos;random_increments_8&apos;, &apos;random_increments_9&apos;, &apos;random_increments_10&apos;, &apos;random_increments_11&apos;, &apos;random_increments_12&apos;, &apos;random_increments_13&apos;, &apos;random_increments_14&apos;, &apos;random_increments_15&apos;, &apos;random_increments_16&apos;, &apos;random_increments_17&apos;, &apos;random_increments_18&apos;, &apos;random_increments_19&apos;, &apos;random_increments_20&apos;, &apos;random_increments_21&apos;, &apos;random_increments_22&apos;, &apos;random_increments_23&apos;, &apos;random_increments_24&apos;, &apos;random_increments_25&apos;, &apos;random_increments_26&apos;, &apos;random_increments_27&apos;, &apos;random_increments_28&apos;, &apos;random_increments_29&apos;, &apos;random_increments_30&apos;, &apos;random_increments_31&apos;, &apos;random_increments_32&apos;, &apos;random_increments_33&apos;, &apos;random_increments_34&apos;, &apos;random_increments_35&apos;, &apos;random_increments_36&apos;, &apos;random_increments_37&apos;, &apos;random_increments_38&apos;, &apos;random_increments_39&apos;, &apos;random_increments_40&apos;, &apos;random_increments_41&apos;, &apos;random_increments_42&apos;, &apos;random_increments_43&apos;, &apos;random_increments_44&apos;, &apos;random_increments_45&apos;, &apos;random_increments_46&apos;, &apos;random_increments_47&apos;, &apos;random_increments_48&apos;, &apos;random_increments_49&apos;, &apos;random_increments_50&apos;, &apos;random_increments_51&apos;, &apos;random_increments_52&apos;, &apos;random_increments_53&apos;, &apos;random_increments_54&apos;, &apos;random_increments_55&apos;, &apos;random_increments_56&apos;, &apos;random_increments_57&apos;, &apos;random_increments_58&apos;, &apos;random_increments_59&apos;, &apos;random_increments_60&apos;, &apos;random_increments_61&apos;, &apos;random_increments_62&apos;, &apos;random_increments_63&apos;, &apos;random_increments_64&apos;, &apos;random_increments_65&apos;, &apos;random_increments_66&apos;, &apos;random_increments_67&apos;, &apos;random_increments_68&apos;, &apos;random_increments_69&apos;, &apos;random_increments_70&apos;, &apos;random_increments_71&apos;, &apos;random_increments_72&apos;, &apos;random_increments_73&apos;, &apos;random_increments_74&apos;, &apos;random_increments_75&apos;, &apos;random_increments_76&apos;, &apos;random_increments_77&apos;, &apos;random_increments_78&apos;, &apos;random_increments_79&apos;, &apos;random_increments_80&apos;, &apos;random_increments_81&apos;, &apos;random_increments_82&apos;, &apos;random_increments_83&apos;, &apos;random_increments_84&apos;, &apos;random_increments_85&apos;, &apos;random_increments_86&apos;, &apos;random_increments_87&apos;, &apos;random_increments_88&apos;, &apos;random_increments_89&apos;, &apos;random_increments_90&apos;, &apos;random_increments_91&apos;, &apos;random_increments_92&apos;, &apos;random_increments_93&apos;, &apos;random_increments_94&apos;, &apos;random_increments_95&apos;, &apos;random_increments_96&apos;, &apos;random_increments_97&apos;, &apos;random_increments_98&apos;, &apos;random_increments_99&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;GBM&apos; is 12864 from HDL expression: ((1&apos;b0 == ap_block_state2_io) &amp; (1&apos;b1 == ap_CS_fsm_state2))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ddiv_64ns_64ns_64_22_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_5_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dsqrt_64ns_64ns_64_21_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;GBM&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 17.07 seconds; current allocated memory: 1.890 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 7.693 seconds; current allocated memory: 1.963 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 191 seconds. CPU system time: 12 seconds. Elapsed time: 206.096 seconds; current allocated memory: 2.062 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for GBM." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for GBM." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 142.05 MHz" resolution=""/>
</Messages>
