CADENCE IHNL041216

Stimulator_IMP Ext_Iref_ST schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds0
D_CELLS_M3V LSHVT18U3VX1 cmos_sch nil cmos_sch Stimulator_TestBench TB_OneCH_Top config 0 cds1
GATES_3V invrv3 schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds2
D_CELLS_3V IN_3VX2 cmos_sch nil cmos_sch Stimulator_TestBench TB_OneCH_Top config 0 cds3
GATES_HD nand2 schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds4
GATES_HD invr schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds5
D_CELLS_HD AND2HDX0 cmos_sch nil cmos_sch Stimulator_TestBench TB_OneCH_Top config 0 cds6
Stimulator_IMP Idac_5bit_ST schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds7
D_CELLS_M3V LSHVT18U3VX2 cmos_sch nil cmos_sch Stimulator_TestBench TB_OneCH_Top config 0 cds8
Stimulator_IMP CurrentMirror_ST schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds9
Stimulator_IMP CurrentSource_All_ST schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds10
Stimulator_IMP LS_HighSide_V3_ST schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds11
Stimulator_IMP LS_LowSide_V2_ST schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds12
Stimulator_IMP HalfBridge_ST schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds13
Stimulator_IMP SingleChannel_ST schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 0 cds14
Stimulator_TestBench TB_OneCH_Top schematic nil schematic Stimulator_TestBench TB_OneCH_Top config 1 cds15