ARM GAS  /tmp/ccirQXlG.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_pmu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c"
  18              		.section	.text.pmu_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	pmu_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	pmu_deinit:
  26              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \file    gd32f4xx_pmu.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief   PMU driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****        specific prior written permission.
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /tmp/ccirQXlG.s 			page 2


  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** #include "gd32f4xx_pmu.h"
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** #include "core_cm4.h"
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      reset PMU registers
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_deinit(void)
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
  27              		.loc 1 48 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* reset PMU */
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     rcu_periph_reset_enable(RCU_PMURST);
  31              		.loc 1 50 5 view .LVU1
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* reset PMU */
  32              		.loc 1 48 1 is_stmt 0 view .LVU2
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  38              		.loc 1 50 5 view .LVU3
  39 0002 40F61C00 		movw	r0, #2076
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     rcu_periph_reset_disable(RCU_PMURST);
  42              		.loc 1 51 5 is_stmt 1 view .LVU4
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
  43              		.loc 1 52 1 is_stmt 0 view .LVU5
  44 000a BDE80840 		pop	{r3, lr}
  45              	.LCFI1:
  46              		.cfi_restore 14
  47              		.cfi_restore 3
  48              		.cfi_def_cfa_offset 0
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     rcu_periph_reset_disable(RCU_PMURST);
  49              		.loc 1 51 5 view .LVU6
  50 000e 40F61C00 		movw	r0, #2076
  51 0012 FFF7FEBF 		b	rcu_periph_reset_disable
  52              	.LVL1:
  53              		.cfi_endproc
  54              	.LFE116:
  56              		.section	.text.pmu_lvd_select,"ax",%progbits
  57              		.align	1
  58              		.global	pmu_lvd_select
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	pmu_lvd_select:
ARM GAS  /tmp/ccirQXlG.s 			page 3


  64              	.LVL2:
  65              	.LFB117:
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      select low voltage detector threshold
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  lvdt_n:
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_0: voltage threshold is 2.1V
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_1: voltage threshold is 2.3V
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_2: voltage threshold is 2.4V
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_3: voltage threshold is 2.6V
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_4: voltage threshold is 2.7V
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_5: voltage threshold is 2.9V
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_6: voltage threshold is 3.0V
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_7: voltage threshold is 3.1V
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lvd_select(uint32_t lvdt_n)
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
  66              		.loc 1 69 1 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* disable LVD */
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
  71              		.loc 1 71 5 view .LVU8
  72 0000 084B     		ldr	r3, .L3
  73 0002 1A68     		ldr	r2, [r3]
  74              		.loc 1 71 13 is_stmt 0 view .LVU9
  75 0004 22F01002 		bic	r2, r2, #16
  76 0008 1A60     		str	r2, [r3]
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* clear LVDT bits */
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDT;
  77              		.loc 1 73 5 is_stmt 1 view .LVU10
  78 000a 1A68     		ldr	r2, [r3]
  79              		.loc 1 73 13 is_stmt 0 view .LVU11
  80 000c 22F0E002 		bic	r2, r2, #224
  81 0010 1A60     		str	r2, [r3]
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set LVDT bits according to pmu_lvdt_n */
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= lvdt_n;
  82              		.loc 1 75 5 is_stmt 1 view .LVU12
  83 0012 1A68     		ldr	r2, [r3]
  84              		.loc 1 75 13 is_stmt 0 view .LVU13
  85 0014 0243     		orrs	r2, r2, r0
  86 0016 1A60     		str	r2, [r3]
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* enable LVD */
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_LVDEN;
  87              		.loc 1 77 5 is_stmt 1 view .LVU14
  88 0018 1A68     		ldr	r2, [r3]
  89              		.loc 1 77 13 is_stmt 0 view .LVU15
  90 001a 42F01002 		orr	r2, r2, #16
  91 001e 1A60     		str	r2, [r3]
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
  92              		.loc 1 78 1 view .LVU16
  93 0020 7047     		bx	lr
  94              	.L4:
ARM GAS  /tmp/ccirQXlG.s 			page 4


  95 0022 00BF     		.align	2
  96              	.L3:
  97 0024 00700040 		.word	1073770496
  98              		.cfi_endproc
  99              	.LFE117:
 101              		.section	.text.pmu_lvd_disable,"ax",%progbits
 102              		.align	1
 103              		.global	pmu_lvd_disable
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 108              	pmu_lvd_disable:
 109              	.LFB118:
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable PMU lvd
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lvd_disable(void)
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 110              		.loc 1 87 1 is_stmt 1 view -0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* disable LVD */
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
 115              		.loc 1 89 5 view .LVU18
 116 0000 024A     		ldr	r2, .L6
 117 0002 1368     		ldr	r3, [r2]
 118              		.loc 1 89 13 is_stmt 0 view .LVU19
 119 0004 23F01003 		bic	r3, r3, #16
 120 0008 1360     		str	r3, [r2]
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 121              		.loc 1 90 1 view .LVU20
 122 000a 7047     		bx	lr
 123              	.L7:
 124              		.align	2
 125              	.L6:
 126 000c 00700040 		.word	1073770496
 127              		.cfi_endproc
 128              	.LFE118:
 130              		.section	.text.pmu_ldo_output_select,"ax",%progbits
 131              		.align	1
 132              		.global	pmu_ldo_output_select
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 137              	pmu_ldo_output_select:
 138              	.LVL3:
 139              	.LFB119:
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      select LDO output voltage
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****                 this bit set by software when the main PLL closed, before closing PLL, change the s
ARM GAS  /tmp/ccirQXlG.s 			page 5


  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  ldo_output:
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_LOW: low-driver mode enable in deep-sleep mode
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_MID: mid-driver mode disable in deep-sleep mode
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_HIGH: high-driver mode disable in deep-sleep mode
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_ldo_output_select(uint32_t ldo_output)
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 140              		.loc 1 103 1 is_stmt 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDOVS;
 145              		.loc 1 104 5 view .LVU22
 146 0000 044B     		ldr	r3, .L9
 147 0002 1A68     		ldr	r2, [r3]
 148              		.loc 1 104 13 is_stmt 0 view .LVU23
 149 0004 22F44042 		bic	r2, r2, #49152
 150 0008 1A60     		str	r2, [r3]
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= ldo_output;
 151              		.loc 1 105 5 is_stmt 1 view .LVU24
 152 000a 1A68     		ldr	r2, [r3]
 153              		.loc 1 105 13 is_stmt 0 view .LVU25
 154 000c 0243     		orrs	r2, r2, r0
 155 000e 1A60     		str	r2, [r3]
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 156              		.loc 1 106 1 view .LVU26
 157 0010 7047     		bx	lr
 158              	.L10:
 159 0012 00BF     		.align	2
 160              	.L9:
 161 0014 00700040 		.word	1073770496
 162              		.cfi_endproc
 163              	.LFE119:
 165              		.section	.text.pmu_highdriver_mode_enable,"ax",%progbits
 166              		.align	1
 167              		.global	pmu_highdriver_mode_enable
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	pmu_highdriver_mode_enable:
 173              	.LFB120:
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      enable high-driver mode
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_highdriver_mode_enable(void)
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 174              		.loc 1 116 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccirQXlG.s 			page 6


 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_HDEN;
 179              		.loc 1 117 5 view .LVU28
 180 0000 024A     		ldr	r2, .L12
 181 0002 1368     		ldr	r3, [r2]
 182              		.loc 1 117 13 is_stmt 0 view .LVU29
 183 0004 43F48033 		orr	r3, r3, #65536
 184 0008 1360     		str	r3, [r2]
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 185              		.loc 1 118 1 view .LVU30
 186 000a 7047     		bx	lr
 187              	.L13:
 188              		.align	2
 189              	.L12:
 190 000c 00700040 		.word	1073770496
 191              		.cfi_endproc
 192              	.LFE120:
 194              		.section	.text.pmu_highdriver_mode_disable,"ax",%progbits
 195              		.align	1
 196              		.global	pmu_highdriver_mode_disable
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	pmu_highdriver_mode_disable:
 202              	.LFB121:
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable high-driver mode
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_highdriver_mode_disable(void)
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 203              		.loc 1 127 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDEN;
 208              		.loc 1 128 5 view .LVU32
 209 0000 024A     		ldr	r2, .L15
 210 0002 1368     		ldr	r3, [r2]
 211              		.loc 1 128 13 is_stmt 0 view .LVU33
 212 0004 23F48033 		bic	r3, r3, #65536
 213 0008 1360     		str	r3, [r2]
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 214              		.loc 1 129 1 view .LVU34
 215 000a 7047     		bx	lr
 216              	.L16:
 217              		.align	2
 218              	.L15:
 219 000c 00700040 		.word	1073770496
 220              		.cfi_endproc
 221              	.LFE121:
 223              		.section	.text.pmu_lowdriver_mode_enable,"ax",%progbits
ARM GAS  /tmp/ccirQXlG.s 			page 7


 224              		.align	1
 225              		.global	pmu_lowdriver_mode_enable
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	pmu_lowdriver_mode_enable:
 231              	.LFB123:
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      switch high-driver mode
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  highdr_switch:
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_NONE: disable high-driver mode switch
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_EN: enable high-driver mode switch
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_highdriver_switch_select(uint32_t highdr_switch)
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     while(SET != pmu_flag_get(PMU_FLAG_HDRF)) {
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDS;
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      enable low-driver mode in deep-sleep
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lowdriver_mode_enable(void)
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 232              		.loc 1 156 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		@ link register save eliminated.
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_LDEN;
 237              		.loc 1 157 5 view .LVU36
 238 0000 024A     		ldr	r2, .L18
 239 0002 1368     		ldr	r3, [r2]
 240              		.loc 1 157 13 is_stmt 0 view .LVU37
 241 0004 43F44023 		orr	r3, r3, #786432
 242 0008 1360     		str	r3, [r2]
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 243              		.loc 1 158 1 view .LVU38
 244 000a 7047     		bx	lr
 245              	.L19:
 246              		.align	2
 247              	.L18:
 248 000c 00700040 		.word	1073770496
 249              		.cfi_endproc
 250              	.LFE123:
 252              		.section	.text.pmu_lowdriver_mode_disable,"ax",%progbits
 253              		.align	1
ARM GAS  /tmp/ccirQXlG.s 			page 8


 254              		.global	pmu_lowdriver_mode_disable
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	pmu_lowdriver_mode_disable:
 260              	.LFB124:
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable low-driver mode in deep-sleep
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lowdriver_mode_disable(void)
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 261              		.loc 1 167 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDEN;
 266              		.loc 1 168 5 view .LVU40
 267 0000 024A     		ldr	r2, .L21
 268 0002 1368     		ldr	r3, [r2]
 269              		.loc 1 168 13 is_stmt 0 view .LVU41
 270 0004 23F44023 		bic	r3, r3, #786432
 271 0008 1360     		str	r3, [r2]
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 272              		.loc 1 169 1 view .LVU42
 273 000a 7047     		bx	lr
 274              	.L22:
 275              		.align	2
 276              	.L21:
 277 000c 00700040 		.word	1073770496
 278              		.cfi_endproc
 279              	.LFE124:
 281              		.section	.text.pmu_lowpower_driver_config,"ax",%progbits
 282              		.align	1
 283              		.global	pmu_lowpower_driver_config
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 288              	pmu_lowpower_driver_config:
 289              	.LVL4:
 290              	.LFB125:
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      in deep-sleep mode, driver mode when use low power LDO
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  mode:
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_NORMALDR_LOWPWR:  normal driver when use low power LDO
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDR_LOWPWR:  low-driver mode enabled when LDEN is 11 and use low power LDO
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_lowpower_driver_config(uint32_t mode)
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 291              		.loc 1 180 1 is_stmt 1 view -0
ARM GAS  /tmp/ccirQXlG.s 			page 9


 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDLP;
 296              		.loc 1 181 5 view .LVU44
 297 0000 044B     		ldr	r3, .L24
 298 0002 1A68     		ldr	r2, [r3]
 299              		.loc 1 181 13 is_stmt 0 view .LVU45
 300 0004 22F48062 		bic	r2, r2, #1024
 301 0008 1A60     		str	r2, [r3]
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 302              		.loc 1 182 5 is_stmt 1 view .LVU46
 303 000a 1A68     		ldr	r2, [r3]
 304              		.loc 1 182 13 is_stmt 0 view .LVU47
 305 000c 0243     		orrs	r2, r2, r0
 306 000e 1A60     		str	r2, [r3]
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 307              		.loc 1 183 1 view .LVU48
 308 0010 7047     		bx	lr
 309              	.L25:
 310 0012 00BF     		.align	2
 311              	.L24:
 312 0014 00700040 		.word	1073770496
 313              		.cfi_endproc
 314              	.LFE125:
 316              		.section	.text.pmu_normalpower_driver_config,"ax",%progbits
 317              		.align	1
 318              		.global	pmu_normalpower_driver_config
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 323              	pmu_normalpower_driver_config:
 324              	.LVL5:
 325              	.LFB126:
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      in deep-sleep mode, driver mode when use normal power LDO
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  mode:
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_NORMALDR_NORMALPWR: normal driver when use normal power LDO
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDR_NORMALPWR: low-driver mode enabled when LDEN is 11 and use normal power
 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_normalpower_driver_config(uint32_t mode)
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 326              		.loc 1 194 1 is_stmt 1 view -0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDNP;
 331              		.loc 1 195 5 view .LVU50
 332 0000 044B     		ldr	r3, .L27
 333 0002 1A68     		ldr	r2, [r3]
 334              		.loc 1 195 13 is_stmt 0 view .LVU51
 335 0004 22F40062 		bic	r2, r2, #2048
ARM GAS  /tmp/ccirQXlG.s 			page 10


 336 0008 1A60     		str	r2, [r3]
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 337              		.loc 1 196 5 is_stmt 1 view .LVU52
 338 000a 1A68     		ldr	r2, [r3]
 339              		.loc 1 196 13 is_stmt 0 view .LVU53
 340 000c 0243     		orrs	r2, r2, r0
 341 000e 1A60     		str	r2, [r3]
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 342              		.loc 1 197 1 view .LVU54
 343 0010 7047     		bx	lr
 344              	.L28:
 345 0012 00BF     		.align	2
 346              	.L27:
 347 0014 00700040 		.word	1073770496
 348              		.cfi_endproc
 349              	.LFE126:
 351              		.section	.text.pmu_to_sleepmode,"ax",%progbits
 352              		.align	1
 353              		.global	pmu_to_sleepmode
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 358              	pmu_to_sleepmode:
 359              	.LVL6:
 360              	.LFB127:
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      PMU work in sleep mode
 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  sleepmodecmd:
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        WFI_CMD: use WFI command
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        WFE_CMD: use WFE command
 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_to_sleepmode(uint8_t sleepmodecmd)
 208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 361              		.loc 1 208 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* clear sleepdeep bit of Cortex-M4 system control register */
 210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 366              		.loc 1 210 5 view .LVU56
 367              		.loc 1 210 8 is_stmt 0 view .LVU57
 368 0000 044A     		ldr	r2, .L32
 369 0002 1369     		ldr	r3, [r2, #16]
 370              		.loc 1 210 14 view .LVU58
 371 0004 23F00403 		bic	r3, r3, #4
 372 0008 1361     		str	r3, [r2, #16]
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* select WFI or WFE command to enter sleep mode */
 213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     if(WFI_CMD == sleepmodecmd) {
 373              		.loc 1 213 5 is_stmt 1 view .LVU59
 374              		.loc 1 213 7 is_stmt 0 view .LVU60
 375 000a 08B9     		cbnz	r0, .L30
 214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFI();
ARM GAS  /tmp/ccirQXlG.s 			page 11


 376              		.loc 1 214 9 is_stmt 1 view .LVU61
 377              	.LBB16:
 378              	.LBI16:
 379              		.file 2 "Drivers/CMSIS/core_cmInstr.h"
   1:Drivers/CMSIS/core_cmInstr.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:Drivers/CMSIS/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:Drivers/CMSIS/core_cmInstr.h ****  * @version  V3.01
   5:Drivers/CMSIS/core_cmInstr.h ****  * @date     06. March 2012
   6:Drivers/CMSIS/core_cmInstr.h ****  *
   7:Drivers/CMSIS/core_cmInstr.h ****  * @note
   8:Drivers/CMSIS/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:Drivers/CMSIS/core_cmInstr.h ****  *
  10:Drivers/CMSIS/core_cmInstr.h ****  * @par
  11:Drivers/CMSIS/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:Drivers/CMSIS/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:Drivers/CMSIS/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:Drivers/CMSIS/core_cmInstr.h ****  *
  15:Drivers/CMSIS/core_cmInstr.h ****  * @par
  16:Drivers/CMSIS/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:Drivers/CMSIS/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:Drivers/CMSIS/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:Drivers/CMSIS/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:Drivers/CMSIS/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:Drivers/CMSIS/core_cmInstr.h ****  *
  22:Drivers/CMSIS/core_cmInstr.h ****  ******************************************************************************/
  23:Drivers/CMSIS/core_cmInstr.h **** 
  24:Drivers/CMSIS/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:Drivers/CMSIS/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:Drivers/CMSIS/core_cmInstr.h **** 
  27:Drivers/CMSIS/core_cmInstr.h **** 
  28:Drivers/CMSIS/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:Drivers/CMSIS/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:Drivers/CMSIS/core_cmInstr.h ****   Access to dedicated instructions
  31:Drivers/CMSIS/core_cmInstr.h ****   @{
  32:Drivers/CMSIS/core_cmInstr.h **** */
  33:Drivers/CMSIS/core_cmInstr.h **** 
  34:Drivers/CMSIS/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:Drivers/CMSIS/core_cmInstr.h **** /* ARM armcc specific functions */
  36:Drivers/CMSIS/core_cmInstr.h **** 
  37:Drivers/CMSIS/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:Drivers/CMSIS/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:Drivers/CMSIS/core_cmInstr.h **** #endif
  40:Drivers/CMSIS/core_cmInstr.h **** 
  41:Drivers/CMSIS/core_cmInstr.h **** 
  42:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
  43:Drivers/CMSIS/core_cmInstr.h **** 
  44:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:Drivers/CMSIS/core_cmInstr.h ****  */
  46:Drivers/CMSIS/core_cmInstr.h **** #define __NOP                             __nop
  47:Drivers/CMSIS/core_cmInstr.h **** 
  48:Drivers/CMSIS/core_cmInstr.h **** 
  49:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:Drivers/CMSIS/core_cmInstr.h **** 
  51:Drivers/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:Drivers/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
  53:Drivers/CMSIS/core_cmInstr.h ****  */
ARM GAS  /tmp/ccirQXlG.s 			page 12


  54:Drivers/CMSIS/core_cmInstr.h **** #define __WFI                             __wfi
  55:Drivers/CMSIS/core_cmInstr.h **** 
  56:Drivers/CMSIS/core_cmInstr.h **** 
  57:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
  58:Drivers/CMSIS/core_cmInstr.h **** 
  59:Drivers/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:Drivers/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:Drivers/CMSIS/core_cmInstr.h ****  */
  62:Drivers/CMSIS/core_cmInstr.h **** #define __WFE                             __wfe
  63:Drivers/CMSIS/core_cmInstr.h **** 
  64:Drivers/CMSIS/core_cmInstr.h **** 
  65:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Send Event
  66:Drivers/CMSIS/core_cmInstr.h **** 
  67:Drivers/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:Drivers/CMSIS/core_cmInstr.h ****  */
  69:Drivers/CMSIS/core_cmInstr.h **** #define __SEV                             __sev
  70:Drivers/CMSIS/core_cmInstr.h **** 
  71:Drivers/CMSIS/core_cmInstr.h **** 
  72:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:Drivers/CMSIS/core_cmInstr.h **** 
  74:Drivers/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:Drivers/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:Drivers/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:Drivers/CMSIS/core_cmInstr.h ****  */
  78:Drivers/CMSIS/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:Drivers/CMSIS/core_cmInstr.h **** 
  80:Drivers/CMSIS/core_cmInstr.h **** 
  81:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:Drivers/CMSIS/core_cmInstr.h **** 
  83:Drivers/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:Drivers/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:Drivers/CMSIS/core_cmInstr.h ****  */
  86:Drivers/CMSIS/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:Drivers/CMSIS/core_cmInstr.h **** 
  88:Drivers/CMSIS/core_cmInstr.h **** 
  89:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:Drivers/CMSIS/core_cmInstr.h **** 
  91:Drivers/CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:Drivers/CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:Drivers/CMSIS/core_cmInstr.h ****  */
  94:Drivers/CMSIS/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:Drivers/CMSIS/core_cmInstr.h **** 
  96:Drivers/CMSIS/core_cmInstr.h **** 
  97:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:Drivers/CMSIS/core_cmInstr.h **** 
  99:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:Drivers/CMSIS/core_cmInstr.h **** 
 101:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 103:Drivers/CMSIS/core_cmInstr.h ****  */
 104:Drivers/CMSIS/core_cmInstr.h **** #define __REV                             __rev
 105:Drivers/CMSIS/core_cmInstr.h **** 
 106:Drivers/CMSIS/core_cmInstr.h **** 
 107:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:Drivers/CMSIS/core_cmInstr.h **** 
 109:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:Drivers/CMSIS/core_cmInstr.h **** 
ARM GAS  /tmp/ccirQXlG.s 			page 13


 111:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 113:Drivers/CMSIS/core_cmInstr.h ****  */
 114:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:Drivers/CMSIS/core_cmInstr.h **** {
 116:Drivers/CMSIS/core_cmInstr.h ****   rev16 r0, r0
 117:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 118:Drivers/CMSIS/core_cmInstr.h **** }
 119:Drivers/CMSIS/core_cmInstr.h **** 
 120:Drivers/CMSIS/core_cmInstr.h **** 
 121:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:Drivers/CMSIS/core_cmInstr.h **** 
 123:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:Drivers/CMSIS/core_cmInstr.h **** 
 125:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 127:Drivers/CMSIS/core_cmInstr.h ****  */
 128:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:Drivers/CMSIS/core_cmInstr.h **** {
 130:Drivers/CMSIS/core_cmInstr.h ****   revsh r0, r0
 131:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 132:Drivers/CMSIS/core_cmInstr.h **** }
 133:Drivers/CMSIS/core_cmInstr.h **** 
 134:Drivers/CMSIS/core_cmInstr.h **** 
 135:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:Drivers/CMSIS/core_cmInstr.h **** 
 137:Drivers/CMSIS/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:Drivers/CMSIS/core_cmInstr.h **** 
 139:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:Drivers/CMSIS/core_cmInstr.h ****     \return               Rotated value
 142:Drivers/CMSIS/core_cmInstr.h ****  */
 143:Drivers/CMSIS/core_cmInstr.h **** #define __ROR                             __ror
 144:Drivers/CMSIS/core_cmInstr.h **** 
 145:Drivers/CMSIS/core_cmInstr.h **** 
 146:Drivers/CMSIS/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:Drivers/CMSIS/core_cmInstr.h **** 
 148:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:Drivers/CMSIS/core_cmInstr.h **** 
 150:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:Drivers/CMSIS/core_cmInstr.h **** 
 152:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 154:Drivers/CMSIS/core_cmInstr.h ****  */
 155:Drivers/CMSIS/core_cmInstr.h **** #define __RBIT                            __rbit
 156:Drivers/CMSIS/core_cmInstr.h **** 
 157:Drivers/CMSIS/core_cmInstr.h **** 
 158:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:Drivers/CMSIS/core_cmInstr.h **** 
 160:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:Drivers/CMSIS/core_cmInstr.h **** 
 162:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:Drivers/CMSIS/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:Drivers/CMSIS/core_cmInstr.h ****  */
 165:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:Drivers/CMSIS/core_cmInstr.h **** 
 167:Drivers/CMSIS/core_cmInstr.h **** 
ARM GAS  /tmp/ccirQXlG.s 			page 14


 168:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:Drivers/CMSIS/core_cmInstr.h **** 
 170:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:Drivers/CMSIS/core_cmInstr.h **** 
 172:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:Drivers/CMSIS/core_cmInstr.h ****  */
 175:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:Drivers/CMSIS/core_cmInstr.h **** 
 177:Drivers/CMSIS/core_cmInstr.h **** 
 178:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:Drivers/CMSIS/core_cmInstr.h **** 
 180:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:Drivers/CMSIS/core_cmInstr.h **** 
 182:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:Drivers/CMSIS/core_cmInstr.h ****  */
 185:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:Drivers/CMSIS/core_cmInstr.h **** 
 187:Drivers/CMSIS/core_cmInstr.h **** 
 188:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:Drivers/CMSIS/core_cmInstr.h **** 
 190:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:Drivers/CMSIS/core_cmInstr.h **** 
 192:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 193:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 195:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 196:Drivers/CMSIS/core_cmInstr.h ****  */
 197:Drivers/CMSIS/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:Drivers/CMSIS/core_cmInstr.h **** 
 199:Drivers/CMSIS/core_cmInstr.h **** 
 200:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:Drivers/CMSIS/core_cmInstr.h **** 
 202:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:Drivers/CMSIS/core_cmInstr.h **** 
 204:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 205:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 207:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 208:Drivers/CMSIS/core_cmInstr.h ****  */
 209:Drivers/CMSIS/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:Drivers/CMSIS/core_cmInstr.h **** 
 211:Drivers/CMSIS/core_cmInstr.h **** 
 212:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:Drivers/CMSIS/core_cmInstr.h **** 
 214:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:Drivers/CMSIS/core_cmInstr.h **** 
 216:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 217:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 219:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 220:Drivers/CMSIS/core_cmInstr.h ****  */
 221:Drivers/CMSIS/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:Drivers/CMSIS/core_cmInstr.h **** 
 223:Drivers/CMSIS/core_cmInstr.h **** 
 224:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Remove the exclusive lock
ARM GAS  /tmp/ccirQXlG.s 			page 15


 225:Drivers/CMSIS/core_cmInstr.h **** 
 226:Drivers/CMSIS/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:Drivers/CMSIS/core_cmInstr.h **** 
 228:Drivers/CMSIS/core_cmInstr.h ****  */
 229:Drivers/CMSIS/core_cmInstr.h **** #define __CLREX                           __clrex
 230:Drivers/CMSIS/core_cmInstr.h **** 
 231:Drivers/CMSIS/core_cmInstr.h **** 
 232:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Signed Saturate
 233:Drivers/CMSIS/core_cmInstr.h **** 
 234:Drivers/CMSIS/core_cmInstr.h ****     This function saturates a signed value.
 235:Drivers/CMSIS/core_cmInstr.h **** 
 236:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 239:Drivers/CMSIS/core_cmInstr.h ****  */
 240:Drivers/CMSIS/core_cmInstr.h **** #define __SSAT                            __ssat
 241:Drivers/CMSIS/core_cmInstr.h **** 
 242:Drivers/CMSIS/core_cmInstr.h **** 
 243:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:Drivers/CMSIS/core_cmInstr.h **** 
 245:Drivers/CMSIS/core_cmInstr.h ****     This function saturates an unsigned value.
 246:Drivers/CMSIS/core_cmInstr.h **** 
 247:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 250:Drivers/CMSIS/core_cmInstr.h ****  */
 251:Drivers/CMSIS/core_cmInstr.h **** #define __USAT                            __usat
 252:Drivers/CMSIS/core_cmInstr.h **** 
 253:Drivers/CMSIS/core_cmInstr.h **** 
 254:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Count leading zeros
 255:Drivers/CMSIS/core_cmInstr.h **** 
 256:Drivers/CMSIS/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:Drivers/CMSIS/core_cmInstr.h **** 
 258:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:Drivers/CMSIS/core_cmInstr.h ****     \return             number of leading zeros in value
 260:Drivers/CMSIS/core_cmInstr.h ****  */
 261:Drivers/CMSIS/core_cmInstr.h **** #define __CLZ                             __clz
 262:Drivers/CMSIS/core_cmInstr.h **** 
 263:Drivers/CMSIS/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:Drivers/CMSIS/core_cmInstr.h **** 
 265:Drivers/CMSIS/core_cmInstr.h **** 
 266:Drivers/CMSIS/core_cmInstr.h **** 
 267:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:Drivers/CMSIS/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:Drivers/CMSIS/core_cmInstr.h **** 
 270:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_iar.h>
 271:Drivers/CMSIS/core_cmInstr.h **** 
 272:Drivers/CMSIS/core_cmInstr.h **** 
 273:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:Drivers/CMSIS/core_cmInstr.h **** /* TI CCS specific functions */
 275:Drivers/CMSIS/core_cmInstr.h **** 
 276:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:Drivers/CMSIS/core_cmInstr.h **** 
 278:Drivers/CMSIS/core_cmInstr.h **** 
 279:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:Drivers/CMSIS/core_cmInstr.h **** /* GNU gcc specific functions */
 281:Drivers/CMSIS/core_cmInstr.h **** 
ARM GAS  /tmp/ccirQXlG.s 			page 16


 282:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
 283:Drivers/CMSIS/core_cmInstr.h **** 
 284:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:Drivers/CMSIS/core_cmInstr.h ****  */
 286:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:Drivers/CMSIS/core_cmInstr.h **** {
 288:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("nop");
 289:Drivers/CMSIS/core_cmInstr.h **** }
 290:Drivers/CMSIS/core_cmInstr.h **** 
 291:Drivers/CMSIS/core_cmInstr.h **** 
 292:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:Drivers/CMSIS/core_cmInstr.h **** 
 294:Drivers/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:Drivers/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
 296:Drivers/CMSIS/core_cmInstr.h ****  */
 297:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 380              		.loc 2 297 57 view .LVU62
 381              	.LBB17:
 298:Drivers/CMSIS/core_cmInstr.h **** {
 299:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfi");
 382              		.loc 2 299 3 view .LVU63
 383              		.syntax unified
 384              	@ 299 "Drivers/CMSIS/core_cmInstr.h" 1
 385 000c 30BF     		wfi
 386              	@ 0 "" 2
 300:Drivers/CMSIS/core_cmInstr.h **** }
 387              		.loc 2 300 1 is_stmt 0 view .LVU64
 388              		.thumb
 389              		.syntax unified
 390 000e 7047     		bx	lr
 391              	.L30:
 392              	.LBE17:
 393              	.LBE16:
 215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     } else {
 216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 394              		.loc 1 216 9 is_stmt 1 view .LVU65
 395              	.LBB18:
 396              	.LBI18:
 301:Drivers/CMSIS/core_cmInstr.h **** 
 302:Drivers/CMSIS/core_cmInstr.h **** 
 303:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
 304:Drivers/CMSIS/core_cmInstr.h **** 
 305:Drivers/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:Drivers/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:Drivers/CMSIS/core_cmInstr.h ****  */
 308:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 397              		.loc 2 308 57 view .LVU66
 398              	.LBB19:
 309:Drivers/CMSIS/core_cmInstr.h **** {
 310:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfe");
 399              		.loc 2 310 3 view .LVU67
 400              		.syntax unified
 401              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 402 0010 20BF     		wfe
 403              	@ 0 "" 2
 404              		.thumb
 405              		.syntax unified
ARM GAS  /tmp/ccirQXlG.s 			page 17


 406              	.LBE19:
 407              	.LBE18:
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 408              		.loc 1 218 1 is_stmt 0 view .LVU68
 409 0012 7047     		bx	lr
 410              	.L33:
 411              		.align	2
 412              	.L32:
 413 0014 00ED00E0 		.word	-536810240
 414              		.cfi_endproc
 415              	.LFE127:
 417              		.section	.text.pmu_to_deepsleepmode,"ax",%progbits
 418              		.align	1
 419              		.global	pmu_to_deepsleepmode
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 424              	pmu_to_deepsleepmode:
 425              	.LVL7:
 426              	.LFB128:
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      PMU work in deep-sleep mode
 222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  ldo
 223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDO_NORMAL: LDO normal work when pmu enter deep-sleep mode
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LDO_LOWPOWER: LDO work at low power mode when pmu enter deep-sleep mode
 225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  lowdrive:
 226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****                 only one parameter can be selected which is shown as below:
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDRIVER_DISABLE: Low-driver mode disable in deep-sleep mode
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_LOWDRIVER_ENABLE: Low-driver mode enable in deep-sleep mode
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  deepsleepmodecmd:
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        WFI_CMD: use WFI command
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        WFE_CMD: use WFE command
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_to_deepsleepmode(uint32_t ldo, uint32_t lowdrive, uint8_t deepsleepmodecmd)
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 427              		.loc 1 236 1 is_stmt 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     static uint32_t reg_snap[4];
 431              		.loc 1 237 5 view .LVU70
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* clear stbmod and ldolp bits */
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~((uint32_t)(PMU_CTL_STBMOD | PMU_CTL_LDOLP | PMU_CTL_LDEN | PMU_CTL_LDNP | PMU_CTL_
 432              		.loc 1 239 5 view .LVU71
 433 0000 284B     		ldr	r3, .L40
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     static uint32_t reg_snap[4];
 434              		.loc 1 236 1 is_stmt 0 view .LVU72
 435 0002 30B5     		push	{r4, r5, lr}
 436              	.LCFI2:
 437              		.cfi_def_cfa_offset 12
 438              		.cfi_offset 4, -12
 439              		.cfi_offset 5, -8
 440              		.cfi_offset 14, -4
ARM GAS  /tmp/ccirQXlG.s 			page 18


 441              		.loc 1 239 5 view .LVU73
 442 0004 1D68     		ldr	r5, [r3]
 443              		.loc 1 239 13 view .LVU74
 444 0006 284C     		ldr	r4, .L40+4
 445 0008 2C40     		ands	r4, r4, r5
 446 000a 1C60     		str	r4, [r3]
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set ldolp bit according to pmu_ldo */
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= ldo;
 447              		.loc 1 242 5 is_stmt 1 view .LVU75
 448 000c 1C68     		ldr	r4, [r3]
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* configure low drive mode in deep-sleep mode */
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     if(PMU_LOWDRIVER_ENABLE == lowdrive) {
 449              		.loc 1 245 7 is_stmt 0 view .LVU76
 450 000e B1F5402F 		cmp	r1, #786432
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 451              		.loc 1 242 13 view .LVU77
 452 0012 44EA0004 		orr	r4, r4, r0
 453 0016 1C60     		str	r4, [r3]
 454              		.loc 1 245 5 is_stmt 1 view .LVU78
 455              		.loc 1 245 7 is_stmt 0 view .LVU79
 456 0018 07D1     		bne	.L35
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         if(PMU_LDO_NORMAL == ldo) {
 457              		.loc 1 246 9 is_stmt 1 view .LVU80
 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 458              		.loc 1 247 13 is_stmt 0 view .LVU81
 459 001a 1968     		ldr	r1, [r3]
 460              	.LVL8:
 461              		.loc 1 247 21 view .LVU82
 462 001c 41F44021 		orr	r1, r1, #786432
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         if(PMU_LDO_NORMAL == ldo) {
 463              		.loc 1 246 11 view .LVU83
 464 0020 0028     		cmp	r0, #0
 465 0022 38D1     		bne	.L36
 466              		.loc 1 247 13 is_stmt 1 view .LVU84
 467              		.loc 1 247 21 is_stmt 0 view .LVU85
 468 0024 41F40061 		orr	r1, r1, #2048
 469              	.L39:
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         } else {
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDLP);
 470              		.loc 1 249 21 view .LVU86
 471 0028 1960     		str	r1, [r3]
 472              	.L35:
 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         }
 251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 473              		.loc 1 253 5 is_stmt 1 view .LVU87
 474              		.loc 1 253 8 is_stmt 0 view .LVU88
 475 002a 2049     		ldr	r1, .L40+8
 476 002c 0B69     		ldr	r3, [r1, #16]
 477              		.loc 1 253 14 view .LVU89
 478 002e 43F00403 		orr	r3, r3, #4
 479 0032 0B61     		str	r3, [r1, #16]
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     reg_snap[0] = REG32(0xE000E010U);
ARM GAS  /tmp/ccirQXlG.s 			page 19


 480              		.loc 1 255 5 is_stmt 1 view .LVU90
 481              		.loc 1 255 19 is_stmt 0 view .LVU91
 482 0034 4FF0E023 		mov	r3, #-536813568
 483              		.loc 1 255 17 view .LVU92
 484 0038 1D49     		ldr	r1, .L40+12
 485              		.loc 1 255 19 view .LVU93
 486 003a 1869     		ldr	r0, [r3, #16]
 487              	.LVL9:
 488              		.loc 1 255 17 view .LVU94
 489 003c 0860     		str	r0, [r1]
 256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 490              		.loc 1 256 5 is_stmt 1 view .LVU95
 491              		.loc 1 256 19 is_stmt 0 view .LVU96
 492 003e D3F80001 		ldr	r0, [r3, #256]
 493              		.loc 1 256 17 view .LVU97
 494 0042 4860     		str	r0, [r1, #4]
 257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     reg_snap[2] = REG32(0xE000E104U);
 495              		.loc 1 257 5 is_stmt 1 view .LVU98
 496              		.loc 1 257 19 is_stmt 0 view .LVU99
 497 0044 D3F80401 		ldr	r0, [r3, #260]
 498              		.loc 1 257 17 view .LVU100
 499 0048 8860     		str	r0, [r1, #8]
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     reg_snap[3] = REG32(0xE000E108U);
 500              		.loc 1 258 5 is_stmt 1 view .LVU101
 501              		.loc 1 258 19 is_stmt 0 view .LVU102
 502 004a D3F80801 		ldr	r0, [r3, #264]
 503              		.loc 1 258 17 view .LVU103
 504 004e C860     		str	r0, [r1, #12]
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
 505              		.loc 1 260 5 is_stmt 1 view .LVU104
 506 0050 1C69     		ldr	r4, [r3, #16]
 507              		.loc 1 260 24 is_stmt 0 view .LVU105
 508 0052 1848     		ldr	r0, .L40+16
 509 0054 2040     		ands	r0, r0, r4
 510 0056 1861     		str	r0, [r3, #16]
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFF7FF831U;
 511              		.loc 1 261 5 is_stmt 1 view .LVU106
 512              		.loc 1 261 25 is_stmt 0 view .LVU107
 513 0058 1748     		ldr	r0, .L40+20
 514 005a C3F88001 		str	r0, [r3, #384]
 262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XBFFFF8FFU;
 515              		.loc 1 262 5 is_stmt 1 view .LVU108
 516              		.loc 1 262 25 is_stmt 0 view .LVU109
 517 005e 1748     		ldr	r0, .L40+24
 518 0060 C3F88401 		str	r0, [r3, #388]
 263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFEFFFU;
 519              		.loc 1 263 5 is_stmt 1 view .LVU110
 520              		.loc 1 263 25 is_stmt 0 view .LVU111
 521 0064 6FF48050 		mvn	r0, #4096
 522 0068 C3F88801 		str	r0, [r3, #392]
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* select WFI or WFE command to enter deep-sleep mode */
 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     if(WFI_CMD == deepsleepmodecmd) {
 523              		.loc 1 266 5 is_stmt 1 view .LVU112
 524              		.loc 1 266 7 is_stmt 0 view .LVU113
 525 006c B2B9     		cbnz	r2, .L37
ARM GAS  /tmp/ccirQXlG.s 			page 20


 267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFI();
 526              		.loc 1 267 9 is_stmt 1 view .LVU114
 527              	.LBB20:
 528              	.LBI20:
 297:Drivers/CMSIS/core_cmInstr.h **** {
 529              		.loc 2 297 57 view .LVU115
 530              	.LBB21:
 299:Drivers/CMSIS/core_cmInstr.h **** }
 531              		.loc 2 299 3 view .LVU116
 532              		.syntax unified
 533              	@ 299 "Drivers/CMSIS/core_cmInstr.h" 1
 534 006e 30BF     		wfi
 535              	@ 0 "" 2
 536              		.thumb
 537              		.syntax unified
 538              	.L38:
 539              	.LBE21:
 540              	.LBE20:
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     } else {
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __SEV();
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E010U) = reg_snap[0];
 541              		.loc 1 274 5 view .LVU117
 542              		.loc 1 274 24 is_stmt 0 view .LVU118
 543 0070 4FF0E023 		mov	r3, #-536813568
 544              		.loc 1 274 34 view .LVU119
 545 0074 0A68     		ldr	r2, [r1]
 546              	.LVL10:
 547              		.loc 1 274 24 view .LVU120
 548 0076 1A61     		str	r2, [r3, #16]
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E100U) = reg_snap[1];
 549              		.loc 1 275 5 is_stmt 1 view .LVU121
 550              		.loc 1 275 34 is_stmt 0 view .LVU122
 551 0078 4A68     		ldr	r2, [r1, #4]
 552              		.loc 1 275 24 view .LVU123
 553 007a C3F80021 		str	r2, [r3, #256]
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E104U) = reg_snap[2];
 554              		.loc 1 276 5 is_stmt 1 view .LVU124
 555              		.loc 1 276 34 is_stmt 0 view .LVU125
 556 007e 8A68     		ldr	r2, [r1, #8]
 557              		.loc 1 276 24 view .LVU126
 558 0080 C3F80421 		str	r2, [r3, #260]
 277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E108U) = reg_snap[3];
 559              		.loc 1 277 5 is_stmt 1 view .LVU127
 560              		.loc 1 277 34 is_stmt 0 view .LVU128
 561 0084 CA68     		ldr	r2, [r1, #12]
 562              		.loc 1 277 24 view .LVU129
 563 0086 C3F80821 		str	r2, [r3, #264]
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* reset sleepdeep bit of Cortex-M4 system control register */
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 564              		.loc 1 280 5 is_stmt 1 view .LVU130
 565              		.loc 1 280 8 is_stmt 0 view .LVU131
 566 008a 084A     		ldr	r2, .L40+8
ARM GAS  /tmp/ccirQXlG.s 			page 21


 567 008c 1369     		ldr	r3, [r2, #16]
 568              		.loc 1 280 14 view .LVU132
 569 008e 23F00403 		bic	r3, r3, #4
 570 0092 1361     		str	r3, [r2, #16]
 281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 571              		.loc 1 281 1 view .LVU133
 572 0094 30BD     		pop	{r4, r5, pc}
 573              	.LVL11:
 574              	.L36:
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         }
 575              		.loc 1 249 13 is_stmt 1 view .LVU134
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         }
 576              		.loc 1 249 21 is_stmt 0 view .LVU135
 577 0096 41F48061 		orr	r1, r1, #1024
 578 009a C5E7     		b	.L39
 579              	.LVL12:
 580              	.L37:
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 581              		.loc 1 269 9 is_stmt 1 view .LVU136
 582              	.LBB22:
 583              	.LBI22:
 311:Drivers/CMSIS/core_cmInstr.h **** }
 312:Drivers/CMSIS/core_cmInstr.h **** 
 313:Drivers/CMSIS/core_cmInstr.h **** 
 314:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Send Event
 315:Drivers/CMSIS/core_cmInstr.h **** 
 316:Drivers/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:Drivers/CMSIS/core_cmInstr.h ****  */
 318:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 584              		.loc 2 318 57 view .LVU137
 585              	.LBB23:
 319:Drivers/CMSIS/core_cmInstr.h **** {
 320:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("sev");
 586              		.loc 2 320 3 view .LVU138
 587              		.syntax unified
 588              	@ 320 "Drivers/CMSIS/core_cmInstr.h" 1
 589 009c 40BF     		sev
 590              	@ 0 "" 2
 591              		.thumb
 592              		.syntax unified
 593              	.LBE23:
 594              	.LBE22:
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         __WFE();
 595              		.loc 1 270 9 view .LVU139
 596              	.LBB24:
 597              	.LBI24:
 308:Drivers/CMSIS/core_cmInstr.h **** {
 598              		.loc 2 308 57 view .LVU140
 599              	.LBB25:
 310:Drivers/CMSIS/core_cmInstr.h **** }
 600              		.loc 2 310 3 view .LVU141
 601              		.syntax unified
 602              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 603 009e 20BF     		wfe
 604              	@ 0 "" 2
 605              		.thumb
 606              		.syntax unified
ARM GAS  /tmp/ccirQXlG.s 			page 22


 607              	.LBE25:
 608              	.LBE24:
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 609              		.loc 1 271 9 view .LVU142
 610              	.LBB26:
 611              	.LBI26:
 308:Drivers/CMSIS/core_cmInstr.h **** {
 612              		.loc 2 308 57 view .LVU143
 613              	.LBB27:
 310:Drivers/CMSIS/core_cmInstr.h **** }
 614              		.loc 2 310 3 view .LVU144
 615              		.syntax unified
 616              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 617 00a0 20BF     		wfe
 618              	@ 0 "" 2
 311:Drivers/CMSIS/core_cmInstr.h **** 
 619              		.loc 2 311 1 is_stmt 0 view .LVU145
 620              		.thumb
 621              		.syntax unified
 622 00a2 E5E7     		b	.L38
 623              	.L41:
 624              		.align	2
 625              	.L40:
 626 00a4 00700040 		.word	1073770496
 627 00a8 FCF3F3FF 		.word	-789508
 628 00ac 00ED00E0 		.word	-536810240
 629 00b0 00000000 		.word	reg_snap.0
 630 00b4 04000100 		.word	65540
 631 00b8 31F87FFF 		.word	-8390607
 632 00bc FFF8FFBF 		.word	-1073743617
 633              	.LBE27:
 634              	.LBE26:
 635              		.cfi_endproc
 636              	.LFE128:
 638              		.section	.text.pmu_to_standbymode,"ax",%progbits
 639              		.align	1
 640              		.global	pmu_to_standbymode
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 645              	pmu_to_standbymode:
 646              	.LFB129:
 282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      pmu work in standby mode
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_to_standbymode(void)
 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 647              		.loc 1 290 1 is_stmt 1 view -0
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 0
 650              		@ frame_needed = 0, uses_anonymous_args = 0
 651              		@ link register save eliminated.
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set stbmod bit */
ARM GAS  /tmp/ccirQXlG.s 			page 23


 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_STBMOD;
 652              		.loc 1 292 5 view .LVU147
 653 0000 104B     		ldr	r3, .L43
 654 0002 1A68     		ldr	r2, [r3]
 655              		.loc 1 292 13 is_stmt 0 view .LVU148
 656 0004 42F00202 		orr	r2, r2, #2
 657 0008 1A60     		str	r2, [r3]
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* reset wakeup flag */
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_WURST;
 658              		.loc 1 295 5 is_stmt 1 view .LVU149
 659 000a 1A68     		ldr	r2, [r3]
 660              		.loc 1 295 13 is_stmt 0 view .LVU150
 661 000c 42F00402 		orr	r2, r2, #4
 662 0010 1A60     		str	r2, [r3]
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 663              		.loc 1 298 5 is_stmt 1 view .LVU151
 664              		.loc 1 298 8 is_stmt 0 view .LVU152
 665 0012 0D4A     		ldr	r2, .L43+4
 666 0014 1369     		ldr	r3, [r2, #16]
 667              		.loc 1 298 14 view .LVU153
 668 0016 43F00403 		orr	r3, r3, #4
 669 001a 1361     		str	r3, [r2, #16]
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
 670              		.loc 1 300 5 is_stmt 1 view .LVU154
 671 001c 4FF0E023 		mov	r3, #-536813568
 672              		.loc 1 300 24 is_stmt 0 view .LVU155
 673 0020 0A4A     		ldr	r2, .L43+8
 674              		.loc 1 300 5 view .LVU156
 675 0022 1969     		ldr	r1, [r3, #16]
 676              		.loc 1 300 24 view .LVU157
 677 0024 0A40     		ands	r2, r2, r1
 678 0026 1A61     		str	r2, [r3, #16]
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 679              		.loc 1 301 5 is_stmt 1 view .LVU158
 680              		.loc 1 301 25 is_stmt 0 view .LVU159
 681 0028 6FF00802 		mvn	r2, #8
 682 002c C3F88021 		str	r2, [r3, #384]
 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XFFFFFDFFU;
 683              		.loc 1 302 5 is_stmt 1 view .LVU160
 684              		.loc 1 302 25 is_stmt 0 view .LVU161
 685 0030 6FF40072 		mvn	r2, #512
 686 0034 C3F88421 		str	r2, [r3, #388]
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFFFFFU;
 687              		.loc 1 303 5 is_stmt 1 view .LVU162
 688              		.loc 1 303 25 is_stmt 0 view .LVU163
 689 0038 4FF0FF32 		mov	r2, #-1
 690 003c C3F88821 		str	r2, [r3, #392]
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* select WFI command to enter standby mode */
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     __WFI();
 691              		.loc 1 306 5 is_stmt 1 view .LVU164
 692              	.LBB28:
 693              	.LBI28:
ARM GAS  /tmp/ccirQXlG.s 			page 24


 297:Drivers/CMSIS/core_cmInstr.h **** {
 694              		.loc 2 297 57 view .LVU165
 695              	.LBB29:
 299:Drivers/CMSIS/core_cmInstr.h **** }
 696              		.loc 2 299 3 view .LVU166
 697              		.syntax unified
 698              	@ 299 "Drivers/CMSIS/core_cmInstr.h" 1
 699 0040 30BF     		wfi
 700              	@ 0 "" 2
 701              		.thumb
 702              		.syntax unified
 703              	.LBE29:
 704              	.LBE28:
 307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 705              		.loc 1 307 1 is_stmt 0 view .LVU167
 706 0042 7047     		bx	lr
 707              	.L44:
 708              		.align	2
 709              	.L43:
 710 0044 00700040 		.word	1073770496
 711 0048 00ED00E0 		.word	-536810240
 712 004c 04000100 		.word	65540
 713              		.cfi_endproc
 714              	.LFE129:
 716              		.section	.text.pmu_wakeup_pin_enable,"ax",%progbits
 717              		.align	1
 718              		.global	pmu_wakeup_pin_enable
 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 723              	pmu_wakeup_pin_enable:
 724              	.LFB130:
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      enable PMU wakeup pin
 311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_wakeup_pin_enable(void)
 316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 725              		.loc 1 316 1 is_stmt 1 view -0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CS |= PMU_CS_WUPEN;
 730              		.loc 1 317 5 view .LVU169
 731 0000 024A     		ldr	r2, .L46
 732 0002 5368     		ldr	r3, [r2, #4]
 733              		.loc 1 317 12 is_stmt 0 view .LVU170
 734 0004 43F48073 		orr	r3, r3, #256
 735 0008 5360     		str	r3, [r2, #4]
 318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 736              		.loc 1 318 1 view .LVU171
 737 000a 7047     		bx	lr
 738              	.L47:
ARM GAS  /tmp/ccirQXlG.s 			page 25


 739              		.align	2
 740              	.L46:
 741 000c 00700040 		.word	1073770496
 742              		.cfi_endproc
 743              	.LFE130:
 745              		.section	.text.pmu_wakeup_pin_disable,"ax",%progbits
 746              		.align	1
 747              		.global	pmu_wakeup_pin_disable
 748              		.syntax unified
 749              		.thumb
 750              		.thumb_func
 752              	pmu_wakeup_pin_disable:
 753              	.LFB131:
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable PMU wakeup pin
 322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_wakeup_pin_disable(void)
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 754              		.loc 1 327 1 is_stmt 1 view -0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 0
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 758              		@ link register save eliminated.
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_WUPEN;
 759              		.loc 1 328 5 view .LVU173
 760 0000 024A     		ldr	r2, .L49
 761 0002 5368     		ldr	r3, [r2, #4]
 762              		.loc 1 328 12 is_stmt 0 view .LVU174
 763 0004 23F48073 		bic	r3, r3, #256
 764 0008 5360     		str	r3, [r2, #4]
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 765              		.loc 1 329 1 view .LVU175
 766 000a 7047     		bx	lr
 767              	.L50:
 768              		.align	2
 769              	.L49:
 770 000c 00700040 		.word	1073770496
 771              		.cfi_endproc
 772              	.LFE131:
 774              		.section	.text.pmu_backup_ldo_config,"ax",%progbits
 775              		.align	1
 776              		.global	pmu_backup_ldo_config
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 781              	pmu_backup_ldo_config:
 782              	.LVL13:
 783              	.LFB132:
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      backup SRAM LDO on
 333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  bkp_ldo:
 334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_BLDOON_OFF: backup SRAM LDO closed
ARM GAS  /tmp/ccirQXlG.s 			page 26


 335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_BLDOON_ON: open the backup SRAM LDO
 336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_backup_ldo_config(uint32_t bkp_ldo)
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 784              		.loc 1 340 1 is_stmt 1 view -0
 785              		.cfi_startproc
 786              		@ args = 0, pretend = 0, frame = 0
 787              		@ frame_needed = 0, uses_anonymous_args = 0
 788              		@ link register save eliminated.
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_BLDOON;
 789              		.loc 1 341 5 view .LVU177
 790 0000 044B     		ldr	r3, .L52
 791 0002 5A68     		ldr	r2, [r3, #4]
 792              		.loc 1 341 12 is_stmt 0 view .LVU178
 793 0004 22F40072 		bic	r2, r2, #512
 794 0008 5A60     		str	r2, [r3, #4]
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CS |= bkp_ldo;
 795              		.loc 1 342 5 is_stmt 1 view .LVU179
 796 000a 5A68     		ldr	r2, [r3, #4]
 797              		.loc 1 342 12 is_stmt 0 view .LVU180
 798 000c 0243     		orrs	r2, r2, r0
 799 000e 5A60     		str	r2, [r3, #4]
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 800              		.loc 1 343 1 view .LVU181
 801 0010 7047     		bx	lr
 802              	.L53:
 803 0012 00BF     		.align	2
 804              	.L52:
 805 0014 00700040 		.word	1073770496
 806              		.cfi_endproc
 807              	.LFE132:
 809              		.section	.text.pmu_backup_write_enable,"ax",%progbits
 810              		.align	1
 811              		.global	pmu_backup_write_enable
 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 816              	pmu_backup_write_enable:
 817              	.LFB133:
 344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      enable write access to the registers in backup domain
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_backup_write_enable(void)
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 818              		.loc 1 352 1 is_stmt 1 view -0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 0
 821              		@ frame_needed = 0, uses_anonymous_args = 0
 822              		@ link register save eliminated.
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_BKPWEN;
 823              		.loc 1 353 5 view .LVU183
ARM GAS  /tmp/ccirQXlG.s 			page 27


 824 0000 024A     		ldr	r2, .L55
 825 0002 1368     		ldr	r3, [r2]
 826              		.loc 1 353 13 is_stmt 0 view .LVU184
 827 0004 43F48073 		orr	r3, r3, #256
 828 0008 1360     		str	r3, [r2]
 354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 829              		.loc 1 354 1 view .LVU185
 830 000a 7047     		bx	lr
 831              	.L56:
 832              		.align	2
 833              	.L55:
 834 000c 00700040 		.word	1073770496
 835              		.cfi_endproc
 836              	.LFE133:
 838              		.section	.text.pmu_backup_write_disable,"ax",%progbits
 839              		.align	1
 840              		.global	pmu_backup_write_disable
 841              		.syntax unified
 842              		.thumb
 843              		.thumb_func
 845              	pmu_backup_write_disable:
 846              	.LFB134:
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      disable write access to the registers in backup domain
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  none
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_backup_write_disable(void)
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 847              		.loc 1 363 1 is_stmt 1 view -0
 848              		.cfi_startproc
 849              		@ args = 0, pretend = 0, frame = 0
 850              		@ frame_needed = 0, uses_anonymous_args = 0
 851              		@ link register save eliminated.
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_BKPWEN;
 852              		.loc 1 364 5 view .LVU187
 853 0000 024A     		ldr	r2, .L58
 854 0002 1368     		ldr	r3, [r2]
 855              		.loc 1 364 13 is_stmt 0 view .LVU188
 856 0004 23F48073 		bic	r3, r3, #256
 857 0008 1360     		str	r3, [r2]
 365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 858              		.loc 1 365 1 view .LVU189
 859 000a 7047     		bx	lr
 860              	.L59:
 861              		.align	2
 862              	.L58:
 863 000c 00700040 		.word	1073770496
 864              		.cfi_endproc
 865              	.LFE134:
 867              		.section	.text.pmu_flag_get,"ax",%progbits
 868              		.align	1
 869              		.global	pmu_flag_get
 870              		.syntax unified
 871              		.thumb
ARM GAS  /tmp/ccirQXlG.s 			page 28


 872              		.thumb_func
 874              	pmu_flag_get:
 875              	.LVL14:
 876              	.LFB135:
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      get flag state
 369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  flag:
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_WAKEUP: wakeup flag
 371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_STANDBY: standby flag
 372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LVD: lvd flag
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_BLDORF: backup SRAM LDO ready flag
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LDOVSRF: LDO voltage select ready flag
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_HDRF: high-driver ready flag
 376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_HDSRF: high-driver switch ready flag
 377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LDRF: low-driver mode ready flag
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     FlagStatus: SET or RESET
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** FlagStatus pmu_flag_get(uint32_t flag)
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 877              		.loc 1 382 1 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 0
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 881              		@ link register save eliminated.
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     if(PMU_CS & flag) {
 882              		.loc 1 383 5 view .LVU191
 883              		.loc 1 383 8 is_stmt 0 view .LVU192
 884 0000 034B     		ldr	r3, .L61
 885 0002 5B68     		ldr	r3, [r3, #4]
 886              		.loc 1 383 7 view .LVU193
 887 0004 0342     		tst	r3, r0
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         return SET;
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     } else {
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         return RESET;
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 888              		.loc 1 388 1 view .LVU194
 889 0006 14BF     		ite	ne
 890 0008 0120     		movne	r0, #1
 891              	.LVL15:
 892              		.loc 1 388 1 view .LVU195
 893 000a 0020     		moveq	r0, #0
 894 000c 7047     		bx	lr
 895              	.L62:
 896 000e 00BF     		.align	2
 897              	.L61:
 898 0010 00700040 		.word	1073770496
 899              		.cfi_endproc
 900              	.LFE135:
 902              		.section	.text.pmu_highdriver_switch_select,"ax",%progbits
 903              		.align	1
 904              		.global	pmu_highdriver_switch_select
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
ARM GAS  /tmp/ccirQXlG.s 			page 29


 909              	pmu_highdriver_switch_select:
 910              	.LVL16:
 911              	.LFB122:
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 912              		.loc 1 141 1 is_stmt 1 view -0
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 0
 915              		@ frame_needed = 0, uses_anonymous_args = 0
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 916              		.loc 1 141 1 is_stmt 0 view .LVU197
 917 0000 08B5     		push	{r3, lr}
 918              	.LCFI3:
 919              		.cfi_def_cfa_offset 8
 920              		.cfi_offset 3, -8
 921              		.cfi_offset 14, -4
 922 0002 0146     		mov	r1, r0
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 923              		.loc 1 143 5 is_stmt 1 view .LVU198
 924              	.LVL17:
 925              	.L64:
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDS;
 926              		.loc 1 144 5 discriminator 1 view .LVU199
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 927              		.loc 1 143 15 discriminator 1 view .LVU200
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 928              		.loc 1 143 18 is_stmt 0 discriminator 1 view .LVU201
 929 0004 4FF48030 		mov	r0, #65536
 930 0008 FFF7FEFF 		bl	pmu_flag_get
 931              	.LVL18:
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 932              		.loc 1 143 15 discriminator 1 view .LVU202
 933 000c 0128     		cmp	r0, #1
 934 000e F9D1     		bne	.L64
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 935              		.loc 1 145 5 is_stmt 1 view .LVU203
 936 0010 044B     		ldr	r3, .L66
 937 0012 1A68     		ldr	r2, [r3]
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 938              		.loc 1 145 13 is_stmt 0 view .LVU204
 939 0014 22F40032 		bic	r2, r2, #131072
 940 0018 1A60     		str	r2, [r3]
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 941              		.loc 1 146 5 is_stmt 1 view .LVU205
 942 001a 1A68     		ldr	r2, [r3]
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 943              		.loc 1 146 13 is_stmt 0 view .LVU206
 944 001c 0A43     		orrs	r2, r2, r1
 945 001e 1A60     		str	r2, [r3]
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 946              		.loc 1 147 1 view .LVU207
 947 0020 08BD     		pop	{r3, pc}
 948              	.L67:
 949 0022 00BF     		.align	2
 950              	.L66:
 951 0024 00700040 		.word	1073770496
 952              		.cfi_endproc
 953              	.LFE122:
ARM GAS  /tmp/ccirQXlG.s 			page 30


 955              		.section	.text.pmu_flag_clear,"ax",%progbits
 956              		.align	1
 957              		.global	pmu_flag_clear
 958              		.syntax unified
 959              		.thumb
 960              		.thumb_func
 962              	pmu_flag_clear:
 963              	.LVL19:
 964              	.LFB136:
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** 
 390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** /*!
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \brief      clear flag bit
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[in]  flag:
 393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_RESET_WAKEUP: reset wakeup flag
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_RESET_STANDBY: reset standby flag
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \param[out] none
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     \retval     none
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** */
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** void pmu_flag_clear(uint32_t flag)
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** {
 965              		.loc 1 399 1 is_stmt 1 view -0
 966              		.cfi_startproc
 967              		@ args = 0, pretend = 0, frame = 0
 968              		@ frame_needed = 0, uses_anonymous_args = 0
 969              		@ link register save eliminated.
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     switch(flag) {
 970              		.loc 1 400 5 view .LVU209
 971 0000 10B1     		cbz	r0, .L69
 972 0002 0128     		cmp	r0, #1
 973 0004 06D0     		beq	.L70
 974 0006 7047     		bx	lr
 975              	.L69:
 401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     case PMU_FLAG_RESET_WAKEUP:
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         /* reset wakeup flag */
 403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         PMU_CTL |= PMU_CTL_WURST;
 976              		.loc 1 403 9 view .LVU210
 977 0008 054A     		ldr	r2, .L73
 978 000a 1368     		ldr	r3, [r2]
 979              		.loc 1 403 17 is_stmt 0 view .LVU211
 980 000c 43F00403 		orr	r3, r3, #4
 981              	.L72:
 404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         break;
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     case PMU_FLAG_RESET_STANDBY:
 406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         /* reset standby flag */
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         PMU_CTL |= PMU_CTL_STBRST;
 982              		.loc 1 407 17 view .LVU212
 983 0010 1360     		str	r3, [r2]
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         break;
 984              		.loc 1 408 9 is_stmt 1 view .LVU213
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     default :
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         break;
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****     }
 412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c **** }
 985              		.loc 1 412 1 is_stmt 0 view .LVU214
 986 0012 7047     		bx	lr
 987              	.L70:
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         break;
ARM GAS  /tmp/ccirQXlG.s 			page 31


 988              		.loc 1 407 9 is_stmt 1 view .LVU215
 989 0014 024A     		ldr	r2, .L73
 990 0016 1368     		ldr	r3, [r2]
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_pmu.c ****         break;
 991              		.loc 1 407 17 is_stmt 0 view .LVU216
 992 0018 43F00803 		orr	r3, r3, #8
 993 001c F8E7     		b	.L72
 994              	.L74:
 995 001e 00BF     		.align	2
 996              	.L73:
 997 0020 00700040 		.word	1073770496
 998              		.cfi_endproc
 999              	.LFE136:
 1001              		.section	.bss.reg_snap.0,"aw",%nobits
 1002              		.align	2
 1005              	reg_snap.0:
 1006 0000 00000000 		.space	16
 1006      00000000 
 1006      00000000 
 1006      00000000 
 1007              		.text
 1008              	.Letext0:
 1009              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1010              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1011              		.file 5 "Drivers/CMSIS/core_cm4.h"
 1012              		.file 6 "Drivers/CMSIS/Include/gd32f4xx.h"
 1013              		.file 7 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
ARM GAS  /tmp/ccirQXlG.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_pmu.c
     /tmp/ccirQXlG.s:19     .text.pmu_deinit:0000000000000000 $t
     /tmp/ccirQXlG.s:25     .text.pmu_deinit:0000000000000000 pmu_deinit
     /tmp/ccirQXlG.s:57     .text.pmu_lvd_select:0000000000000000 $t
     /tmp/ccirQXlG.s:63     .text.pmu_lvd_select:0000000000000000 pmu_lvd_select
     /tmp/ccirQXlG.s:97     .text.pmu_lvd_select:0000000000000024 $d
     /tmp/ccirQXlG.s:102    .text.pmu_lvd_disable:0000000000000000 $t
     /tmp/ccirQXlG.s:108    .text.pmu_lvd_disable:0000000000000000 pmu_lvd_disable
     /tmp/ccirQXlG.s:126    .text.pmu_lvd_disable:000000000000000c $d
     /tmp/ccirQXlG.s:131    .text.pmu_ldo_output_select:0000000000000000 $t
     /tmp/ccirQXlG.s:137    .text.pmu_ldo_output_select:0000000000000000 pmu_ldo_output_select
     /tmp/ccirQXlG.s:161    .text.pmu_ldo_output_select:0000000000000014 $d
     /tmp/ccirQXlG.s:166    .text.pmu_highdriver_mode_enable:0000000000000000 $t
     /tmp/ccirQXlG.s:172    .text.pmu_highdriver_mode_enable:0000000000000000 pmu_highdriver_mode_enable
     /tmp/ccirQXlG.s:190    .text.pmu_highdriver_mode_enable:000000000000000c $d
     /tmp/ccirQXlG.s:195    .text.pmu_highdriver_mode_disable:0000000000000000 $t
     /tmp/ccirQXlG.s:201    .text.pmu_highdriver_mode_disable:0000000000000000 pmu_highdriver_mode_disable
     /tmp/ccirQXlG.s:219    .text.pmu_highdriver_mode_disable:000000000000000c $d
     /tmp/ccirQXlG.s:224    .text.pmu_lowdriver_mode_enable:0000000000000000 $t
     /tmp/ccirQXlG.s:230    .text.pmu_lowdriver_mode_enable:0000000000000000 pmu_lowdriver_mode_enable
     /tmp/ccirQXlG.s:248    .text.pmu_lowdriver_mode_enable:000000000000000c $d
     /tmp/ccirQXlG.s:253    .text.pmu_lowdriver_mode_disable:0000000000000000 $t
     /tmp/ccirQXlG.s:259    .text.pmu_lowdriver_mode_disable:0000000000000000 pmu_lowdriver_mode_disable
     /tmp/ccirQXlG.s:277    .text.pmu_lowdriver_mode_disable:000000000000000c $d
     /tmp/ccirQXlG.s:282    .text.pmu_lowpower_driver_config:0000000000000000 $t
     /tmp/ccirQXlG.s:288    .text.pmu_lowpower_driver_config:0000000000000000 pmu_lowpower_driver_config
     /tmp/ccirQXlG.s:312    .text.pmu_lowpower_driver_config:0000000000000014 $d
     /tmp/ccirQXlG.s:317    .text.pmu_normalpower_driver_config:0000000000000000 $t
     /tmp/ccirQXlG.s:323    .text.pmu_normalpower_driver_config:0000000000000000 pmu_normalpower_driver_config
     /tmp/ccirQXlG.s:347    .text.pmu_normalpower_driver_config:0000000000000014 $d
     /tmp/ccirQXlG.s:352    .text.pmu_to_sleepmode:0000000000000000 $t
     /tmp/ccirQXlG.s:358    .text.pmu_to_sleepmode:0000000000000000 pmu_to_sleepmode
     /tmp/ccirQXlG.s:413    .text.pmu_to_sleepmode:0000000000000014 $d
     /tmp/ccirQXlG.s:418    .text.pmu_to_deepsleepmode:0000000000000000 $t
     /tmp/ccirQXlG.s:424    .text.pmu_to_deepsleepmode:0000000000000000 pmu_to_deepsleepmode
     /tmp/ccirQXlG.s:626    .text.pmu_to_deepsleepmode:00000000000000a4 $d
     /tmp/ccirQXlG.s:1005   .bss.reg_snap.0:0000000000000000 reg_snap.0
     /tmp/ccirQXlG.s:639    .text.pmu_to_standbymode:0000000000000000 $t
     /tmp/ccirQXlG.s:645    .text.pmu_to_standbymode:0000000000000000 pmu_to_standbymode
     /tmp/ccirQXlG.s:710    .text.pmu_to_standbymode:0000000000000044 $d
     /tmp/ccirQXlG.s:717    .text.pmu_wakeup_pin_enable:0000000000000000 $t
     /tmp/ccirQXlG.s:723    .text.pmu_wakeup_pin_enable:0000000000000000 pmu_wakeup_pin_enable
     /tmp/ccirQXlG.s:741    .text.pmu_wakeup_pin_enable:000000000000000c $d
     /tmp/ccirQXlG.s:746    .text.pmu_wakeup_pin_disable:0000000000000000 $t
     /tmp/ccirQXlG.s:752    .text.pmu_wakeup_pin_disable:0000000000000000 pmu_wakeup_pin_disable
     /tmp/ccirQXlG.s:770    .text.pmu_wakeup_pin_disable:000000000000000c $d
     /tmp/ccirQXlG.s:775    .text.pmu_backup_ldo_config:0000000000000000 $t
     /tmp/ccirQXlG.s:781    .text.pmu_backup_ldo_config:0000000000000000 pmu_backup_ldo_config
     /tmp/ccirQXlG.s:805    .text.pmu_backup_ldo_config:0000000000000014 $d
     /tmp/ccirQXlG.s:810    .text.pmu_backup_write_enable:0000000000000000 $t
     /tmp/ccirQXlG.s:816    .text.pmu_backup_write_enable:0000000000000000 pmu_backup_write_enable
     /tmp/ccirQXlG.s:834    .text.pmu_backup_write_enable:000000000000000c $d
     /tmp/ccirQXlG.s:839    .text.pmu_backup_write_disable:0000000000000000 $t
     /tmp/ccirQXlG.s:845    .text.pmu_backup_write_disable:0000000000000000 pmu_backup_write_disable
     /tmp/ccirQXlG.s:863    .text.pmu_backup_write_disable:000000000000000c $d
     /tmp/ccirQXlG.s:868    .text.pmu_flag_get:0000000000000000 $t
ARM GAS  /tmp/ccirQXlG.s 			page 33


     /tmp/ccirQXlG.s:874    .text.pmu_flag_get:0000000000000000 pmu_flag_get
     /tmp/ccirQXlG.s:898    .text.pmu_flag_get:0000000000000010 $d
     /tmp/ccirQXlG.s:903    .text.pmu_highdriver_switch_select:0000000000000000 $t
     /tmp/ccirQXlG.s:909    .text.pmu_highdriver_switch_select:0000000000000000 pmu_highdriver_switch_select
     /tmp/ccirQXlG.s:951    .text.pmu_highdriver_switch_select:0000000000000024 $d
     /tmp/ccirQXlG.s:956    .text.pmu_flag_clear:0000000000000000 $t
     /tmp/ccirQXlG.s:962    .text.pmu_flag_clear:0000000000000000 pmu_flag_clear
     /tmp/ccirQXlG.s:997    .text.pmu_flag_clear:0000000000000020 $d
     /tmp/ccirQXlG.s:1002   .bss.reg_snap.0:0000000000000000 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
