{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"0.249226",
   "Default View_TopLeft":"-654,963",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 3 and ports that are currently masked with VCC to apply backpressure to DMA and ADC",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x 0 -y 2880 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 14 -x 5350 -y 2750 -defaultsOSRD
preplace port GPIO0 -pg 1 -lvl 14 -x 5350 -y 1610 -defaultsOSRD
preplace port GPIO1 -pg 1 -lvl 14 -x 5350 -y 1630 -defaultsOSRD
preplace port I2C -pg 1 -lvl 14 -x 5350 -y 2320 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 14 -x 5350 -y 1790 -defaultsOSRD
preplace port I2S -pg 1 -lvl 14 -x 5350 -y 2140 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 14 -x 5350 -y 3210 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x 0 -y 2240 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 14 -x 5350 -y 2860 -defaultsOSRD
preplace port DDR3_CLK_IN -pg 1 -lvl 0 -x 0 -y 3250 -defaultsOSRD
preplace port port-id_RESETn -pg 1 -lvl 0 -x 0 -y 3030 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 14 -x 5350 -y 60 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 14 -x 5350 -y 80 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 14 -x 5350 -y 120 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 14 -x 5350 -y 140 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x 0 -y 3050 -defaultsOSRD
preplace port port-id_I2S_BCLK_IN -pg 1 -lvl 0 -x 0 -y 2960 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 14 -x 5350 -y 100 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 14 -x 5350 -y 1850 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 14 -x 5350 -y 2940 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 14 -x 5350 -y 1870 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 14 -x 5350 -y 2880 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 11 -x 4360 -y 2410 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 12 -x 4760 -y 2130 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 2 -x 550 -y 1140 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 12 -x 4760 -y 3280 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 6 -x 2250 -y 3360 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 12 -x 4760 -y 3040 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 3 -x 960 -y 1000 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 5 -x 1860 -y 1080 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 4 -x 1390 -y 970 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 1 -x 180 -y 1290 -swap {1 0 2} -defaultsOSRD
preplace inst ext_reset_combiner -pg 1 -lvl 5 -x 1860 -y 3040 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 10 -x 3870 -y 2200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 23} -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 2 -x 550 -y 1680 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 13 -x 5150 -y 1910 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 13 -x 5150 -y 2940 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 10 -x 3870 -y 390 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -x 3870 -y 2410 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 4 -x 1390 -y 1600 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 4 -x 1390 -y 1330 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 4 -x 1390 -y 2360 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 12 -x 4760 -y 1630 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 12 -x 4760 -y 2340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 5 -x 1860 -y 2510 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 7 -x 2680 -y 2550 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 9 -x 3390 -y 1850 -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 6 -x 2250 -y 2790 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 8 -x 3000 -y 2440 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 12 -x 4760 -y 1860 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 12 -x 4760 -y 2870 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 5 -x 1860 -y 2880 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 4 -x 1390 -y 1850 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 180 -y 1070 -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 4 -x 1390 -y 1110 -defaultsOSRD
preplace inst logic_and_1 -pg 1 -lvl 6 -x 2250 -y 1320 -defaultsOSRD
preplace inst SOFT_RESET -pg 1 -lvl 4 -x 1390 -y 3310 -defaultsOSRD
preplace inst rst_mig_7series_0_10M -pg 1 -lvl 13 -x 5150 -y 3440 -defaultsOSRD
preplace inst int_reset_combiner -pg 1 -lvl 5 -x 1860 -y 3320 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 4 -x 1390 -y 2530 -defaultsOSRD
preplace inst irq_concat_1 -pg 1 -lvl 3 -x 960 -y 1910 -defaultsOSRD
preplace inst GND_2 -pg 1 -lvl 2 -x 550 -y 1950 -defaultsOSRD
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 4 8 1600 2950 NJ 2950 2470J 3030 NJ 3030 NJ 3030 NJ 3030 NJ 3030 4490J
preplace netloc GND_0_dout 1 1 13 400 1890 760 1810 1150J 2130 NJ 2130 2040 2260 NJ 2260 NJ 2260 NJ 2260 3590 2060 NJ 2060 4540J 2000 4970 1850 5330
preplace netloc GND_1_dout 1 13 1 NJ 2940
preplace netloc PCIe_RESETn_1 1 0 5 NJ 3050 NJ 3050 NJ 3050 NJ 3050 NJ
preplace netloc RESETn_1 1 0 5 NJ 3030 NJ 3030 NJ 3030 NJ 3030 NJ
preplace netloc RXCLK_1 1 0 10 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ
preplace netloc RXDATA_1 1 0 10 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ
preplace netloc RXFRAME_1 1 0 10 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc VCC_0_dout 1 1 12 360 1210 710J 1180 1180 1180 1640J 1270 2070 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 4960
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 3 7 1120 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 5 5 2040 470 NJ 470 NJ 470 NJ 470 NJ
preplace netloc ad9361_dac_unpacker_s_axis_ready 1 4 2 1690 1330 NJ
preplace netloc axi_ad9361_0_adc_data_i0 1 2 9 800 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 4110
preplace netloc axi_ad9361_0_adc_data_i1 1 2 9 770 1190 NJ 1190 1670J 1230 2020J 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 4120
preplace netloc axi_ad9361_0_adc_data_q0 1 2 9 760 1200 NJ 1200 1650J 1240 2040J 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 4160
preplace netloc axi_ad9361_0_adc_data_q1 1 2 9 780 1210 NJ 1210 1630J 1250 2050J 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 4130
preplace netloc axi_ad9361_0_adc_enable_i0 1 2 9 730 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 4230
preplace netloc axi_ad9361_0_adc_enable_i1 1 2 9 740 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 4200
preplace netloc axi_ad9361_0_adc_enable_q0 1 2 9 720 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 4220
preplace netloc axi_ad9361_0_adc_enable_q1 1 2 9 750 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 4170
preplace netloc axi_ad9361_0_adc_valid_i0 1 0 11 30 1220 330J 1230 NJ 1230 1130J 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 4150
preplace netloc axi_ad9361_0_adc_valid_i1 1 0 11 20 1210 340J 1220 NJ 1220 NJ 1220 1620J 1260 2030J 1210 NJ 1210 NJ 1210 NJ 1210 NJ 1210 4140
preplace netloc axi_ad9361_0_dac_enable_i0 1 4 7 1670 790 NJ 790 NJ 790 NJ 790 NJ 790 NJ 790 4080
preplace netloc axi_ad9361_0_dac_enable_i1 1 4 7 1660 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 4060
preplace netloc axi_ad9361_0_dac_enable_q0 1 4 7 1700 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 4070
preplace netloc axi_ad9361_0_dac_enable_q1 1 4 7 1680 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 4050
preplace netloc axi_ad9361_0_dac_valid_i0 1 3 8 1200 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 4100
preplace netloc axi_ad9361_0_dac_valid_i1 1 3 8 1210 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 4090
preplace netloc axi_ad9361_0_enable 1 10 4 NJ 120 NJ 120 NJ 120 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 1 10 370 820 NJ 820 NJ 820 1640J 850 NJ 850 NJ 850 NJ 850 NJ 850 NJ 850 4190
preplace netloc axi_ad9361_0_l_clk 1 2 9 800 1170 1170 860 1640 860 NJ 860 NJ 860 NJ 860 NJ 860 3580 860 4180
preplace netloc axi_ad9361_0_rst 1 2 9 790 1160 1140J 1040 1650 930 NJ 930 NJ 930 NJ 930 NJ 930 NJ 930 4210
preplace netloc axi_ad9361_0_tx_clk_out 1 10 4 NJ 60 NJ 60 NJ 60 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 10 4 NJ 100 NJ 100 NJ 100 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 10 4 NJ 80 NJ 80 NJ 80 NJ
preplace netloc axi_ad9361_0_txnrx 1 10 4 NJ 140 NJ 140 NJ 140 NJ
preplace netloc axi_dmac_i2s_rx_irq 1 1 4 370 2140 NJ 2140 NJ 2140 1550
preplace netloc axi_dmac_i2s_tx_irq 1 1 4 380 2150 NJ 2150 NJ 2150 1550
preplace netloc axi_dmac_rf_rx_irq 1 1 4 390 1460 NJ 1460 1120J 1720 1550
preplace netloc axi_dmac_rf_tx_irq 1 1 4 400 1470 710J 1730 NJ 1730 1580
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 3 2 1230 1460 1550
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 12 380 1240 NJ 1240 1150J 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 4970
preplace netloc axi_iic_0_iic2intc_irpt 1 1 12 330 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 2470J 2220 NJ 2220 3150J 2290 3570J 2490 NJ 2490 NJ 2490 4940
preplace netloc axi_pcie_0_axi_aclk_out 1 3 9 1180 2220 1660 2220 NJ 2220 2440 2340 2850 2340 3170 1490 3650 1770 NJ 1770 4550
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 6 3 2460J 2150 NJ 2150 3220
preplace netloc axi_pcie_0_interrupt_out 1 1 6 340 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 2440
preplace netloc axi_pcie_0_mmcm_lock 1 6 6 2500 3020 NJ 3020 NJ 3020 NJ 3020 NJ 3020 NJ
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 12 350 2160 NJ 2160 NJ 2160 NJ 2160 2060J 2350 NJ 2350 NJ 2350 NJ 2350 3540J 2500 NJ 2500 NJ 2500 4960
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 1 12 360 2970 NJ 2970 NJ 2970 NJ 2970 NJ 2970 2520J 2770 NJ 2770 NJ 2770 NJ 2770 NJ 2770 NJ 2770 4940
preplace netloc clk_wiz_0_delay_ref_clk 1 9 4 3690 3310 NJ 3310 4510 3410 4940
preplace netloc data_clk_i_0_1 1 0 12 20J 2200 NJ 2200 NJ 2200 NJ 2200 NJ 2200 NJ 2200 2480J 2210 NJ 2210 3180J 2250 3620J 2070 NJ 2070 4540J
preplace netloc int_reset_combiner_Res 1 5 8 2020 3460 NJ 3460 NJ 3460 NJ 3460 NJ 3460 NJ 3460 NJ 3460 4970
preplace netloc logic_and_0_Res 1 2 1 710 1080n
preplace netloc logic_and_1_Res 1 4 3 1640 1280 2060J 1250 2530
preplace netloc logic_and_2_Res 1 4 1 1620 1030n
preplace netloc logic_or_0_Res 1 1 1 350 1150n
preplace netloc mig_7series_0_mmcm_locked 1 5 8 2050 3470 NJ 3470 NJ 3470 NJ 3470 NJ 3470 NJ 3470 NJ 3470 4960
preplace netloc mig_7series_0_ui_addn_clk_2 1 12 1 4970 3310n
preplace netloc mig_7series_0_ui_clk 1 5 8 2060 3150 2530 3150 NJ 3150 NJ 3150 NJ 3150 NJ 3150 NJ 3150 4940
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 9 1700 3140 NJ 3140 NJ 3140 NJ 3140 NJ 3140 NJ 3140 NJ 3140 NJ 3140 4950
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 3 10 1230 2610 1610 2250 2030 2360 2520 2360 2830 2360 3230 2510 NJ 2510 NJ 2510 NJ 2510 4950
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 3 11 1210 2180 NJ 2180 NJ 2180 2500J 2190 NJ 2190 3190J 2270 3660 1830 NJ 1830 4570 2780 4970 2880 NJ
preplace netloc rst_mig_7series_0_166M_interconnect_aresetn 1 6 1 2510 2680n
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 6 6 2530 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 5 1 2050J 2840n
preplace netloc util_upack2_1_fifo_rd_data_0 1 5 5 2020 390 NJ 390 NJ 390 NJ 390 NJ
preplace netloc util_upack2_1_fifo_rd_data_1 1 5 5 2030 410 NJ 410 NJ 410 NJ 410 NJ
preplace netloc util_upack2_1_fifo_rd_data_2 1 5 5 2050 430 NJ 430 NJ 430 NJ 430 NJ
preplace netloc util_upack2_1_fifo_rd_data_3 1 5 5 2070 450 NJ 450 NJ 450 NJ 450 NJ
preplace netloc util_vector_logic_0_Res 1 4 1 1630 970n
preplace netloc util_vector_logic_2_Res 1 5 8 2040 3090 NJ 3090 NJ 3090 NJ 3090 NJ 3090 NJ 3090 4570 3420 NJ
preplace netloc xadc_wiz_0_ip2intc_irpt 1 1 10 390 2170 NJ 2170 NJ 2170 NJ 2170 NJ 2170 2510J 2180 NJ 2180 3160J 2330 NJ 2330 4050
preplace netloc xadc_wiz_0_temp_out 1 10 2 4190 2340 4510J
preplace netloc irq_concat_0_dout 1 2 1 700 1680n
preplace netloc GND_2_dout 1 2 1 NJ 1950
preplace netloc irq_concat_1_dout 1 3 1 1130 1910n
preplace netloc PCIe_REFCLK_1 1 0 5 NJ 2880 NJ 2880 NJ 2880 NJ 2880 NJ
preplace netloc S00_AXI_1 1 4 1 1600 1280n
preplace netloc S01_AXI_1 1 4 1 1590 1590n
preplace netloc SYS_CLK_0_1 1 0 12 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ
preplace netloc Vp_Vn_0_1 1 0 10 NJ 2240 NJ 2240 NJ 2240 1150J 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 3640J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 10 1 NJ 2410
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 4 1 1580 1830n
preplace netloc axi_dmac_i2s_tx_m_axis 1 4 8 1560J 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 3630J 2080 NJ 2080 N
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 4 1 1570 2330n
preplace netloc axi_dmac_rf_tx_m_axis 1 4 1 1610 990n
preplace netloc axi_gpio_0_GPIO 1 12 2 NJ 1610 NJ
preplace netloc axi_gpio_0_GPIO2 1 12 2 NJ 1630 NJ
preplace netloc axi_i2s_adi_0_i2s 1 12 2 NJ 2140 NJ
preplace netloc axi_i2s_adi_0_m_axis 1 3 10 1230 2110 NJ 2110 NJ 2110 2530J 2160 NJ 2160 3210J 2320 NJ 2320 4080J 2350 4520J 2420 4950
preplace netloc axi_iic_0_IIC 1 12 2 NJ 2320 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 2020 2520n
preplace netloc axi_interconnect_1_M00_AXI 1 3 7 1190 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 3550
preplace netloc axi_interconnect_1_M01_AXI 1 3 7 1220 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 3540
preplace netloc axi_interconnect_1_M02_AXI 1 9 1 3560 190n
preplace netloc axi_interconnect_1_M03_AXI 1 9 3 3580 1610 NJ 1610 NJ
preplace netloc axi_interconnect_1_M04_AXI 1 9 3 N 1810 NJ 1810 4560J
preplace netloc axi_interconnect_1_M05_AXI 1 9 3 3550 1820 NJ 1820 4510J
preplace netloc axi_interconnect_1_M06_AXI 1 5 5 2070 2300 NJ 2300 NJ 2300 NJ 2300 3560
preplace netloc axi_mem_interconnect_M00_AXI 1 7 1 2840 2420n
preplace netloc axi_mem_interconnect_M01_AXI 1 7 5 NJ 2550 NJ 2550 3670J 2030 NJ 2030 4530
preplace netloc axi_pcie_0_M_AXI 1 6 1 2480 2440n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 6 8 2450J 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ
preplace netloc axi_pcie_interconnect_M00_AXI 1 5 2 NJ 2500 2430
preplace netloc axi_pcie_interconnect_M02_AXI 1 7 5 NJ 2570 NJ 2570 NJ 2570 NJ 2570 4500
preplace netloc axi_peripheral_interconnect_M07_AXI 1 3 7 1220 2120 NJ 2120 NJ 2120 2520J 2170 NJ 2170 3240J 2220 3550
preplace netloc axi_peripheral_interconnect_M08_AXI 1 3 7 1230 2190 NJ 2190 NJ 2190 2490J 2200 NJ 2200 3220J 2210 3540
preplace netloc axi_peripheral_interconnect_M09_AXI 1 9 3 3680 2040 NJ 2040 4580J
preplace netloc axi_peripheral_interconnect_M10_AXI 1 9 1 3610 1930n
preplace netloc axi_peripheral_interconnect_M11_AXI 1 9 3 3600 2050 NJ 2050 4530J
preplace netloc axi_peripheral_interconnect_M12_AXI 1 9 1 3580 1970n
preplace netloc axi_protocol_convert_1_M_AXI 1 8 1 3200 1550n
preplace netloc axi_quad_spi_0_SPI_0 1 12 2 NJ 1790 NJ
preplace netloc axi_quad_spi_1_SPI_0 1 12 2 NJ 2860 NJ
preplace netloc mig_7series_0_DDR3 1 12 2 NJ 3210 NJ
preplace netloc util_cpack2_0_packed_fifo_wr 1 3 1 1160 990n
preplace netloc S04_AXI_1 1 4 1 1560 2390n
preplace cgraphic comment_0 place top 824 -208 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 180 550 960 1390 1860 2250 2680 3000 3390 3870 4360 4760 5150 5350
pagesize -pg 1 -db -bbox -sgen -220 0 5570 3540
",
   "linecolor_comment_0":"",
   "textcolor_comment_0":""
}
{
   """""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""da_board_cnt""""""""""""""""""""""""":"6",
   """""""""""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""":"23",
   """da_clkrst_cnt""":"5"
}
{
   "/comment_0":"comment_0"
}