*****************************************************************

  Device    [devIOLHP]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/

gate
device devIOLHP : device IOLHP
{
    parameter
    (
        config string CP_CLK_POL0 = "FALSE",
        config string CP_CLK_POL1 = "FALSE",
        config string CP_CLK_POL2 = "FALSE",
        config string CP_CLK_POL3 = "FALSE",
        config string CP_DYN_CLKPOL = "FALSE",
        config string CP_DYN_CLKDIVPOL = "FALSE",
        config string CP_OCLKPOL = "FALSE",
        config string CP_OCLKBPOL = "FALSE",
        config string CP_ISR_POL = "FALSE",
        config string CP_ISR_SYNC = "ASYNC",
        config string CP_ISR_EN = "FALSE",
        config bit CP_INIT_Q0 = 1'b0,
        config bit CP_INIT_Q1 = 1'b0,
        config bit CP_INIT_Q2 = 1'b0,
        config bit CP_INIT_Q3 = 1'b0,
        config string CP_SRVAL_Q0 = "RESET",
        config string CP_SRVAL_Q1 = "RESET",
        config string CP_SRVAL_Q2 = "RESET",
        config string CP_SRVAL_Q3 = "RESET",
        config bit CP_NUM_ICE = 1'b0,
        config string CP_DDRI_EN = "FALSE",
        config string CP_IHSMEM_EN = "FALSE",
        config string CP_LSMEM_EN = "FALSE",
        config string CP_NETWORKING_EN = "FALSE",
        config string CP_DES_DDREN = "FALSE",
        config string CP_DES_SDREN = "FALSE",
        config string CP_ISERDES_MODE = "SDR1TO2",
        config string CP_BITSLIP_EN = "FALSE",
        config string CP_IDFFEN = "FALSE",
        config string CP_ILTHEN = "FALSE",
        config string CP_MASTER = "MASTER",
        config string CP_SAMEPIPELINE_EN = "FALSE",
        config string CP_IOPPOSITE_EN = "FALSE",
        config string CP_ISAME_EN = "FALSE",
        config string CP_OVERSAMPLE_EN = "FALSE",
        config string CP_IFIFO_EN = "FALSE",
        config string CP_IDLY_EN = "FALSE",
        config string CP_IDYN_EN = "FALSE",
        config bit CP_IDLY_SET[7:0] = 8'b00000000,
        config string CP_D_POL0 = "FALSE",
        config string CP_D_POL1 = "FALSE",
        config bit CP_D_SEL0 = 1'b0,
        config bit CP_D_SEL1 = 1'b0,
        config bit CP_D_SEL2 = 1'b0,
        config bit CP_D_SEL3 = 1'b0,
        config bit CP_D_SEL4[1:0] = 2'b00,
        config bit CP_D_SEL5[1:0] = 2'b00,
        config bit CP_D_SEL6[1:0] = 2'b00,
        config string CP_ZHOLD_EN = "FALSE",
        config bit CP_ZHOLD_SET[3:0] = 4'b0000,
        config bit CP_GRS_DIS = 1'b0,
        config string CP_TEST_EN0 = "FALSE",
        config string CP_TEST_EN1 = "FALSE",
        config string CP_OSR_POL = "FALSE",
        config string CP_O_SYNC = "ASYNC",
        config string CP_SRO_EN = "FALSE",
        config string CP_T_SYNC = "ASYNC",
        config string CP_SRT_EN = "FALSE",
        config bit CP_INIT_DQ = 1'b0,
        config string CP_SRVAL_DQ0 = "RESET",
        config string CP_SRVAL_DQ1 = "RESET",
        config string CP_SRVAL_DQ2 = "RESET",
        config string CP_SRVAL_DQ3 = "RESET",
        config bit CP_INIT_TQ = 1'b0,
        config string CP_SRVAL_TQ0 = "RESET",
        config string CP_SRVAL_TQ1 = "RESET",
        config string CP_SRVAL_TQ2 = "RESET",
        config string CP_SRVAL_TQ3 = "RESET",
        config string CP_MIPI_EN = "FALSE",
        config string CP_PDIFF = "FALSE",
        config string CP_ODLY_EN = "FALSE",
        config bit CP_ODLY_SET[7:0] = 8'b00000000,
        config string CP_ODYN_EN = "FALSE",
        config string CP_OSERDES_EN = "FALSE",
        config string CP_OSERDES_MODE = "SDR2TO1",
        config string CP_SER_SDREN = "FALSE",
        config string CP_SER_DDREN = "FALSE",
        config string CP_OHSMEM_EN = "FALSE",
        config string CP_ODFFEN = "FALSE",
        config string CP_OLTHEN = "FALSE",
        config string CP_OPPOSITE_EN = "FALSE",
        config string CP_TBYTE_EN = "FALSE",
        config string CP_TRI_EN = "FALSE",
        config string CP_OCASCADE_EN = "FALSE",
        config string CP_CLK_POL4 = "FALSE",
        config string CP_CLK_POL5 = "FALSE",
        config string CP_CLK_POL6 = "FALSE",
        config string CP_UPD0_SHIFTEN = "FALSE",
        config string CP_UPD1_SHIFTEN = "FALSE",
        config bit CP_DQMODE[1:0] = 2'b00,
        config bit CP_TQMODE[1:0] = 2'b00,
        config bit CP_TERMMODE[1:0] = 2'b00,
        config bit CP_DO_SEL = 1'b0,
        config bit CP_INIT_SET[1:0] = 2'b00,
        config string CP_TDLY_EN = "FALSE",
        config string CP_TDYN_EN = "FALSE",
        config bit CP_TDLY_SET[7:0] = 8'b00000000,
        config bit CP_TERM_OFFSET[3:0] = 4'b0000,
        config string CP_THSMEM_EN = "FALSE",
        config string CP_TSER_DDREN = "FALSE",
        config string CP_TSER_SDREN = "FALSE",
        config string CP_TLTHEN = "FALSE",
        config string CP_TDFFEN = "FALSE",
        config string CP_TSERDES_EN = "FALSE",
        config string CP_TSERDES_MODE = "SDR2TO1",
        config string CP_TSER_UPD0_SHIFTEN = "FALSE",
        config string CP_TSER_UPD1_SHIFTEN = "FALSE",
        config bit CP_TSER_INIT_SET[1:0] = 2'b00
    );
    port
    (
        input IFIFO_WADDR[2:0] = 3'b111,
        input IFIFO_RADDR[2:0] = 3'b111,
        input IDLY_DYN_SET[7:0] = 8'b1111_1111,
        input TX_DATA[7:0] = 8'b1111_1111,
        input ODLY_DYN_SET[7:0] = 8'b1111_1111,
        input TS_CTRL[7:0] = 8'b1111_1111,
        input TDLY_DYN_SET[7:0] = 8'b1111_1111,
        input DI = 1'b1,
        input DI_N = 1'b1,
        input DI_MIPI = 1'b1,
        input DI_FROM_SRB = 1'b1,
        input ISHIFTIN0 = 1'b1,
        input ISHIFTIN1 = 1'b1,
        input BITSLIP = 1'b1,
        input ISR_IOLHP = 1'b1,
        input ICE0 = 1'b1,
        input ICE1 = 1'b1,
        input IDLY_SEL = 1'b1,
        input DYN_CLKPOL = 1'b1,
        input DYN_CLKDIVPOL = 1'b1,
        input ICLK = 1'b1,
        input ICLKB = 1'b1,
        input DESCLK = 1'b1,
        input SERCLK = 1'b1,
        input SERCLKB = 1'b1,
        input OCLK = 1'b1,
        input OCLKB = 1'b1,
        input ICLKDIV = 1'b1,
        input OCLKDIV = 1'b1,
        input OCLKDIVB = 1'b1,
        input OSHIFTIN0 = 1'b0,
        input OSHIFTIN1 = 1'b0,
        input OSR_IOLHP = 1'b1,
        input OCE = 1'b1,
        input UPD0_SHIFT = 1'b1,
        input UPD1_SHIFT = 1'b1,
        input DO_CAS_IN = 1'b1,
        input ODLY_SEL = 1'b1,
        input INBUF_DYN_DIS_N_I = 1'b1,
        input MIPI_SW_DYN_I = 1'b1,
        input TCE = 1'b1,
        input TERM_BYTEIN = 1'b1,
        input T_BYTEIN = 1'b1,
        input TO_CAS_IN = 1'b1,
        input TERM_CAS_IN = 1'b1,
        input TDLY_SEL = 1'b1,
        input TDLY_LTH_EN_B = 1'b1,
        output RX_DATA[7:0],
        output ISHIFTOUT0,
        output ISHIFTOUT1,
        output DI_TO_CLK,
        output DI_TO_CLKB,
        output RSTN_OUT,
        output MIPI_SW_DYN_O,
        output INBUF_DYN_DIS_N_O,
        output DO_P,
        output DO_N,
        output OSHIFTOUT0,
        output OSHIFTOUT1,
        output OFB,
        output DO_CAS_OUT,
        output TERM,
        output TERM_FB,
        output TERM_CAS_OUT,
        output TO_CAS_OUT,
        output TBYTE_OUT,
        output TERMBYTE_OUT,
  logic output ZHOLD_TO_DDR,       //   mask out from D_DLY Of ZHOLD, here cannot mask inv out from D_DLY of ZHOLD.
  logic output ZHOLDB_TO_DDR,      //   mask inv out from D_DLY Of ZHOLD, here cannot mask out from D_DLY of ZHOLD.
  logic output IDLY_TO_DDR,        //
  logic output DI_TO_DDR,          //   mask signal drive to ZHOLD.
  logic output MIPI_OUT
    );
};


//grid device structure netlist started
structure netlist of devIOLHP
{
    //for inter connect net
    //MUX2
    wire                    ntDI_O0                                      ;
    wire                    ntDI_O1                                      ;
    wire                    ntDI_O2                                      ;
    wire                    ntZHOLD_O0                                   ;
    wire                    ntDLY_ZHOLD                                  ;
    wire                    ntZHOLD_O1                                   ;
    wire                    ntMUX_MIPI                                   ;
    //MUX4
    wire                    ntM0_REG                                     ;
    wire                    ntDLY_IDLY                                   ;
    wire                    ntM1_REG                                     ;
    wire                    ntM2_REG                                     ;
    wire                    ntM3_REG                                     ;
    //MUX3
    wire                    ntM0                                         ;
    wire                    ntM1                                         ;
    wire                    ntM2                                         ;
    //IOLHP_IL_CLKGEN
    wire                    ntBSCLK                                      ;
    wire                    ntCLK_STG0                                   ;
    wire                    ntCLKB_STG0                                  ;
    wire                    ntHSMEM_CLK                                  ;
    wire                    ntHSMEM_CLKB                                 ;
    wire                    ntCLK_STG1_0                                 ;
    wire                    ntCLK_STG1_1                                 ;
    wire                    ntCLK_STG1_2                                 ;
    wire                    ntCLK_STG2_0                                 ;
    wire                    ntCLK_STG2_1                                 ;
    wire                    ntCLK_STG3                                   ;
    wire                    ntCLK_FOR_BS                                 ;
    //IREG_IDDR_HP
    wire                    ntISR                                        ;
    //MUX2
    wire                    ntDO_R                                       ;
    wire                    ntDO_SDR                                     ;
    wire                    ntDO_DDR                                     ;
    wire                    ntDLY_ODLY                                   ;
    wire                    ntDO_OUT                                     ;
    wire                    ntTO                                         ;
    wire                    ntOSR                                        ;
    wire                    ntTFB                                        ;
    wire                    ntDLY_TDLY                                   ;
    wire                    ntDO_DD                                      ;
    //MUX4
    wire                    ntTERM_DDR                                   ;
    wire                    ntTERM_SDR                                   ;
    wire                    ntTRI_DDR                                    ;
    wire                    ntTRI_SDR                                    ;
    wire                    ntTRI_DD                                     ;
    //IOLHP_OL_CLKGEN
    wire                    ntCLK_STG4                                   ;
    wire                    ntCLK_STG5                                   ;
    wire                    ntCLK_STG6_0                                 ;
    wire                    ntCLK_STG6_1                                 ;
    wire                    ntCLK_STG6_2                                 ;
    //TREG_TDDR_HP
    wire                    ntQ_SHF0                                     ;
    wire                    ntQ_SHF1                                     ;
    wire                    ntQ_SHF2                                     ;
    wire                    ntQ_SHF3                                     ;
    wire                    ntOUTEN                                      ;


    //for input port net
    //MUX2
    wire                    ntDI                                         ;
    wire                    ntDI_N                                       ;
    wire                    ntDI_MIPI                                    ;
    //MUX4
    wire                    ntDI_FROM_SRB                                ;
    //IOLHP_IL_CLKGEN
    wire                    ntDESCLK                                     ;
    wire                    ntICLK                                       ;
    wire                    ntICLKB                                      ;
    wire                    ntOCLK                                       ;
    wire                    ntOCLKB                                      ;
    wire                    ntICLKDIV                                    ;
    wire                    ntDYN_CLKPOL                                 ;
    wire                    ntDYN_CLKDIVPOL                              ;
    //IREG_IDDR_HP
    wire                    ntICE0                                       ;
    wire                    ntICE1                                       ;
    wire                    ntBITSLIP                                    ;
    wire                    ntISHIFTIN0                                  ;
    wire                    ntISHIFTIN1                                  ;
    //MUX2
    wire                    ntDO_CAS_IN                                  ;
    wire                    ntOSR_IOLHP                                  ;
    wire                    ntISR_IOLHP                                  ;
    wire                    ntTERM_BYTEIN                                ;
    wire                    ntTERM_CAS_IN                                ;
    wire                    ntT_BYTEIN                                   ;
    wire                    ntTO_CAS_IN                                  ;
    //MUX4
    //wire                    ntTS_CTRL0                                 ;
    //IOLHP_OL_CLKGEN
    wire                    ntOCLKDIV                                    ;
    wire                    ntOCLKDIVB                                   ;
    wire                    ntSERCLK                                     ;
    wire                    ntSERCLKB                                    ;
    //OREG_ODDR_HP
    wire                    ntOCE                                        ;
    wire                    ntUPD0_SHIFT                                 ;
    wire                    ntUPD1_SHIFT                                 ;
    wire                    ntOSHIFTIN0                                  ;
    wire                    ntOSHIFTIN1                                  ;
    //TREG_TDDR_HP
    wire                    ntTCE                                        ;
    //IOLHP_IDLY
    wire                    ntIDLY_SEL                                   ;
    //IOLHP_ODLY
    wire                    ntODLY_SEL                                   ;
    //IOLHP_TDLY
    wire                    ntTDLY_LTH_EN_B                              ;
    wire                    ntTDLY_SEL                                   ;


    //for output port
    //MUX2
    //MUX4
    wire                    ntDO_CAS_OUT                                 ;
    //MUX3
    wire                    ntTO_CAS_OUT                                 ;
    //IREG_IDDR_HP
    wire                    ntRSTN_OUT                                   ;
    wire                    ntRX_DATA                                    ;
    wire                    ntISHIFTOUT0                                 ;
    wire                    ntISHIFTOUT1                                 ;
    wire                    ntOFB                                        ;
    //MUX2
    wire                    ntDO_P                                       ;
    wire                    ntDO_N                                       ;
    wire                    ntTERM_CAS_OUT                               ;
    wire                    ntTERMBYTE_OUT                               ;
    wire                    ntTERM                                       ;
    wire                    ntTBYTE_OUT                                  ;
    //MUX4
    wire                    ntTERM_FB                                    ;
    //OREG_ODDR_HP
    wire                    ntOSHIFTOUT0                                 ;
    wire                    ntOSHIFTOUT1                                 ;

    wire                    ntINBUF_DYN_DIS_N                            ;
    wire                    ntMIPI_SW_DYN                                ;


    //connect to input port
    ntINBUF_DYN_DIS_N        <= INBUF_DYN_DIS_N_I                        ;
    ntMIPI_SW_DYN            <= MIPI_SW_DYN_I                            ;
    ntDI                     <= DI                                       ;
    ntDI_N                   <= DI_N                                     ;
    ntDI_MIPI                <= DI_MIPI                                  ;
    ntDI_FROM_SRB            <= DI_FROM_SRB                              ;
    ntDESCLK                 <= DESCLK                                   ;
    ntICLK                   <= ICLK                                     ;
    ntICLKB                  <= ICLKB                                    ;
    ntOCLK                   <= OCLK                                     ;
    ntOCLKB                  <= OCLKB                                    ;
    ntICLKDIV                <= ICLKDIV                                  ;
    ntDYN_CLKPOL             <= DYN_CLKPOL                               ;
    ntDYN_CLKDIVPOL          <= DYN_CLKDIVPOL                            ;
    ntICE0                   <= ICE0                                     ;
    ntICE1                   <= ICE1                                     ;
    ntBITSLIP                <= BITSLIP                                  ;
    ntISHIFTIN0              <= ISHIFTIN0                                ;
    ntISHIFTIN1              <= ISHIFTIN1                                ;
    ntDO_CAS_IN              <= DO_CAS_IN                                ;
    ntOSR_IOLHP              <= OSR_IOLHP                                ;
    ntISR_IOLHP              <= ISR_IOLHP                                ;
    ntTERM_BYTEIN            <= TERM_BYTEIN                              ;
    ntTERM_CAS_IN            <= TERM_CAS_IN                              ;
    ntT_BYTEIN               <= T_BYTEIN                                 ;
    ntTO_CAS_IN              <= TO_CAS_IN                                ;
    //ntTS_CTRL0               <= TS_CTRL[0]                             ;
    ntOCLKDIV                <= OCLKDIV                                  ;
    ntOCLKDIVB               <= OCLKDIVB                                 ;
    ntSERCLK                 <= SERCLK                                   ;
    ntSERCLKB                <= SERCLKB                                  ;
    ntOCE                    <= OCE                                      ;
    ntUPD0_SHIFT             <= UPD0_SHIFT                               ;
    ntUPD1_SHIFT             <= UPD1_SHIFT                               ;
    ntOSHIFTIN0              <= OSHIFTIN0                                ;
    ntOSHIFTIN1              <= OSHIFTIN1                                ;
    ntTCE                    <= TCE                                      ;
    ntIDLY_SEL               <= IDLY_SEL                                 ;
    ntODLY_SEL               <= ODLY_SEL                                 ;
    ntTDLY_LTH_EN_B          <= TDLY_LTH_EN_B                            ;
    ntTDLY_SEL               <= TDLY_SEL                                 ;


    //connect to output port
    INBUF_DYN_DIS_N_O        <= ntINBUF_DYN_DIS_N                        ;
    MIPI_SW_DYN_O            <= ntMIPI_SW_DYN                            ;
    DI_TO_CLKB               <= ntM0                                     ;
    DI_TO_CLK                <= ntM1                                     ;
    DO_CAS_OUT               <= ntDO_CAS_OUT                             ;
    TO_CAS_OUT               <= ntTO_CAS_OUT                             ;
    RSTN_OUT                 <= ntRSTN_OUT                               ;
    ISHIFTOUT0               <= ntISHIFTOUT0                             ;
    ISHIFTOUT1               <= ntISHIFTOUT1                             ;
    OFB                      <= ntOFB                                    ;
    DO_P                     <= ntDO_P                                   ;
    DO_N                     <= ntDO_N                                   ;
    TERM_CAS_OUT             <= ntTERM_CAS_OUT                           ;
    TERMBYTE_OUT             <= ntTERMBYTE_OUT                           ;
    TERM                     <= ntTERM                                   ;
    TBYTE_OUT                <= ntTBYTE_OUT                              ;
    TERM_FB                  <= ntTERM_FB                                ;
    OSHIFTOUT0               <= ntOSHIFTOUT0                             ;
    OSHIFTOUT1               <= ntOSHIFTOUT1                             ;


    //MUX2
    device MUX2TO1_P_HP DIMUX0
    parameter map
    (
        CP_SEL               => CP_D_SEL0
    )
    port map
    (
        DOUT                 => ntDI_O0                                  ,
        DIN1                 => ntDI                                     ,
        DIN0                 => ntDI_N
    );

    device MUX2TO1_HP DIMUX1
    parameter map
    (
        CP_POL               => CP_MIPI_EN                               ,
        DIN1_POL             => "FALSE"
    )
    port map
    (
        DOUT                 => ntDI_O1                                  ,
        DIN1                 => ntDI_MIPI                                ,
        DIN0                 => ntDI_O2
    );

    device MUX2TO1_P_HP DIMUX2
    parameter map
    (
        CP_SEL               => CP_D_SEL0
    )
    port map
    (
        DOUT                 => ntDI_O2                                  ,
        DIN1                 => ntDI_N                                   ,
        DIN0                 => ntDI
    );

    device MUX2TO1_HP ZHOLDMUX0
    parameter map
    (
        CP_POL               => CP_D_POL0                                ,
        DIN1_POL             => "TRUE"

    )
    port map
    (
        DOUT                 => ntZHOLD_O0                               ,
        DIN1                 => ntDLY_ZHOLD                              ,
        DIN0                 => ntDLY_ZHOLD
    );

    device MUX2TO1_HP ZHOLDMUX1
    parameter map
    (
        CP_POL               => CP_D_POL1                                ,
        DIN1_POL             => "TRUE"
    )
    port map
    (
        DOUT                 => ntZHOLD_O1                               ,
        DIN1                 => ntDLY_ZHOLD                              ,
        DIN0                 => ntDLY_ZHOLD
    );

    device MUX2TO1_HP CLKMUX
    parameter map
    (
        CP_POL               => CP_MIPI_EN                                ,
        DIN1_POL             => "FALSE"
    )
    port map
    (
        DOUT                 => ntMUX_MIPI                                 ,
        DIN1                 => ntDI_MIPI                                  ,
        DIN0                 => 1'b0
    );

    //MUX4
    device MUX4TO1_N_HP M0_REGMUX
    parameter map
    (
        CP_D_SEL             => CP_D_SEL5                                ,
        CP_POL_SEL           => 1'b1
    )
    port map
    (
        DOUT                 => ntM0_REG                                 ,
        DIN3                 => ntDI_O1                                  ,
        DIN2                 => ntDLY_IDLY                               ,
        DIN1                 => ntDI_O0                                  ,
        DIN0                 => ntZHOLD_O0
    );

    device MUX4TO1_HP M1_REGMUX
    parameter map
    (
        CP_SEL               => CP_D_SEL5
    )
    port map
    (
        DOUT                 => ntM1_REG                                 ,
        DIN3                 => ntDI_O1                                  ,
        DIN2                 => ntDLY_IDLY                               ,
        DIN1                 => ntDI_O2                                  ,
        DIN0                 => ntZHOLD_O0
    );

    device MUX4TO1_HP M2_REGMUX
    parameter map
    (
        CP_SEL               => CP_D_SEL4
    )
    port map
    (
        DOUT                 => ntM2_REG                                 ,
        DIN3                 => ntMUX_MIPI                               ,
        DIN2                 => ntDLY_IDLY                               ,
        DIN1                 => ntDI_O2                                  ,
        DIN0                 => ntZHOLD_O1
    );

    device MUX4TO1_HP M3_REGMUX
    parameter map
    (
        CP_SEL               => CP_D_SEL6
    )
    port map
    (
        DOUT                 => ntM3_REG                                 ,
        DIN3                 => 1'b0                                     ,
        DIN2                 => ntDO_CAS_OUT                             ,
        DIN1                 => ntDI_FROM_SRB                            ,
        DIN0                 => ntDI_O2
    );

    //MUX3
    device MUX3TO1_N_HP M0MUX
    parameter map
    (
        CP_TEST_EN           => CP_TEST_EN1                              ,
        CP_D_SEL             => CP_D_SEL1                                ,
        CP_POL_SEL           => 1'b1
    )
    port map
    (
        DOUT                 => ntM0                                     ,
        TFB                  => ntTO_CAS_OUT                             ,
        DIN1                 => ntDO_CAS_OUT                             ,
        DIN0                 => ntM0_REG
    );

    device MUX3TO1_HP M1MUX
    parameter map
    (
        CP_TEST_EN           => CP_TEST_EN1                              ,
        CP_D_SEL             => CP_D_SEL2
    )
    port map
    (
        DOUT                 => ntM1                                     ,
        TFB                  => ntTO_CAS_OUT                             ,
        DIN1                 => ntDO_CAS_OUT                             ,
        DIN0                 => ntM1_REG
    );

    device MUX3TO1_HP M2MUX
    parameter map
    (
        CP_TEST_EN           => CP_TEST_EN0                              ,
        CP_D_SEL             => CP_D_SEL3
    )
    port map
    (
        DOUT                 => ntM2                                     ,
        TFB                  => ntTO_CAS_OUT                             ,
        DIN1                 => ntDO_CAS_OUT                             ,
        DIN0                 => ntM2_REG
    );

    device IOLHP_IL_CLKGEN XIOLHP_IL_CLKGEN
    parameter map
    (
        CP_DYN_CLKPOL        => CP_DYN_CLKPOL                            ,
        CP_DYN_CLKDIVPOL     => CP_DYN_CLKDIVPOL                         ,
        CP_CLK_POL0          => CP_CLK_POL0                              ,
        CP_CLK_POL1          => CP_CLK_POL1                              ,
        CP_CLK_POL2          => CP_CLK_POL2                              ,
        CP_CLK_POL3          => CP_CLK_POL3                              ,
        CP_OCLKPOL           => CP_OCLKPOL                               ,
        CP_OCLKBPOL          => CP_OCLKBPOL                              ,
        CP_LSMEM_EN          => CP_LSMEM_EN                              ,
        CP_IHSMEM_EN         => CP_IHSMEM_EN                             ,
        CP_OVERSAMPLE_EN     => CP_OVERSAMPLE_EN                         ,
        CP_BITSLIP_EN        => CP_BITSLIP_EN
    )
    port map
    (
        DESCLK               => ntDESCLK                                 ,
        ICLK                 => ntICLK                                   ,
        ICLKB                => ntICLKB                                  ,
        BSCLK                => ntBSCLK                                  ,
        OCLK                 => ntOCLK                                   ,
        OCLKB                => ntOCLKB                                  ,
        ICLKDIV              => ntICLKDIV                                ,
        DYN_CLKPOL           => ntDYN_CLKPOL                             ,
        DYN_CLKDIVPOL        => ntDYN_CLKDIVPOL                          ,
        CLK_STG0             => ntCLK_STG0                               ,
        CLKB_STG0            => ntCLKB_STG0                              ,
        HSMEM_CLK            => ntHSMEM_CLK                              ,
        HSMEM_CLKB           => ntHSMEM_CLKB                             ,
        CLK_STG1_0           => ntCLK_STG1_0                             ,
        CLK_STG1_1           => ntCLK_STG1_1                             ,
        CLK_STG1_2           => ntCLK_STG1_2                             ,
        CLK_STG2_0           => ntCLK_STG2_0                             ,
        CLK_STG2_1           => ntCLK_STG2_1                             ,
        CLK_STG3             => ntCLK_STG3                               ,
        CLK_FOR_BS           => ntCLK_FOR_BS
    );

    device IREG_IDDR_HP XIREG_IDDR_HP
    parameter map
    (
        CP_ISR_SYNC          => CP_ISR_SYNC                              ,
        CP_ISR_EN            => CP_ISR_EN                                ,
        CP_GRS_DIS           => CP_GRS_DIS                               ,
        CP_IHSMEM_EN         => CP_IHSMEM_EN                             ,
        CP_DDRI_EN           => CP_DDRI_EN                               ,
        CP_NUM_ICE           => CP_NUM_ICE                               ,
        CP_DES_DDREN         => CP_DES_DDREN                             ,
        CP_DES_SDREN         => CP_DES_SDREN                             ,
        CP_ISERDES_MODE      => CP_ISERDES_MODE                          ,
        CP_LSMEM_EN          => CP_LSMEM_EN                              ,
        CP_SAMEPIPELINE_EN   => CP_SAMEPIPELINE_EN                       ,
        CP_ISAME_EN          => CP_ISAME_EN                              ,
        CP_IOPPOSITE_EN      => CP_IOPPOSITE_EN                          ,
        CP_ILTHEN            => CP_ILTHEN                                ,
        CP_IDFFEN            => CP_IDFFEN                                ,
        CP_OVERSAMPLE_EN     => CP_OVERSAMPLE_EN                         ,
        CP_MASTER            => CP_MASTER                                ,
        CP_NETWORKING_EN     => CP_NETWORKING_EN                         ,
        CP_BITSLIP_EN        => CP_BITSLIP_EN                            ,
        CP_IFIFO_EN          => CP_IFIFO_EN                              ,
        CP_INIT_Q0           => CP_INIT_Q0                               ,
        CP_INIT_Q1           => CP_INIT_Q1                               ,
        CP_INIT_Q2           => CP_INIT_Q2                               ,
        CP_INIT_Q3           => CP_INIT_Q3                               ,
        CP_SRVAL_Q0          => CP_SRVAL_Q0                              ,
        CP_SRVAL_Q1          => CP_SRVAL_Q1                              ,
        CP_SRVAL_Q2          => CP_SRVAL_Q2                              ,
        CP_SRVAL_Q3          => CP_SRVAL_Q3
    )
    port map
    (
        SR                   => ntISR                                    ,
        ICE0                 => ntICE0                                   ,
        ICE1                 => ntICE1                                   ,
        CLK_STG0             => ntCLK_STG0                               ,
        CLKB_STG0            => ntCLKB_STG0                              ,
        HSMEM_CLK            => ntHSMEM_CLK                              ,
        HSMEM_CLKB           => ntHSMEM_CLKB                             ,
        BSCLK                => ntBSCLK                                  ,
        CLK_STG1_0           => ntCLK_STG1_0                             ,
        CLK_STG1_1           => ntCLK_STG1_1                             ,
        CLK_STG1_2           => ntCLK_STG1_2                             ,
        CLK_STG2_0           => ntCLK_STG2_0                             ,
        CLK_STG2_1           => ntCLK_STG2_1                             ,
        CLK_STG3             => ntCLK_STG3                               ,
        CLK_FOR_BS           => ntCLK_FOR_BS                             ,
        BITSLIP              => ntBITSLIP                                ,
        ISHIFTIN0            => ntISHIFTIN0                              ,
        ISHIFTIN1            => ntISHIFTIN1                              ,
        IFIFO_WADDR          => IFIFO_WADDR                              ,
        IFIFO_RADDR          => IFIFO_RADDR                              ,
        RSTN_OUT             => ntRSTN_OUT                               ,
        RX_DATA              => RX_DATA                                  ,
        ISHIFTOUT0           => ntISHIFTOUT0                             ,
        ISHIFTOUT1           => ntISHIFTOUT1                             ,
        DI_TO_GEAR           => ntM2
    );

    //MUX2
    device MUX2TO1_P_HP DO_RMUX
    parameter map
    (
        CP_SEL               => CP_DO_SEL
    )
    port map
    (
        DOUT                 => ntDO_R                                   ,
        DIN1                 => ntDO_SDR                                 ,
        DIN0                 => ntDO_DDR
    );

    device MUX2TO1_HP DO_CASMUX
    parameter map
    (
        CP_POL               => CP_ODLY_EN                               ,
        DIN1_POL             => "FALSE"

    )
    port map
    (
        DOUT                 => ntDO_CAS_OUT                             ,
        DIN1                 => ntDLY_ODLY                               ,
        DIN0                 => ntOFB
    );

    device MUX2TO1_HP DO_OUTMUX
    parameter map
    (
        CP_POL               => CP_PDIFF                                 ,
        DIN1_POL             => "TRUE"
    )
    port map
    (
        DOUT                 => ntDO_OUT                                 ,
        DIN1                 => ntDO_CAS_IN                              ,
        DIN0                 => ntDO_CAS_OUT
    );

    device MUX2TO1_P1_HP DO_PMUX
    parameter map
    (
        CP_TRI_EN            => CP_TRI_EN
    )
    port map
    (
        DOUT                 => ntDO_P                                   ,
        TO                   => ntTO                                     ,
        DIN1                 => 1'b0                                     ,
        DIN0                 => ntDO_OUT
    );

    device MUX2TO1_P1_HP DO_NMUX
    parameter map
    (
        CP_TRI_EN            => CP_TRI_EN
    )
    port map
    (
        DOUT                 => ntDO_N                                   ,
        TO                   => ntTO                                     ,
        DIN1                 => 1'b1                                     ,
        DIN0                 => ntDO_OUT
    );

    device MUX2TO1_HP OSRMUX
    parameter map
    (
        CP_POL               => CP_OSR_POL                               ,
        DIN1_POL             => "TRUE"
    )
    port map
    (
        DOUT                 => ntOSR                                    ,
        DIN1                 => ntOSR_IOLHP                              ,
        DIN0                 => ntOSR_IOLHP
    );

    device MUX2TO1_HP ISRMUX
    parameter map
    (
        CP_POL               => CP_ISR_POL                               ,
        DIN1_POL             => "TRUE"
    )
    port map
    (
        DOUT                 => ntISR                                    ,
        DIN1                 => ntISR_IOLHP                              ,
        DIN0                 => ntISR_IOLHP
    );

    device MUX2TO1_HP TERM_CAS_OUTMUX
    parameter map
    (
        CP_POL               => CP_TBYTE_EN                              ,
        DIN1_POL             => "FALSE"
    )
    port map
    (
        DOUT                 => ntTERM_CAS_OUT                           ,
        DIN1                 => ntTERM_BYTEIN                            ,
        DIN0                 => ntTERMBYTE_OUT
    );

    device MUX2TO1_HP TERMMUX
    parameter map
    (
        CP_POL               => CP_PDIFF                                 ,
        DIN1_POL             => "FALSE"
    )
    port map
    (
        DOUT                 => ntTERM                                   ,
        DIN1                 => ntTERM_CAS_IN                            ,
        DIN0                 => ntTERM_CAS_OUT
    );

    device MUX2TO1_HP TFBMUX
    parameter map
    (
        CP_POL               => CP_TBYTE_EN                              ,
        DIN1_POL             => "FALSE"
    )
    port map
    (
        DOUT                 => ntTFB                                    ,
        DIN1                 => ntT_BYTEIN                               ,
        DIN0                 => ntTBYTE_OUT
    );

    device MUX2TO1_HP TO_CAS_OUTMUX
    parameter map
    (
        CP_POL               => CP_TDLY_EN                               ,
        DIN1_POL             => "FALSE"
    )
    port map
    (
        DOUT                 => ntTO_CAS_OUT                             ,
        DIN1                 => ntDLY_TDLY                               ,
        DIN0                 => ntTFB
    );

    device MUX2TO1_HP TOMUX
    parameter map
    (
        CP_POL               => CP_PDIFF                                 ,
        DIN1_POL             => "FALSE"
    )
    port map
    (
        DOUT                 => ntTO                                     ,
        DIN1                 => ntTO_CAS_IN                              ,
        DIN0                 => ntTO_CAS_OUT
    );

    //MUX4
    device MUX4TO1_P_HP OFBMUX
    parameter map
    (
        CP_DQMODE            => CP_DQMODE                                ,
        CP_MIPI_EN           => CP_MIPI_EN
    )
    port map
    (
        MIPI_I               => ntMIPI_SW_DYN                            ,
        DOUT                 => ntOFB                                    ,
        DIN3                 => 1'b0                                     ,
        DIN2                 => ntDO_R                                   ,
        DIN1                 => ntDO_SDR                                 ,
        DIN0                 => ntDO_DD
    );

    device MUX4TO1_HP TERM_FBMUX
    parameter map
    (
        CP_SEL => CP_TERMMODE
    )
    port map
    (
        DOUT                 => ntTERM_FB                                ,
        DIN3                 => 1'b0                                     ,
        DIN2                 => ntTERM_DDR                               ,
        DIN1                 => ntTERM_SDR                               ,
        DIN0                 => TS_CTRL[0]
    );

    device MUX4TO1_HP TBYTE_OUTMUX
    parameter map
    (
        CP_SEL               => CP_TQMODE
    )
    port map
    (
        DOUT                 => ntTBYTE_OUT                              ,
        DIN3                 => 1'b0                                     ,
        DIN2                 => ntTRI_DDR                                ,
        DIN1                 => ntTRI_SDR                                ,
        DIN0                 => ntTRI_DD
    );

    //IOLHP_OL_CLKGEN
    device IOLHP_OL_CLKGEN XIOLHP_OL_CLKGEN
    parameter map
    (
        CP_CLK_POL4          => CP_CLK_POL4                              ,
        CP_CLK_POL5          => CP_CLK_POL5                              ,
        CP_CLK_POL6          => CP_CLK_POL6                              ,
        CP_OPPOSITE_EN       => CP_OPPOSITE_EN
    )
    port map
    (
        OCLKDIV              => ntOCLKDIV                                ,
        OCLKDIVB             => ntOCLKDIVB                               ,
        SERCLK               => ntSERCLK                                 ,
        SERCLKB              => ntSERCLKB                                ,
        OCLK                 => ntOCLK                                   ,
        OCLKB                => ntOCLKB                                  ,
        CLK_STG0             => ntCLK_STG4                               ,
        CLK_STG1             => ntCLK_STG5                               ,
        CLK_STG2_0           => ntCLK_STG6_0                             ,
        CLK_STG2_1           => ntCLK_STG6_1                             ,
        CLK_STG2_2           => ntCLK_STG6_2
    );

    //OREG_ODDR_HP
    device OREG_ODDR_HP XOREG_ODDR_HP
    parameter map
    (
        CP_SRO_EN            => CP_SRO_EN                                ,
        CP_O_SYNC            => CP_O_SYNC                                ,
        CP_GRS_DIS           => CP_GRS_DIS                               ,
        CP_OHSMEM_EN         => CP_OHSMEM_EN                             ,
        CP_OSERDES_EN        => CP_OSERDES_EN                            ,
        CP_SER_DDREN         => CP_SER_DDREN                             ,
        CP_SER_SDREN         => CP_SER_SDREN                             ,
        CP_OLTHEN            => CP_OLTHEN                                ,
        CP_ODFFEN            => CP_ODFFEN                                ,
        CP_OSERDES_MODE      => CP_OSERDES_MODE                          ,
        CP_UPD0_SHIFTEN      => CP_UPD0_SHIFTEN                          ,
        CP_UPD1_SHIFTEN      => CP_UPD1_SHIFTEN                          ,
        CP_INIT_SET          => CP_INIT_SET                              ,
        CP_INIT_DQ           => CP_INIT_DQ                               ,
        CP_SRVAL_DQ0         => CP_SRVAL_DQ0                             ,
        CP_SRVAL_DQ1         => CP_SRVAL_DQ1                             ,
        CP_SRVAL_DQ2         => CP_SRVAL_DQ2                             ,
        CP_SRVAL_DQ3         => CP_SRVAL_DQ3                             ,
        CP_OCASCADE_EN       => CP_OCASCADE_EN                           ,
        CP_DQMODE            => CP_DQMODE                                ,
        CP_MIPI_EN           => CP_MIPI_EN
    )
    port map
    (
        CLK_STG0             => ntCLK_STG4                               ,
        CLK_STG1             => ntCLK_STG5                               ,
        CLK_STG2_0           => ntCLK_STG6_0                             ,
        CLK_STG2_1           => ntCLK_STG6_1                             ,
        CLK_STG2_2           => ntCLK_STG6_2                             ,
        SR                   => ntOSR                                    ,
        OCE                  => ntOCE                                    ,
        UPD0_SHIFT           => ntUPD0_SHIFT                             ,
        UPD1_SHIFT           => ntUPD1_SHIFT                             ,
        OSHIFTIN0            => ntOSHIFTIN0                              ,
        OSHIFTIN1            => ntOSHIFTIN1                              ,
        TX_DATA              => TX_DATA                                  ,
        TO                   => ntTO                                     ,
        OSHIFTOUT0           => ntOSHIFTOUT0                             ,
        OSHIFTOUT1           => ntOSHIFTOUT1                             ,
        DO_DDR               => ntDO_DDR                                 ,
        DO_SDR               => ntDO_SDR                                 ,
        DO_DD                => ntDO_DD
    );

    //TREG_TDDR_HP
    device TREG_TDDR_HP XTREG_TDDR_HP
    parameter map
    (
        CP_SRVAL_TQ0         => CP_SRVAL_TQ0                             ,
        CP_SRVAL_TQ1         => CP_SRVAL_TQ1                             ,
        CP_SRVAL_TQ2         => CP_SRVAL_TQ2                             ,
        CP_SRVAL_TQ3         => CP_SRVAL_TQ3                             ,
        CP_INIT_TQ           => CP_INIT_TQ                               ,
        CP_SRT_EN            => CP_SRT_EN                                ,
        CP_TSER_UPD0_SHIFTEN => CP_TSER_UPD0_SHIFTEN                     ,
        CP_TSER_UPD1_SHIFTEN => CP_TSER_UPD1_SHIFTEN                     ,
        CP_TSER_INIT_SET     => CP_TSER_INIT_SET                         ,
        CP_TSERDES_MODE      => CP_TSERDES_MODE                          ,
        CP_THSMEM_EN         => CP_THSMEM_EN                             ,
        CP_TSERDES_EN        => CP_TSERDES_EN                            ,
        CP_TSER_DDREN        => CP_TSER_DDREN                            ,
        CP_TSER_SDREN        => CP_TSER_SDREN                            ,
        CP_TLTHEN            => CP_TLTHEN                                ,
        CP_TDFFEN            => CP_TDFFEN                                ,
        CP_TERM_OFFSET       => CP_TERM_OFFSET                           ,
        CP_T_SYNC            => CP_T_SYNC                                ,
        CP_GRS_DIS           => CP_GRS_DIS
    )
    port map
    (
        TS_CTRL              => TS_CTRL                                  ,
        CLK_STG0             => ntCLK_STG4                               ,
        CLK_STG1             => ntCLK_STG5                               ,
        CLK_STG2_0           => ntCLK_STG6_0                             ,
        CLK_STG2_1           => ntCLK_STG6_1                             ,
        CLK_STG2_2           => ntCLK_STG6_2                             ,
        SR                   => ntOSR                                    ,
        TCE                  => ntTCE                                    ,
        UPD0_SHIFT           => ntUPD0_SHIFT                             ,
        UPD1_SHIFT           => ntUPD1_SHIFT                             ,
        TERM_DDR             => ntTERM_DDR                               ,
        TERM_SDR             => ntTERM_SDR                               ,
        TRI_DD               => ntTRI_DD                                 ,
        TRI_DDR              => ntTRI_DDR                                ,
        TRI_SDR              => ntTRI_SDR                                ,
        Q_SHF                => {ntQ_SHF3, ntQ_SHF2, ntQ_SHF1, ntQ_SHF0} ,
        OUTEN                => ntOUTEN
    );

    //IOLHP_IDLY
    device IOLHP_IDLY XIOLHP_IDLY
    parameter map
    (
        CP_IDLY_EN           => CP_IDLY_EN                               ,
        CP_IDYN_EN           => CP_IDYN_EN                               ,
        CP_IDLY_SET          => CP_IDLY_SET
    )
    port map
    (
        DI                   => ntM3_REG                                 ,
        IDLY_SEL             => ntIDLY_SEL                               ,
        IDLY_DYN_SET         => IDLY_DYN_SET                             ,
        D_DLY                => ntDLY_IDLY
    );

    //IOLHP_ODLY
    device IOLHP_ODLY XIOLHP_ODLY
    parameter map
    (
        CP_ODLY_EN           => CP_ODLY_EN                               ,
        CP_ODYN_EN           => CP_ODYN_EN                               ,
        CP_ODLY_SET          => CP_ODLY_SET
    )
    port map
    (
        DI                   => ntOFB                                    ,
        ODLY_SEL             => ntODLY_SEL                               ,
        ODLY_DYN_SET         => ODLY_DYN_SET                             ,
        D_DLY                => ntDLY_ODLY
    );


    //IOLHP_TDLY
    device IOLHP_TDLY XIOLHP_TDLY
    parameter map
    (
        CP_TDLY_EN           => CP_TDLY_EN                               ,
        CP_TDYN_EN           => CP_TDYN_EN                               ,
        CP_TDLY_SET          => CP_TDLY_SET
    )
    port map
    (
        DI                   => ntTFB                                    ,
        TDLY_LTH_EN_B        => ntTDLY_LTH_EN_B                          ,
        TDLY_SEL             => ntTDLY_SEL                               ,
        TDLY_DYN_SET         => TDLY_DYN_SET                             ,
        D_DLY                => ntDLY_TDLY
    );

    //IOLHP_ZHOLD
    device IOLHP_ZHOLD XIOLHP_ZHOLD
    parameter map
    (
        CP_ZHOLD_EN          => CP_ZHOLD_EN                              ,
        CP_ZHOLD_SET         => CP_ZHOLD_SET
    )
    port map
    (
        DI                   => ntDI_O2                                  ,
        D_DLY                => ntDLY_ZHOLD
    );
};// end of structure netlist of devIOLHP

