
Loading design for application trce from file LOUD_BOX_impl1.ncd.
Design name: top1
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Mon Nov  9 03:09:39 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o LOUD_BOX_impl1.twr -gui -msgset /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/promote.xml LOUD_BOX_impl1.ncd LOUD_BOX_impl1.prf 
Design file:     LOUD_BOX_impl1.ncd
Preference file: LOUD_BOX_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

8 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
Preference: FREQUENCY NET "osc_out" 2.080000 MHz ;
            28 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 477.632ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i7  (to osc_out +)

   Delay:               2.971ns  (77.7% logic, 22.3% route), 5 logic levels.

 Constraint Details:

      2.971ns physical path delay SLICE_48 to SLICE_41 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.632ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29A.CLK to     R10C29A.Q1 SLICE_48 (from osc_out)
ROUTE         3     0.663     R10C29A.Q1 to     R10C29A.A1 osc_cnt_0
C1TOFCO_DE  ---     0.889     R10C29A.A1 to    R10C29A.FCO SLICE_48
ROUTE         1     0.000    R10C29A.FCO to    R10C29B.FCI n19398
FCITOFCO_D  ---     0.162    R10C29B.FCI to    R10C29B.FCO SLICE_43
ROUTE         1     0.000    R10C29B.FCO to    R10C29C.FCI n19399
FCITOFCO_D  ---     0.162    R10C29C.FCI to    R10C29C.FCO SLICE_42
ROUTE         1     0.000    R10C29C.FCO to    R10C29D.FCI n19400
FCITOF1_DE  ---     0.643    R10C29D.FCI to     R10C29D.F1 SLICE_41
ROUTE         1     0.000     R10C29D.F1 to    R10C29D.DI1 n34_adj_815 (to osc_out)
                  --------
                    2.971   (77.7% logic, 22.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29A.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.660ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i2  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i7  (to osc_out +)

   Delay:               2.943ns  (77.5% logic, 22.5% route), 4 logic levels.

 Constraint Details:

      2.943ns physical path delay SLICE_43 to SLICE_41 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.660ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29B.CLK to     R10C29B.Q0 SLICE_43 (from osc_out)
ROUTE         2     0.663     R10C29B.Q0 to     R10C29B.A0 osc_cnt_1
C0TOFCO_DE  ---     1.023     R10C29B.A0 to    R10C29B.FCO SLICE_43
ROUTE         1     0.000    R10C29B.FCO to    R10C29C.FCI n19399
FCITOFCO_D  ---     0.162    R10C29C.FCI to    R10C29C.FCO SLICE_42
ROUTE         1     0.000    R10C29C.FCO to    R10C29D.FCI n19400
FCITOF1_DE  ---     0.643    R10C29D.FCI to     R10C29D.F1 SLICE_41
ROUTE         1     0.000     R10C29D.F1 to    R10C29D.DI1 n34_adj_815 (to osc_out)
                  --------
                    2.943   (77.5% logic, 22.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.690ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i6  (to osc_out +)

   Delay:               2.913ns  (77.2% logic, 22.8% route), 5 logic levels.

 Constraint Details:

      2.913ns physical path delay SLICE_48 to SLICE_41 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.690ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29A.CLK to     R10C29A.Q1 SLICE_48 (from osc_out)
ROUTE         3     0.663     R10C29A.Q1 to     R10C29A.A1 osc_cnt_0
C1TOFCO_DE  ---     0.889     R10C29A.A1 to    R10C29A.FCO SLICE_48
ROUTE         1     0.000    R10C29A.FCO to    R10C29B.FCI n19398
FCITOFCO_D  ---     0.162    R10C29B.FCI to    R10C29B.FCO SLICE_43
ROUTE         1     0.000    R10C29B.FCO to    R10C29C.FCI n19399
FCITOFCO_D  ---     0.162    R10C29C.FCI to    R10C29C.FCO SLICE_42
ROUTE         1     0.000    R10C29C.FCO to    R10C29D.FCI n19400
FCITOF0_DE  ---     0.585    R10C29D.FCI to     R10C29D.F0 SLICE_41
ROUTE         1     0.000     R10C29D.F0 to    R10C29D.DI0 n35_adj_816 (to osc_out)
                  --------
                    2.913   (77.2% logic, 22.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29A.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i2  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i6  (to osc_out +)

   Delay:               2.885ns  (77.0% logic, 23.0% route), 4 logic levels.

 Constraint Details:

      2.885ns physical path delay SLICE_43 to SLICE_41 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.718ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29B.CLK to     R10C29B.Q0 SLICE_43 (from osc_out)
ROUTE         2     0.663     R10C29B.Q0 to     R10C29B.A0 osc_cnt_1
C0TOFCO_DE  ---     1.023     R10C29B.A0 to    R10C29B.FCO SLICE_43
ROUTE         1     0.000    R10C29B.FCO to    R10C29C.FCI n19399
FCITOFCO_D  ---     0.162    R10C29C.FCI to    R10C29C.FCO SLICE_42
ROUTE         1     0.000    R10C29C.FCO to    R10C29D.FCI n19400
FCITOF0_DE  ---     0.585    R10C29D.FCI to     R10C29D.F0 SLICE_41
ROUTE         1     0.000     R10C29D.F0 to    R10C29D.DI0 n35_adj_816 (to osc_out)
                  --------
                    2.885   (77.0% logic, 23.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.794ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i3  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i7  (to osc_out +)

   Delay:               2.809ns  (76.4% logic, 23.6% route), 4 logic levels.

 Constraint Details:

      2.809ns physical path delay SLICE_43 to SLICE_41 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.794ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29B.CLK to     R10C29B.Q1 SLICE_43 (from osc_out)
ROUTE         2     0.663     R10C29B.Q1 to     R10C29B.A1 osc_cnt_2
C1TOFCO_DE  ---     0.889     R10C29B.A1 to    R10C29B.FCO SLICE_43
ROUTE         1     0.000    R10C29B.FCO to    R10C29C.FCI n19399
FCITOFCO_D  ---     0.162    R10C29C.FCI to    R10C29C.FCO SLICE_42
ROUTE         1     0.000    R10C29C.FCO to    R10C29D.FCI n19400
FCITOF1_DE  ---     0.643    R10C29D.FCI to     R10C29D.F1 SLICE_41
ROUTE         1     0.000     R10C29D.F1 to    R10C29D.DI1 n34_adj_815 (to osc_out)
                  --------
                    2.809   (76.4% logic, 23.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.794ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i5  (to osc_out +)

   Delay:               2.809ns  (76.4% logic, 23.6% route), 4 logic levels.

 Constraint Details:

      2.809ns physical path delay SLICE_48 to SLICE_42 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.794ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29A.CLK to     R10C29A.Q1 SLICE_48 (from osc_out)
ROUTE         3     0.663     R10C29A.Q1 to     R10C29A.A1 osc_cnt_0
C1TOFCO_DE  ---     0.889     R10C29A.A1 to    R10C29A.FCO SLICE_48
ROUTE         1     0.000    R10C29A.FCO to    R10C29B.FCI n19398
FCITOFCO_D  ---     0.162    R10C29B.FCI to    R10C29B.FCO SLICE_43
ROUTE         1     0.000    R10C29B.FCO to    R10C29C.FCI n19399
FCITOF1_DE  ---     0.643    R10C29C.FCI to     R10C29C.F1 SLICE_42
ROUTE         1     0.000     R10C29C.F1 to    R10C29C.DI1 n36 (to osc_out)
                  --------
                    2.809   (76.4% logic, 23.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29A.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.822ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i2  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i5  (to osc_out +)

   Delay:               2.781ns  (76.2% logic, 23.8% route), 3 logic levels.

 Constraint Details:

      2.781ns physical path delay SLICE_43 to SLICE_42 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.822ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29B.CLK to     R10C29B.Q0 SLICE_43 (from osc_out)
ROUTE         2     0.663     R10C29B.Q0 to     R10C29B.A0 osc_cnt_1
C0TOFCO_DE  ---     1.023     R10C29B.A0 to    R10C29B.FCO SLICE_43
ROUTE         1     0.000    R10C29B.FCO to    R10C29C.FCI n19399
FCITOF1_DE  ---     0.643    R10C29C.FCI to     R10C29C.F1 SLICE_42
ROUTE         1     0.000     R10C29C.F1 to    R10C29C.DI1 n36 (to osc_out)
                  --------
                    2.781   (76.2% logic, 23.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i4  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i7  (to osc_out +)

   Delay:               2.774ns  (76.4% logic, 23.6% route), 3 logic levels.

 Constraint Details:

      2.774ns physical path delay SLICE_42 to SLICE_41 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.829ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29C.CLK to     R10C29C.Q0 SLICE_42 (from osc_out)
ROUTE         1     0.656     R10C29C.Q0 to     R10C29C.A0 n4
C0TOFCO_DE  ---     1.023     R10C29C.A0 to    R10C29C.FCO SLICE_42
ROUTE         1     0.000    R10C29C.FCO to    R10C29D.FCI n19400
FCITOF1_DE  ---     0.643    R10C29D.FCI to     R10C29D.F1 SLICE_41
ROUTE         1     0.000     R10C29D.F1 to    R10C29D.DI1 n34_adj_815 (to osc_out)
                  --------
                    2.774   (76.4% logic, 23.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i3  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i6  (to osc_out +)

   Delay:               2.751ns  (75.9% logic, 24.1% route), 4 logic levels.

 Constraint Details:

      2.751ns physical path delay SLICE_43 to SLICE_41 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.852ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29B.CLK to     R10C29B.Q1 SLICE_43 (from osc_out)
ROUTE         2     0.663     R10C29B.Q1 to     R10C29B.A1 osc_cnt_2
C1TOFCO_DE  ---     0.889     R10C29B.A1 to    R10C29B.FCO SLICE_43
ROUTE         1     0.000    R10C29B.FCO to    R10C29C.FCI n19399
FCITOFCO_D  ---     0.162    R10C29C.FCI to    R10C29C.FCO SLICE_42
ROUTE         1     0.000    R10C29C.FCO to    R10C29D.FCI n19400
FCITOF0_DE  ---     0.585    R10C29D.FCI to     R10C29D.F0 SLICE_41
ROUTE         1     0.000     R10C29D.F0 to    R10C29D.DI0 n35_adj_816 (to osc_out)
                  --------
                    2.751   (75.9% logic, 24.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i4  (to osc_out +)

   Delay:               2.751ns  (75.9% logic, 24.1% route), 4 logic levels.

 Constraint Details:

      2.751ns physical path delay SLICE_48 to SLICE_42 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.852ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C29A.CLK to     R10C29A.Q1 SLICE_48 (from osc_out)
ROUTE         3     0.663     R10C29A.Q1 to     R10C29A.A1 osc_cnt_0
C1TOFCO_DE  ---     0.889     R10C29A.A1 to    R10C29A.FCO SLICE_48
ROUTE         1     0.000    R10C29A.FCO to    R10C29B.FCI n19398
FCITOFCO_D  ---     0.162    R10C29B.FCI to    R10C29B.FCO SLICE_43
ROUTE         1     0.000    R10C29B.FCO to    R10C29C.FCI n19399
FCITOF0_DE  ---     0.585    R10C29C.FCI to     R10C29C.F0 SLICE_42
ROUTE         1     0.000     R10C29C.F0 to    R10C29C.DI0 n37 (to osc_out)
                  --------
                    2.751   (75.9% logic, 24.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29A.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     4.111        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    4.111   (0.0% logic, 100.0% route), 0 logic levels.

Report:  318.776MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_240_0" 240.000000 MHz ;
            1211 items scored, 1000 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i2  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/dout_r_i0  (to clk_240_0 +)

   Delay:               8.439ns  (34.7% logic, 65.3% route), 6 logic levels.

 Constraint Details:

      8.439ns physical path delay usb_f1/SLICE_355 to SLICE_362 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.554ns

 Physical Path Details:

      Data path usb_f1/SLICE_355 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C34B.CLK to      R9C34B.Q1 usb_f1/SLICE_355 (from clk_240_0)
ROUTE         2     1.030      R9C34B.Q1 to     R10C34C.B1 usb_f1/data_size_2
CTOF_DEL    ---     0.495     R10C34C.B1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.710      R8C34A.F1 to      R8C34A.B0 n22484
CTOF_DEL    ---     0.495      R8C34A.B0 to      R8C34A.F0 SLICE_568
ROUTE         1     1.581      R8C34A.F0 to     R10C31B.CE usb_f1/clk_in_p_enable_33 (to clk_240_0)
                  --------
                    8.439   (34.7% logic, 65.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to     R9C34B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C31B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.498ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i5  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/dout_r_i0  (to clk_240_0 +)

   Delay:               8.383ns  (34.9% logic, 65.1% route), 6 logic levels.

 Constraint Details:

      8.383ns physical path delay usb_f1/SLICE_357 to SLICE_362 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.498ns

 Physical Path Details:

      Data path usb_f1/SLICE_357 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C34B.CLK to     R10C34B.Q0 usb_f1/SLICE_357 (from clk_240_0)
ROUTE         2     0.974     R10C34B.Q0 to     R10C34C.A1 usb_f1/data_size_5
CTOF_DEL    ---     0.495     R10C34C.A1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.710      R8C34A.F1 to      R8C34A.B0 n22484
CTOF_DEL    ---     0.495      R8C34A.B0 to      R8C34A.F0 SLICE_568
ROUTE         1     1.581      R8C34A.F0 to     R10C31B.CE usb_f1/clk_in_p_enable_33 (to clk_240_0)
                  --------
                    8.383   (34.9% logic, 65.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C34B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C31B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i10  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/dout_r_i0  (to clk_240_0 +)

   Delay:               8.160ns  (35.9% logic, 64.1% route), 6 logic levels.

 Constraint Details:

      8.160ns physical path delay usb_f1/SLICE_361 to SLICE_362 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.275ns

 Physical Path Details:

      Data path usb_f1/SLICE_361 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C33D.CLK to     R10C33D.Q0 usb_f1/SLICE_361 (from clk_240_0)
ROUTE         2     0.751     R10C33D.Q0 to     R10C34C.C1 usb_f1/data_size_10
CTOF_DEL    ---     0.495     R10C34C.C1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.710      R8C34A.F1 to      R8C34A.B0 n22484
CTOF_DEL    ---     0.495      R8C34A.B0 to      R8C34A.F0 SLICE_568
ROUTE         1     1.581      R8C34A.F0 to     R10C31B.CE usb_f1/clk_in_p_enable_33 (to clk_240_0)
                  --------
                    8.160   (35.9% logic, 64.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C33D.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C31B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i4  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/dout_r_i0  (to clk_240_0 +)

   Delay:               8.061ns  (36.3% logic, 63.7% route), 6 logic levels.

 Constraint Details:

      8.061ns physical path delay usb_f1/SLICE_356 to SLICE_362 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.176ns

 Physical Path Details:

      Data path usb_f1/SLICE_356 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C34D.CLK to      R9C34D.Q1 usb_f1/SLICE_356 (from clk_240_0)
ROUTE         2     0.652      R9C34D.Q1 to     R10C34C.D1 usb_f1/data_size_4
CTOF_DEL    ---     0.495     R10C34C.D1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.710      R8C34A.F1 to      R8C34A.B0 n22484
CTOF_DEL    ---     0.495      R8C34A.B0 to      R8C34A.F0 SLICE_568
ROUTE         1     1.581      R8C34A.F0 to     R10C31B.CE usb_f1/clk_in_p_enable_33 (to clk_240_0)
                  --------
                    8.061   (36.3% logic, 63.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to     R9C34D.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C31B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.051ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i2  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2489__i2  (to clk_240_0 +)

   Delay:               7.936ns  (36.9% logic, 63.1% route), 6 logic levels.

 Constraint Details:

      7.936ns physical path delay usb_f1/SLICE_355 to SLICE_136 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.051ns

 Physical Path Details:

      Data path usb_f1/SLICE_355 to SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C34B.CLK to      R9C34B.Q1 usb_f1/SLICE_355 (from clk_240_0)
ROUTE         2     1.030      R9C34B.Q1 to     R10C34C.B1 usb_f1/data_size_2
CTOF_DEL    ---     0.495     R10C34C.B1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.673      R8C34A.F1 to      R8C34C.A1 n22484
CTOF_DEL    ---     0.495      R8C34C.A1 to      R8C34C.F1 dis1/SLICE_622
ROUTE         3     1.115      R8C34C.F1 to     R12C34C.CE clk_in_p_enable_28_adj_761 (to clk_240_0)
                  --------
                    7.936   (36.9% logic, 63.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to     R9C34B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R12C34C.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.021ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i2  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2489__i0  (to clk_240_0 +)

   Delay:               7.906ns  (37.0% logic, 63.0% route), 6 logic levels.

 Constraint Details:

      7.906ns physical path delay usb_f1/SLICE_355 to SLICE_333 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.021ns

 Physical Path Details:

      Data path usb_f1/SLICE_355 to SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C34B.CLK to      R9C34B.Q1 usb_f1/SLICE_355 (from clk_240_0)
ROUTE         2     1.030      R9C34B.Q1 to     R10C34C.B1 usb_f1/data_size_2
CTOF_DEL    ---     0.495     R10C34C.B1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.673      R8C34A.F1 to      R8C34C.A1 n22484
CTOF_DEL    ---     0.495      R8C34C.A1 to      R8C34C.F1 dis1/SLICE_622
ROUTE         3     1.085      R8C34C.F1 to      R9C34C.CE clk_in_p_enable_28_adj_761 (to clk_240_0)
                  --------
                    7.906   (37.0% logic, 63.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to     R9C34B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to     R9C34C.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.995ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i5  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2489__i2  (to clk_240_0 +)

   Delay:               7.880ns  (37.1% logic, 62.9% route), 6 logic levels.

 Constraint Details:

      7.880ns physical path delay usb_f1/SLICE_357 to SLICE_136 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 3.995ns

 Physical Path Details:

      Data path usb_f1/SLICE_357 to SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C34B.CLK to     R10C34B.Q0 usb_f1/SLICE_357 (from clk_240_0)
ROUTE         2     0.974     R10C34B.Q0 to     R10C34C.A1 usb_f1/data_size_5
CTOF_DEL    ---     0.495     R10C34C.A1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.673      R8C34A.F1 to      R8C34C.A1 n22484
CTOF_DEL    ---     0.495      R8C34C.A1 to      R8C34C.F1 dis1/SLICE_622
ROUTE         3     1.115      R8C34C.F1 to     R12C34C.CE clk_in_p_enable_28_adj_761 (to clk_240_0)
                  --------
                    7.880   (37.1% logic, 62.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C34B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R12C34C.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i5  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2489__i0  (to clk_240_0 +)

   Delay:               7.850ns  (37.3% logic, 62.7% route), 6 logic levels.

 Constraint Details:

      7.850ns physical path delay usb_f1/SLICE_357 to SLICE_333 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 3.965ns

 Physical Path Details:

      Data path usb_f1/SLICE_357 to SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C34B.CLK to     R10C34B.Q0 usb_f1/SLICE_357 (from clk_240_0)
ROUTE         2     0.974     R10C34B.Q0 to     R10C34C.A1 usb_f1/data_size_5
CTOF_DEL    ---     0.495     R10C34C.A1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.673      R8C34A.F1 to      R8C34C.A1 n22484
CTOF_DEL    ---     0.495      R8C34C.A1 to      R8C34C.F1 dis1/SLICE_622
ROUTE         3     1.085      R8C34C.F1 to      R9C34C.CE clk_in_p_enable_28_adj_761 (to clk_240_0)
                  --------
                    7.850   (37.3% logic, 62.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C34B.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to     R9C34C.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i10  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2489__i2  (to clk_240_0 +)

   Delay:               7.657ns  (38.2% logic, 61.8% route), 6 logic levels.

 Constraint Details:

      7.657ns physical path delay usb_f1/SLICE_361 to SLICE_136 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 3.772ns

 Physical Path Details:

      Data path usb_f1/SLICE_361 to SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C33D.CLK to     R10C33D.Q0 usb_f1/SLICE_361 (from clk_240_0)
ROUTE         2     0.751     R10C33D.Q0 to     R10C34C.C1 usb_f1/data_size_10
CTOF_DEL    ---     0.495     R10C34C.C1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.673      R8C34A.F1 to      R8C34C.A1 n22484
CTOF_DEL    ---     0.495      R8C34C.A1 to      R8C34C.F1 dis1/SLICE_622
ROUTE         3     1.115      R8C34C.F1 to     R12C34C.CE clk_in_p_enable_28_adj_761 (to clk_240_0)
                  --------
                    7.657   (38.2% logic, 61.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C33D.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R12C34C.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i10  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2489__i0  (to clk_240_0 +)

   Delay:               7.627ns  (38.4% logic, 61.6% route), 6 logic levels.

 Constraint Details:

      7.627ns physical path delay usb_f1/SLICE_361 to SLICE_333 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 3.742ns

 Physical Path Details:

      Data path usb_f1/SLICE_361 to SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C33D.CLK to     R10C33D.Q0 usb_f1/SLICE_361 (from clk_240_0)
ROUTE         2     0.751     R10C33D.Q0 to     R10C34C.C1 usb_f1/data_size_10
CTOF_DEL    ---     0.495     R10C34C.C1 to     R10C34C.F1 usb_f1/SLICE_572
ROUTE         1     0.436     R10C34C.F1 to     R10C34C.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R10C34C.C0 to     R10C34C.F0 usb_f1/SLICE_572
ROUTE        11     0.710     R10C34C.F0 to     R10C34D.B0 usb_f1/n18_adj_732
CTOF_DEL    ---     0.495     R10C34D.B0 to     R10C34D.F0 usb_f1/SLICE_571
ROUTE         4     1.045     R10C34D.F0 to      R8C34A.B1 n15332
CTOF_DEL    ---     0.495      R8C34A.B1 to      R8C34A.F1 SLICE_568
ROUTE         3     0.673      R8C34A.F1 to      R8C34C.A1 n22484
CTOF_DEL    ---     0.495      R8C34C.A1 to      R8C34C.F1 dis1/SLICE_622
ROUTE         3     1.085      R8C34C.F1 to      R9C34C.CE clk_in_p_enable_28_adj_761 (to clk_240_0)
                  --------
                    7.627   (38.4% logic, 61.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to    R10C33D.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.880     LPLL.CLKOP to     R9C34C.CLK clk_240_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 114.666MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_266_0" 266.666667 MHz ;
            1502 items scored, 1244 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.652ns (weighted slack = -24.022ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i4  (from clk_240_0 +)
   Destination:    FF         Data in        brain2/sh_state_12  (to clk_266_0 +)

   Delay:               5.198ns  (46.8% logic, 53.2% route), 5 logic levels.

 Constraint Details:

      5.198ns physical path delay SLICE_54 to SLICE_319 exceeds
      (delay constraint based on source clock period of 4.167ns and destination clock period of 3.750ns)
      0.414ns delay constraint less
     -2.316ns skew and
      0.018ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 2.546ns) by 2.652ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C33C.CLK to     R11C33C.Q1 SLICE_54 (from clk_240_0)
ROUTE         2     0.993     R11C33C.Q1 to     R11C31D.A0 pll2_cnt240_4
CTOF_DEL    ---     0.495     R11C31D.A0 to     R11C31D.F0 SLICE_678
ROUTE         2     0.637     R11C31D.F0 to     R11C32D.D1 n21328
CTOF_DEL    ---     0.495     R11C32D.D1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.651     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.495     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.049     R11C32B.F0 to    R11C32B.DI0 n8254 (to clk_266_0)
                  --------
                    5.198   (46.8% logic, 53.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     2.276        5.PADDI to      LPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP sec_pll/PLLInst_0
ROUTE        36     1.880     LPLL.CLKOP to    R11C33C.CLK clk_240_0
                  --------
                    5.288   (21.4% logic, 78.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP sec_pll/PLLInst_0
ROUTE        36     2.053     LPLL.CLKOP to     LPLL.CLKFB clk_240_0
                  --------
                    2.053   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.937      RPLL.CLKI to     RPLL.CLKOS main_pll/PLLInst_0
ROUTE        36     1.898     RPLL.CLKOS to    R11C32B.CLK clk_266_0
                  --------
                    7.604   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 7.424ns (weighted slack = -22.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i3  (from clk_114 +)
   Destination:    FF         Data in        brain2/sh_state_12  (to clk_266_0 +)

   Delay:               8.054ns  (42.5% logic, 57.5% route), 7 logic levels.

 Constraint Details:

      8.054ns physical path delay SLICE_18 to SLICE_319 exceeds
      (delay constraint based on source clock period of 8.750ns and destination clock period of 3.750ns)
      1.250ns delay constraint less
      0.454ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 0.630ns) by 7.424ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30C.CLK to     R10C30C.Q0 SLICE_18 (from clk_114)
ROUTE         4     0.983     R10C30C.Q0 to     R11C30A.A1 pll1_cnt114_3
CTOF_DEL    ---     0.495     R11C30A.A1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.775     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.495     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.693     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.495     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     1.045     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.495     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.651     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.495     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.049     R11C32B.F0 to    R11C32B.DI0 n8254 (to clk_266_0)
                  --------
                    8.054   (42.5% logic, 57.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 main_pll/PLLInst_0
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    8.058   (14.0% logic, 86.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.937      RPLL.CLKI to     RPLL.CLKOS main_pll/PLLInst_0
ROUTE        36     1.898     RPLL.CLKOS to    R11C32B.CLK clk_266_0
                  --------
                    7.604   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 6.229ns (weighted slack = -18.687ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i3  (from clk_114 +)
   Destination:    FF         Data in        br5_shout_I_0/sh_state_12  (to n8254 +)

   Delay:               8.985ns  (43.6% logic, 56.4% route), 8 logic levels.

 Constraint Details:

      8.985ns physical path delay SLICE_18 to SLICE_322 exceeds
      (delay constraint based on source clock period of 8.750ns and destination clock period of 3.750ns)
      1.250ns delay constraint less
     -1.672ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 2.756ns) by 6.229ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30C.CLK to     R10C30C.Q0 SLICE_18 (from clk_114)
ROUTE         4     0.983     R10C30C.Q0 to     R11C30A.A1 pll1_cnt114_3
CTOF_DEL    ---     0.495     R11C30A.A1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.775     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.495     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.693     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.495     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     1.045     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.495     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.651     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.495     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.485     R11C32B.F0 to     R11C32D.C0 n8254
CTOF_DEL    ---     0.495     R11C32D.C0 to     R11C32D.F0 SLICE_322
ROUTE         1     0.000     R11C32D.F0 to    R11C32D.DI0 br5_shout_I_0/sh_state_N_660 (to n8254)
                  --------
                    8.985   (43.6% logic, 56.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 main_pll/PLLInst_0
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    8.058   (14.0% logic, 86.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.937      RPLL.CLKI to     RPLL.CLKOS main_pll/PLLInst_0
ROUTE        36     2.870     RPLL.CLKOS to     R11C32B.D0 clk_266_0
CTOF_DEL    ---     0.495     R11C32B.D0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.659     R11C32B.F0 to    R11C32D.CLK n8254
                  --------
                    9.730   (26.4% logic, 73.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 6.099ns (weighted slack = -18.297ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i3  (from clk_114 +)
   Destination:    FF         Data in        brain2/sh_state_12  (to clk_266_0 +)

   Delay:               6.621ns  (36.7% logic, 63.3% route), 5 logic levels.

 Constraint Details:

      6.621ns physical path delay SLICE_18 to SLICE_319 exceeds
      (delay constraint based on source clock period of 8.750ns and destination clock period of 3.750ns)
      1.250ns delay constraint less
      0.454ns skew and
      0.000ns feedback compensation and
      0.274ns LSR_SET requirement (totaling 0.522ns) by 6.099ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30C.CLK to     R10C30C.Q0 SLICE_18 (from clk_114)
ROUTE         4     0.983     R10C30C.Q0 to     R11C30A.A1 pll1_cnt114_3
CTOF_DEL    ---     0.495     R11C30A.A1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.775     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.495     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.693     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.495     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     1.045     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.495     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.693     R11C32D.F1 to    R11C32B.LSR shout_N_658_adj_812 (to clk_266_0)
                  --------
                    6.621   (36.7% logic, 63.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 main_pll/PLLInst_0
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    8.058   (14.0% logic, 86.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.937      RPLL.CLKI to     RPLL.CLKOS main_pll/PLLInst_0
ROUTE        36     1.898     RPLL.CLKOS to    R11C32B.CLK clk_266_0
                  --------
                    7.604   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.557ns (weighted slack = -16.671ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i3  (from clk_114 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:              12.411ns  (39.5% logic, 60.5% route), 10 logic levels.

 Constraint Details:

     12.411ns physical path delay SLICE_18 to SLICE_321 exceeds
      (delay constraint based on source clock period of 8.750ns and destination clock period of 3.750ns)
      1.250ns delay constraint less
     -5.770ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 6.854ns) by 5.557ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30C.CLK to     R10C30C.Q0 SLICE_18 (from clk_114)
ROUTE         4     0.983     R10C30C.Q0 to     R11C30A.A1 pll1_cnt114_3
CTOF_DEL    ---     0.495     R11C30A.A1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.775     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.495     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.693     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.495     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     1.045     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.495     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.651     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.495     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.742     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.495     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.769     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.495     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     1.410     R11C31A.F1 to     R11C32C.D0 shout_N_658
CTOF_DEL    ---     0.495     R11C32C.D0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                   12.411   (39.5% logic, 60.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 main_pll/PLLInst_0
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    8.058   (14.0% logic, 86.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.937      RPLL.CLKI to     RPLL.CLKOS main_pll/PLLInst_0
ROUTE        36     2.870     RPLL.CLKOS to     R11C32B.D0 clk_266_0
CTOF_DEL    ---     0.495     R11C32B.D0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.742     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.495     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.769     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.495     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.718     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.495     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     1.043     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                   13.828   (29.3% logic, 70.7% route), 6 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.711ns (weighted slack = -14.133ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i3  (from clk_114 +)
   Destination:    FF         Data in        br5_shout_I_0/sh_state_12  (to n8254 +)

   Delay:               7.467ns  (39.2% logic, 60.8% route), 6 logic levels.

 Constraint Details:

      7.467ns physical path delay SLICE_18 to SLICE_322 exceeds
      (delay constraint based on source clock period of 8.750ns and destination clock period of 3.750ns)
      1.250ns delay constraint less
     -1.672ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 2.756ns) by 4.711ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30C.CLK to     R10C30C.Q0 SLICE_18 (from clk_114)
ROUTE         4     0.983     R10C30C.Q0 to     R11C30A.A1 pll1_cnt114_3
CTOF_DEL    ---     0.495     R11C30A.A1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.775     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.495     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.693     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.495     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     1.045     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.495     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     1.044     R11C32D.F1 to     R11C32D.B0 shout_N_658_adj_812
CTOF_DEL    ---     0.495     R11C32D.B0 to     R11C32D.F0 SLICE_322
ROUTE         1     0.000     R11C32D.F0 to    R11C32D.DI0 br5_shout_I_0/sh_state_N_660 (to n8254)
                  --------
                    7.467   (39.2% logic, 60.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 main_pll/PLLInst_0
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    8.058   (14.0% logic, 86.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.937      RPLL.CLKI to     RPLL.CLKOS main_pll/PLLInst_0
ROUTE        36     2.870     RPLL.CLKOS to     R11C32B.D0 clk_266_0
CTOF_DEL    ---     0.495     R11C32B.D0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.659     R11C32B.F0 to    R11C32D.CLK n8254
                  --------
                    9.730   (26.4% logic, 73.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.457ns (weighted slack = -13.197ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i4  (from clk_240_0 +)
   Destination:    FF         Data in        br5_shout_I_0/sh_state_12  (to n8254 +)

   Delay:               6.129ns  (47.8% logic, 52.2% route), 6 logic levels.

 Constraint Details:

      6.129ns physical path delay SLICE_54 to SLICE_322 exceeds
      (delay constraint based on source clock period of 4.167ns and destination clock period of 3.750ns)
      0.414ns delay constraint less
     -4.442ns skew and
      0.018ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 4.672ns) by 1.457ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C33C.CLK to     R11C33C.Q1 SLICE_54 (from clk_240_0)
ROUTE         2     0.993     R11C33C.Q1 to     R11C31D.A0 pll2_cnt240_4
CTOF_DEL    ---     0.495     R11C31D.A0 to     R11C31D.F0 SLICE_678
ROUTE         2     0.637     R11C31D.F0 to     R11C32D.D1 n21328
CTOF_DEL    ---     0.495     R11C32D.D1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.651     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.495     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.485     R11C32B.F0 to     R11C32D.C0 n8254
CTOF_DEL    ---     0.495     R11C32D.C0 to     R11C32D.F0 SLICE_322
ROUTE         1     0.000     R11C32D.F0 to    R11C32D.DI0 br5_shout_I_0/sh_state_N_660 (to n8254)
                  --------
                    6.129   (47.8% logic, 52.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     2.276        5.PADDI to      LPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP sec_pll/PLLInst_0
ROUTE        36     1.880     LPLL.CLKOP to    R11C33C.CLK clk_240_0
                  --------
                    5.288   (21.4% logic, 78.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP sec_pll/PLLInst_0
ROUTE        36     2.053     LPLL.CLKOP to     LPLL.CLKFB clk_240_0
                  --------
                    2.053   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.937      RPLL.CLKI to     RPLL.CLKOS main_pll/PLLInst_0
ROUTE        36     2.870     RPLL.CLKOS to     R11C32B.D0 clk_266_0
CTOF_DEL    ---     0.495     R11C32B.D0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.659     R11C32B.F0 to    R11C32D.CLK n8254
                  --------
                    9.730   (26.4% logic, 73.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.327ns (weighted slack = -12.020ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i4  (from clk_240_0 +)
   Destination:    FF         Data in        brain2/sh_state_12  (to clk_266_0 +)

   Delay:               3.765ns  (38.3% logic, 61.7% route), 3 logic levels.

 Constraint Details:

      3.765ns physical path delay SLICE_54 to SLICE_319 exceeds
      (delay constraint based on source clock period of 4.167ns and destination clock period of 3.750ns)
      0.414ns delay constraint less
     -2.316ns skew and
      0.018ns feedback compensation and
      0.274ns LSR_SET requirement (totaling 2.438ns) by 1.327ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C33C.CLK to     R11C33C.Q1 SLICE_54 (from clk_240_0)
ROUTE         2     0.993     R11C33C.Q1 to     R11C31D.A0 pll2_cnt240_4
CTOF_DEL    ---     0.495     R11C31D.A0 to     R11C31D.F0 SLICE_678
ROUTE         2     0.637     R11C31D.F0 to     R11C32D.D1 n21328
CTOF_DEL    ---     0.495     R11C32D.D1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.693     R11C32D.F1 to    R11C32B.LSR shout_N_658_adj_812 (to clk_266_0)
                  --------
                    3.765   (38.3% logic, 61.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     2.276        5.PADDI to      LPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP sec_pll/PLLInst_0
ROUTE        36     1.880     LPLL.CLKOP to    R11C33C.CLK clk_240_0
                  --------
                    5.288   (21.4% logic, 78.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP sec_pll/PLLInst_0
ROUTE        36     2.053     LPLL.CLKOP to     LPLL.CLKFB clk_240_0
                  --------
                    2.053   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.937      RPLL.CLKI to     RPLL.CLKOS main_pll/PLLInst_0
ROUTE        36     1.898     RPLL.CLKOS to    R11C32B.CLK clk_266_0
                  --------
                    7.604   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 3.344ns (weighted slack = -10.032ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i3  (from clk_114 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:              10.198ns  (43.3% logic, 56.7% route), 9 logic levels.

 Constraint Details:

     10.198ns physical path delay SLICE_18 to SLICE_321 exceeds
      (delay constraint based on source clock period of 8.750ns and destination clock period of 3.750ns)
      1.250ns delay constraint less
     -5.770ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 6.854ns) by 3.344ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30C.CLK to     R10C30C.Q0 SLICE_18 (from clk_114)
ROUTE         4     0.983     R10C30C.Q0 to     R11C30A.A1 pll1_cnt114_3
CTOF_DEL    ---     0.495     R11C30A.A1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.775     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.495     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.693     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.495     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     1.045     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.495     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.651     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.495     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.742     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.495     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.461     R11C32C.F1 to     R11C32C.C0 shout_N_658_adj_810
CTOF_DEL    ---     0.495     R11C32C.C0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                   10.198   (43.3% logic, 56.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 main_pll/PLLInst_0
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    8.058   (14.0% logic, 86.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          5.PAD to        5.PADDI clk_in
ROUTE         2     3.637        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.937      RPLL.CLKI to     RPLL.CLKOS main_pll/PLLInst_0
ROUTE        36     2.870     RPLL.CLKOS to     R11C32B.D0 clk_266_0
CTOF_DEL    ---     0.495     R11C32B.D0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.742     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.495     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.769     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.495     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.718     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.495     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     1.043     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                   13.828   (29.3% logic, 70.7% route), 6 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     2.071     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 9.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rng1_cnt2_2464__i13  (from rng1_cnt[7] +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:              12.400ns  (39.6% logic, 60.4% route), 10 logic levels.

 Constraint Details:

     12.400ns physical path delay SLICE_45 to SLICE_321 exceeds
      3.750ns delay constraint less
      0.511ns skew and
      0.166ns DIN_SET requirement (totaling 3.073ns) by 9.327ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C32D.CLK to     R12C32D.Q0 SLICE_45 (from rng1_cnt[7])
ROUTE         3     0.972     R12C32D.Q0 to     R11C30A.D1 rng1_cnt2_13
CTOF_DEL    ---     0.495     R11C30A.D1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.775     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.495     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.693     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.495     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     1.045     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.495     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.651     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.495     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.742     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.495     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.769     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.495     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     1.410     R11C31A.F1 to     R11C32C.D0 shout_N_658
CTOF_DEL    ---     0.495     R11C32C.D0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                   12.400   (39.6% logic, 60.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path reset to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          1.PAD to        1.PADDI reset
ROUTE       290     4.642        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.495     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     2.769     R15C30A.F1 to     R9C33A.CLK rng1_clk_0
REG_DEL     ---     0.452     R9C33A.CLK to      R9C33A.Q0 SLICE_28
ROUTE        10     1.426      R9C33A.Q0 to    R12C32D.CLK rng1_cnt[7]
                  --------
                   10.916   (19.0% logic, 81.0% route), 3 logic levels.

      Destination Clock Path reset to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          1.PAD to        1.PADDI reset
ROUTE       290     4.642        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.495     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     1.463     R15C30A.F1 to    R11C30D.CLK rng1_clk_0
REG_DEL     ---     0.452    R11C30D.CLK to     R11C30D.Q0 SLICE_314
ROUTE        24     0.683     R11C30D.Q0 to     R11C31A.D0 rng1_out[0]
CTOF_DEL    ---     0.495     R11C31A.D0 to     R11C31A.F0 SLICE_318
ROUTE         3     1.043     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                   10.405   (24.7% logic, 75.3% route), 4 logic levels.

Warning:  36.009MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_114" 114.285714 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i0  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:               2.744ns  (76.1% logic, 23.9% route), 4 logic levels.

 Constraint Details:

      2.744ns physical path delay SLICE_22 to SLICE_18 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 5.840ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30A.CLK to     R10C30A.Q1 SLICE_22 (from clk_114)
ROUTE         1     0.656     R10C30A.Q1 to     R10C30A.A1 n4_adj_823
C1TOFCO_DE  ---     0.889     R10C30A.A1 to    R10C30A.FCO SLICE_22
ROUTE         1     0.000    R10C30A.FCO to    R10C30B.FCI n19483
FCITOFCO_D  ---     0.162    R10C30B.FCI to    R10C30B.FCO SLICE_20
ROUTE         1     0.000    R10C30B.FCO to    R10C30C.FCI n19484
FCITOF0_DE  ---     0.585    R10C30C.FCI to     R10C30C.F0 SLICE_18
ROUTE         1     0.000     R10C30C.F0 to    R10C30C.DI0 n22 (to clk_114)
                  --------
                    2.744   (76.1% logic, 23.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.868ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i1  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:               2.716ns  (75.8% logic, 24.2% route), 3 logic levels.

 Constraint Details:

      2.716ns physical path delay SLICE_20 to SLICE_18 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 5.868ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30B.CLK to     R10C30B.Q0 SLICE_20 (from clk_114)
ROUTE         1     0.656     R10C30B.Q0 to     R10C30B.A0 n3_adj_822
C0TOFCO_DE  ---     1.023     R10C30B.A0 to    R10C30B.FCO SLICE_20
ROUTE         1     0.000    R10C30B.FCO to    R10C30C.FCI n19484
FCITOF0_DE  ---     0.585    R10C30C.FCI to     R10C30C.F0 SLICE_18
ROUTE         1     0.000     R10C30C.F0 to    R10C30C.DI0 n22 (to clk_114)
                  --------
                    2.716   (75.8% logic, 24.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i0  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i2  (to clk_114 +)

   Delay:               2.640ns  (75.2% logic, 24.8% route), 3 logic levels.

 Constraint Details:

      2.640ns physical path delay SLICE_22 to SLICE_20 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 5.944ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30A.CLK to     R10C30A.Q1 SLICE_22 (from clk_114)
ROUTE         1     0.656     R10C30A.Q1 to     R10C30A.A1 n4_adj_823
C1TOFCO_DE  ---     0.889     R10C30A.A1 to    R10C30A.FCO SLICE_22
ROUTE         1     0.000    R10C30A.FCO to    R10C30B.FCI n19483
FCITOF1_DE  ---     0.643    R10C30B.FCI to     R10C30B.F1 SLICE_20
ROUTE         1     0.000     R10C30B.F1 to    R10C30B.DI1 n23_adj_824 (to clk_114)
                  --------
                    2.640   (75.2% logic, 24.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.002ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i2  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:               2.582ns  (74.6% logic, 25.4% route), 3 logic levels.

 Constraint Details:

      2.582ns physical path delay SLICE_20 to SLICE_18 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 6.002ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30B.CLK to     R10C30B.Q1 SLICE_20 (from clk_114)
ROUTE         1     0.656     R10C30B.Q1 to     R10C30B.A1 n2_adj_821
C1TOFCO_DE  ---     0.889     R10C30B.A1 to    R10C30B.FCO SLICE_20
ROUTE         1     0.000    R10C30B.FCO to    R10C30C.FCI n19484
FCITOF0_DE  ---     0.585    R10C30C.FCI to     R10C30C.F0 SLICE_18
ROUTE         1     0.000     R10C30C.F0 to    R10C30C.DI0 n22 (to clk_114)
                  --------
                    2.582   (74.6% logic, 25.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.002ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i0  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i1  (to clk_114 +)

   Delay:               2.582ns  (74.6% logic, 25.4% route), 3 logic levels.

 Constraint Details:

      2.582ns physical path delay SLICE_22 to SLICE_20 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 6.002ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30A.CLK to     R10C30A.Q1 SLICE_22 (from clk_114)
ROUTE         1     0.656     R10C30A.Q1 to     R10C30A.A1 n4_adj_823
C1TOFCO_DE  ---     0.889     R10C30A.A1 to    R10C30A.FCO SLICE_22
ROUTE         1     0.000    R10C30A.FCO to    R10C30B.FCI n19483
FCITOF0_DE  ---     0.585    R10C30B.FCI to     R10C30B.F0 SLICE_20
ROUTE         1     0.000     R10C30B.F0 to    R10C30B.DI0 n24 (to clk_114)
                  --------
                    2.582   (74.6% logic, 25.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.587ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i1  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i2  (to clk_114 +)

   Delay:               1.997ns  (67.2% logic, 32.8% route), 2 logic levels.

 Constraint Details:

      1.997ns physical path delay SLICE_20 to SLICE_20 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 6.587ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30B.CLK to     R10C30B.Q0 SLICE_20 (from clk_114)
ROUTE         1     0.656     R10C30B.Q0 to     R10C30B.A0 n3_adj_822
CTOF1_DEL   ---     0.889     R10C30B.A0 to     R10C30B.F1 SLICE_20
ROUTE         1     0.000     R10C30B.F1 to    R10C30B.DI1 n23_adj_824 (to clk_114)
                  --------
                    1.997   (67.2% logic, 32.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.962ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i3  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:               1.622ns  (58.4% logic, 41.6% route), 2 logic levels.

 Constraint Details:

      1.622ns physical path delay SLICE_18 to SLICE_18 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 6.962ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30C.CLK to     R10C30C.Q0 SLICE_18 (from clk_114)
ROUTE         4     0.675     R10C30C.Q0 to     R10C30C.A0 pll1_cnt114_3
CTOF_DEL    ---     0.495     R10C30C.A0 to     R10C30C.F0 SLICE_18
ROUTE         1     0.000     R10C30C.F0 to    R10C30C.DI0 n22 (to clk_114)
                  --------
                    1.622   (58.4% logic, 41.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i2  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i2  (to clk_114 +)

   Delay:               1.603ns  (59.1% logic, 40.9% route), 2 logic levels.

 Constraint Details:

      1.603ns physical path delay SLICE_20 to SLICE_20 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 6.981ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30B.CLK to     R10C30B.Q1 SLICE_20 (from clk_114)
ROUTE         1     0.656     R10C30B.Q1 to     R10C30B.A1 n2_adj_821
CTOF_DEL    ---     0.495     R10C30B.A1 to     R10C30B.F1 SLICE_20
ROUTE         1     0.000     R10C30B.F1 to    R10C30B.DI1 n23_adj_824 (to clk_114)
                  --------
                    1.603   (59.1% logic, 40.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i1  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i1  (to clk_114 +)

   Delay:               1.603ns  (59.1% logic, 40.9% route), 2 logic levels.

 Constraint Details:

      1.603ns physical path delay SLICE_20 to SLICE_20 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 6.981ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30B.CLK to     R10C30B.Q0 SLICE_20 (from clk_114)
ROUTE         1     0.656     R10C30B.Q0 to     R10C30B.A0 n3_adj_822
CTOF_DEL    ---     0.495     R10C30B.A0 to     R10C30B.F0 SLICE_20
ROUTE         1     0.000     R10C30B.F0 to    R10C30B.DI0 n24 (to clk_114)
                  --------
                    1.603   (59.1% logic, 40.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i0  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i0  (to clk_114 +)

   Delay:               1.603ns  (59.1% logic, 40.9% route), 2 logic levels.

 Constraint Details:

      1.603ns physical path delay SLICE_22 to SLICE_22 meets
      8.750ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.584ns) by 6.981ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C30A.CLK to     R10C30A.Q1 SLICE_22 (from clk_114)
ROUTE         1     0.656     R10C30A.Q1 to     R10C30A.A1 n4_adj_823
CTOF_DEL    ---     0.495     R10C30A.A1 to     R10C30A.F1 SLICE_22
ROUTE         1     0.000     R10C30A.F1 to    R10C30A.DI1 n25 (to clk_114)
                  --------
                    1.603   (59.1% logic, 40.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.289    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    3.289   (0.0% logic, 100.0% route), 0 logic levels.

Report:  343.643MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_400" 400.000000 MHz ;
            21 items scored, 13 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i6  (to clk_400 +)

   Delay:               2.913ns  (77.2% logic, 22.8% route), 5 logic levels.

 Constraint Details:

      2.913ns physical path delay SLICE_36 to SLICE_33 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.579ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25A.CLK to     R17C25A.Q1 SLICE_36 (from clk_400)
ROUTE         2     0.663     R17C25A.Q1 to     R17C25A.A1 pll1_cnt400_0
C1TOFCO_DE  ---     0.889     R17C25A.A1 to    R17C25A.FCO SLICE_36
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI n19493
FCITOFCO_D  ---     0.162    R17C25B.FCI to    R17C25B.FCO SLICE_35
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI n19494
FCITOFCO_D  ---     0.162    R17C25C.FCI to    R17C25C.FCO SLICE_34
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI n19495
FCITOF0_DE  ---     0.585    R17C25D.FCI to     R17C25D.F0 SLICE_33
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 n30_adj_837 (to clk_400)
                  --------
                    2.913   (77.2% logic, 22.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25A.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25D.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.551ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i6  (to clk_400 +)

   Delay:               2.885ns  (77.0% logic, 23.0% route), 4 logic levels.

 Constraint Details:

      2.885ns physical path delay SLICE_35 to SLICE_33 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.551ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25B.CLK to     R17C25B.Q0 SLICE_35 (from clk_400)
ROUTE         4     0.663     R17C25B.Q0 to     R17C25B.A0 pll1_cnt400[1]
C0TOFCO_DE  ---     1.023     R17C25B.A0 to    R17C25B.FCO SLICE_35
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI n19494
FCITOFCO_D  ---     0.162    R17C25C.FCI to    R17C25C.FCO SLICE_34
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI n19495
FCITOF0_DE  ---     0.585    R17C25D.FCI to     R17C25D.F0 SLICE_33
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 n30_adj_837 (to clk_400)
                  --------
                    2.885   (77.0% logic, 23.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25D.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.475ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i5  (to clk_400 +)

   Delay:               2.809ns  (76.4% logic, 23.6% route), 4 logic levels.

 Constraint Details:

      2.809ns physical path delay SLICE_36 to SLICE_34 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.475ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25A.CLK to     R17C25A.Q1 SLICE_36 (from clk_400)
ROUTE         2     0.663     R17C25A.Q1 to     R17C25A.A1 pll1_cnt400_0
C1TOFCO_DE  ---     0.889     R17C25A.A1 to    R17C25A.FCO SLICE_36
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI n19493
FCITOFCO_D  ---     0.162    R17C25B.FCI to    R17C25B.FCO SLICE_35
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI n19494
FCITOF1_DE  ---     0.643    R17C25C.FCI to     R17C25C.F1 SLICE_34
ROUTE         1     0.000     R17C25C.F1 to    R17C25C.DI1 n31_adj_838 (to clk_400)
                  --------
                    2.809   (76.4% logic, 23.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25A.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i5  (to clk_400 +)

   Delay:               2.781ns  (76.2% logic, 23.8% route), 3 logic levels.

 Constraint Details:

      2.781ns physical path delay SLICE_35 to SLICE_34 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.447ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25B.CLK to     R17C25B.Q0 SLICE_35 (from clk_400)
ROUTE         4     0.663     R17C25B.Q0 to     R17C25B.A0 pll1_cnt400[1]
C0TOFCO_DE  ---     1.023     R17C25B.A0 to    R17C25B.FCO SLICE_35
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI n19494
FCITOF1_DE  ---     0.643    R17C25C.FCI to     R17C25C.F1 SLICE_34
ROUTE         1     0.000     R17C25C.F1 to    R17C25C.DI1 n31_adj_838 (to clk_400)
                  --------
                    2.781   (76.2% logic, 23.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i3  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i6  (to clk_400 +)

   Delay:               2.751ns  (75.9% logic, 24.1% route), 4 logic levels.

 Constraint Details:

      2.751ns physical path delay SLICE_35 to SLICE_33 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.417ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25B.CLK to     R17C25B.Q1 SLICE_35 (from clk_400)
ROUTE         2     0.663     R17C25B.Q1 to     R17C25B.A1 pll1_cnt400_2
C1TOFCO_DE  ---     0.889     R17C25B.A1 to    R17C25B.FCO SLICE_35
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI n19494
FCITOFCO_D  ---     0.162    R17C25C.FCI to    R17C25C.FCO SLICE_34
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI n19495
FCITOF0_DE  ---     0.585    R17C25D.FCI to     R17C25D.F0 SLICE_33
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 n30_adj_837 (to clk_400)
                  --------
                    2.751   (75.9% logic, 24.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25D.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i4  (to clk_400 +)

   Delay:               2.751ns  (75.9% logic, 24.1% route), 4 logic levels.

 Constraint Details:

      2.751ns physical path delay SLICE_36 to SLICE_34 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.417ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25A.CLK to     R17C25A.Q1 SLICE_36 (from clk_400)
ROUTE         2     0.663     R17C25A.Q1 to     R17C25A.A1 pll1_cnt400_0
C1TOFCO_DE  ---     0.889     R17C25A.A1 to    R17C25A.FCO SLICE_36
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI n19493
FCITOFCO_D  ---     0.162    R17C25B.FCI to    R17C25B.FCO SLICE_35
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI n19494
FCITOF0_DE  ---     0.585    R17C25C.FCI to     R17C25C.F0 SLICE_34
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 n32_adj_839 (to clk_400)
                  --------
                    2.751   (75.9% logic, 24.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25A.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i4  (to clk_400 +)

   Delay:               2.723ns  (75.7% logic, 24.3% route), 3 logic levels.

 Constraint Details:

      2.723ns physical path delay SLICE_35 to SLICE_34 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.389ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25B.CLK to     R17C25B.Q0 SLICE_35 (from clk_400)
ROUTE         4     0.663     R17C25B.Q0 to     R17C25B.A0 pll1_cnt400[1]
C0TOFCO_DE  ---     1.023     R17C25B.A0 to    R17C25B.FCO SLICE_35
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI n19494
FCITOF0_DE  ---     0.585    R17C25C.FCI to     R17C25C.F0 SLICE_34
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 n32_adj_839 (to clk_400)
                  --------
                    2.723   (75.7% logic, 24.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i4  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i6  (to clk_400 +)

   Delay:               2.716ns  (75.8% logic, 24.2% route), 3 logic levels.

 Constraint Details:

      2.716ns physical path delay SLICE_34 to SLICE_33 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25C.CLK to     R17C25C.Q0 SLICE_34 (from clk_400)
ROUTE         1     0.656     R17C25C.Q0 to     R17C25C.A0 n3_adj_836
C0TOFCO_DE  ---     1.023     R17C25C.A0 to    R17C25C.FCO SLICE_34
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI n19495
FCITOF0_DE  ---     0.585    R17C25D.FCI to     R17C25D.F0 SLICE_33
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 n30_adj_837 (to clk_400)
                  --------
                    2.716   (75.8% logic, 24.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25D.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i3  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i5  (to clk_400 +)

   Delay:               2.647ns  (75.0% logic, 25.0% route), 3 logic levels.

 Constraint Details:

      2.647ns physical path delay SLICE_35 to SLICE_34 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.313ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25B.CLK to     R17C25B.Q1 SLICE_35 (from clk_400)
ROUTE         2     0.663     R17C25B.Q1 to     R17C25B.A1 pll1_cnt400_2
C1TOFCO_DE  ---     0.889     R17C25B.A1 to    R17C25B.FCO SLICE_35
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI n19494
FCITOF1_DE  ---     0.643    R17C25C.FCI to     R17C25C.F1 SLICE_34
ROUTE         1     0.000     R17C25C.F1 to    R17C25C.DI1 n31_adj_838 (to clk_400)
                  --------
                    2.647   (75.0% logic, 25.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i3  (to clk_400 +)

   Delay:               2.647ns  (75.0% logic, 25.0% route), 3 logic levels.

 Constraint Details:

      2.647ns physical path delay SLICE_36 to SLICE_35 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.313ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25A.CLK to     R17C25A.Q1 SLICE_36 (from clk_400)
ROUTE         2     0.663     R17C25A.Q1 to     R17C25A.A1 pll1_cnt400_0
C1TOFCO_DE  ---     0.889     R17C25A.A1 to    R17C25A.FCO SLICE_36
ROUTE         1     0.000    R17C25A.FCO to    R17C25B.FCI n19493
FCITOF1_DE  ---     0.643    R17C25B.FCI to     R17C25B.F1 SLICE_35
ROUTE         1     0.000     R17C25B.F1 to    R17C25B.DI1 n33_adj_840 (to clk_400)
                  --------
                    2.647   (75.0% logic, 25.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25A.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.898     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 324.781MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_in_c" 20.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_266_1" 266.666667 MHz ;
            1411 items scored, 1198 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i16  (to clk_266_1 +)
                   FF                        dis2/pix_cnt_2496__i15

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_72 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C26A.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C26A.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i4  (to clk_266_1 +)
                   FF                        dis2/pix_cnt_2496__i3

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_78 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C24C.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C24C.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i12  (to clk_266_1 +)
                   FF                        dis2/pix_cnt_2496__i11

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_74 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C25C.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25C.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i19  (to clk_266_1 +)

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_70 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C26C.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C26C.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i0  (to clk_266_1 +)

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_80 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C24A.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C24A.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i6  (to clk_266_1 +)
                   FF                        dis2/pix_cnt_2496__i5

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_77 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C24D.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C24D.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i18  (to clk_266_1 +)
                   FF                        dis2/pix_cnt_2496__i17

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_71 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C26B.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C26B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i10  (to clk_266_1 +)
                   FF                        dis2/pix_cnt_2496__i9

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_75 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C25B.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i2  (to clk_266_1 +)
                   FF                        dis2/pix_cnt_2496__i1

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_79 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C24B.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C24B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i14  (to clk_266_1 +)
                   FF                        dis2/pix_cnt_2496__i13

   Delay:              10.912ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

     10.912ns physical path delay dis2/SLICE_75 to dis2/SLICE_73 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 7.436ns

 Physical Path Details:

      Data path dis2/SLICE_75 to dis2/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 dis2/SLICE_75 (from clk_266_1)
ROUTE         3     1.036     R10C25B.Q1 to     R10C27D.B1 dis2/pix_cnt_10
CTOF_DEL    ---     0.495     R10C27D.B1 to     R10C27D.F1 SLICE_446
ROUTE         1     0.747     R10C27D.F1 to     R10C27A.C0 dis2/n20
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 dis2/SLICE_552
ROUTE         1     0.693     R10C27A.F0 to     R10C27B.B1 dis2/n22
CTOF_DEL    ---     0.495     R10C27B.B1 to     R10C27B.F1 dis2/SLICE_233
ROUTE         3     1.552     R10C27B.F1 to     R10C20B.B0 dis2/n10201
CTOF_DEL    ---     0.495     R10C20B.B0 to     R10C20B.F0 dis2/SLICE_553
ROUTE         1     0.436     R10C20B.F0 to     R10C20B.C1 dis2/n22502
CTOF_DEL    ---     0.495     R10C20B.C1 to     R10C20B.F1 dis2/SLICE_553
ROUTE        22     3.521     R10C20B.F1 to    R10C25D.LSR dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                   10.912   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25B.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R10C25D.CLK clk_266_1
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  89.397MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_240_2" 240.000000 MHz ;
            1229 items scored, 1101 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.871ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2493__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i4  (to clk_240_2 +)

   Delay:               9.872ns  (44.7% logic, 55.3% route), 9 logic levels.

 Constraint Details:

      9.872ns physical path delay usb_f2/SLICE_391 to usb_f2/SLICE_392 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.001ns) by 5.871ns

 Physical Path Details:

      Data path usb_f2/SLICE_391 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C36C.CLK to     R10C36C.Q0 usb_f2/SLICE_391 (from clk_240_2)
ROUTE         3     0.980     R10C36C.Q0 to     R10C36A.A0 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.495     R10C36A.A0 to     R10C36A.F0 usb_f2/SLICE_694
ROUTE         1     0.626     R10C36A.F0 to     R10C36D.D1 usb_f2/n6
CTOF_DEL    ---     0.495     R10C36D.D1 to     R10C36D.F1 usb_f2/SLICE_517
ROUTE        10     1.026     R10C36D.F1 to     R10C35C.B0 usb_f2/n12377
CTOF_DEL    ---     0.495     R10C35C.B0 to     R10C35C.F0 usb_f2/SLICE_590
ROUTE         1     0.436     R10C35C.F0 to     R10C35C.C1 usb_f2/n22674
CTOF_DEL    ---     0.495     R10C35C.C1 to     R10C35C.F1 usb_f2/SLICE_590
ROUTE         1     0.967     R10C35C.F1 to     R10C35A.A0 usb_f2/n22675
CTOF_DEL    ---     0.495     R10C35A.A0 to     R10C35A.F0 usb_f2/SLICE_519
ROUTE         2     0.665     R10C35A.F0 to     R10C35A.A1 usb_f2/n6_adj_716
CTOF_DEL    ---     0.495     R10C35A.A1 to     R10C35A.F1 usb_f2/SLICE_519
ROUTE         2     0.324     R10C35A.F1 to     R10C35B.D1 usb_f2/n6_adj_715
CTOF_DEL    ---     0.495     R10C35B.D1 to     R10C35B.F1 usb_f2/SLICE_392
ROUTE         1     0.436     R10C35B.F1 to     R10C35B.C0 usb_f2/n20264
CTOF_DEL    ---     0.495     R10C35B.C0 to     R10C35B.F0 usb_f2/SLICE_392
ROUTE         1     0.000     R10C35B.F0 to    R10C35B.DI0 usb_f2/n26_adj_704 (to clk_240_2)
                  --------
                    9.872   (44.7% logic, 55.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C35B.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.626ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2493__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i3  (to clk_240_2 +)

   Delay:               9.627ns  (40.7% logic, 59.3% route), 8 logic levels.

 Constraint Details:

      9.627ns physical path delay usb_f2/SLICE_391 to usb_f2/SLICE_391 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.001ns) by 5.626ns

 Physical Path Details:

      Data path usb_f2/SLICE_391 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C36C.CLK to     R10C36C.Q0 usb_f2/SLICE_391 (from clk_240_2)
ROUTE         3     0.980     R10C36C.Q0 to     R10C36A.A0 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.495     R10C36A.A0 to     R10C36A.F0 usb_f2/SLICE_694
ROUTE         1     0.626     R10C36A.F0 to     R10C36D.D1 usb_f2/n6
CTOF_DEL    ---     0.495     R10C36D.D1 to     R10C36D.F1 usb_f2/SLICE_517
ROUTE        10     1.026     R10C36D.F1 to     R10C35C.B0 usb_f2/n12377
CTOF_DEL    ---     0.495     R10C35C.B0 to     R10C35C.F0 usb_f2/SLICE_590
ROUTE         1     0.436     R10C35C.F0 to     R10C35C.C1 usb_f2/n22674
CTOF_DEL    ---     0.495     R10C35C.C1 to     R10C35C.F1 usb_f2/SLICE_590
ROUTE         1     0.967     R10C35C.F1 to     R10C35A.A0 usb_f2/n22675
CTOF_DEL    ---     0.495     R10C35A.A0 to     R10C35A.F0 usb_f2/SLICE_519
ROUTE         2     0.665     R10C35A.F0 to     R10C35A.A1 usb_f2/n6_adj_716
CTOF_DEL    ---     0.495     R10C35A.A1 to     R10C35A.F1 usb_f2/SLICE_519
ROUTE         2     1.010     R10C35A.F1 to     R10C36C.B1 usb_f2/n6_adj_715
CTOF_DEL    ---     0.495     R10C36C.B1 to     R10C36C.F1 usb_f2/SLICE_391
ROUTE         1     0.000     R10C36C.F1 to    R10C36C.DI1 usb_f2/n27_adj_706 (to clk_240_2)
                  --------
                    9.627   (40.7% logic, 59.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2493__i3  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i4  (to clk_240_2 +)

   Delay:               9.531ns  (46.3% logic, 53.7% route), 9 logic levels.

 Constraint Details:

      9.531ns physical path delay usb_f2/SLICE_391 to usb_f2/SLICE_392 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.001ns) by 5.530ns

 Physical Path Details:

      Data path usb_f2/SLICE_391 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C36C.CLK to     R10C36C.Q1 usb_f2/SLICE_391 (from clk_240_2)
ROUTE         3     0.639     R10C36C.Q1 to     R10C36A.D0 usb_f2/wait_cnt_3
CTOF_DEL    ---     0.495     R10C36A.D0 to     R10C36A.F0 usb_f2/SLICE_694
ROUTE         1     0.626     R10C36A.F0 to     R10C36D.D1 usb_f2/n6
CTOF_DEL    ---     0.495     R10C36D.D1 to     R10C36D.F1 usb_f2/SLICE_517
ROUTE        10     1.026     R10C36D.F1 to     R10C35C.B0 usb_f2/n12377
CTOF_DEL    ---     0.495     R10C35C.B0 to     R10C35C.F0 usb_f2/SLICE_590
ROUTE         1     0.436     R10C35C.F0 to     R10C35C.C1 usb_f2/n22674
CTOF_DEL    ---     0.495     R10C35C.C1 to     R10C35C.F1 usb_f2/SLICE_590
ROUTE         1     0.967     R10C35C.F1 to     R10C35A.A0 usb_f2/n22675
CTOF_DEL    ---     0.495     R10C35A.A0 to     R10C35A.F0 usb_f2/SLICE_519
ROUTE         2     0.665     R10C35A.F0 to     R10C35A.A1 usb_f2/n6_adj_716
CTOF_DEL    ---     0.495     R10C35A.A1 to     R10C35A.F1 usb_f2/SLICE_519
ROUTE         2     0.324     R10C35A.F1 to     R10C35B.D1 usb_f2/n6_adj_715
CTOF_DEL    ---     0.495     R10C35B.D1 to     R10C35B.F1 usb_f2/SLICE_392
ROUTE         1     0.436     R10C35B.F1 to     R10C35B.C0 usb_f2/n20264
CTOF_DEL    ---     0.495     R10C35B.C0 to     R10C35B.F0 usb_f2/SLICE_392
ROUTE         1     0.000     R10C35B.F0 to    R10C35B.DI0 usb_f2/n26_adj_704 (to clk_240_2)
                  --------
                    9.531   (46.3% logic, 53.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C35B.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.398ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/data_size_i10  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/state_2492__i2  (to clk_240_2 +)

   Delay:               9.232ns  (34.2% logic, 65.8% route), 6 logic levels.

 Constraint Details:

      9.232ns physical path delay usb_f2/SLICE_381 to SLICE_143 exceeds
      4.167ns delay constraint less
      0.051ns skew and
      0.282ns CE_SET requirement (totaling 3.834ns) by 5.398ns

 Physical Path Details:

      Data path usb_f2/SLICE_381 to SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C35C.CLK to     R12C35C.Q0 usb_f2/SLICE_381 (from clk_240_2)
ROUTE         2     1.427     R12C35C.Q0 to     R12C36D.B1 usb_f2/data_size_10
CTOF_DEL    ---     0.495     R12C36D.B1 to     R12C36D.F1 usb_f2/SLICE_601
ROUTE         1     0.436     R12C36D.F1 to     R12C36D.C0 usb_f2/n10
CTOF_DEL    ---     0.495     R12C36D.C0 to     R12C36D.F0 usb_f2/SLICE_601
ROUTE        11     0.984     R12C36D.F0 to     R12C36A.A1 usb_f2/n18
CTOF_DEL    ---     0.495     R12C36A.A1 to     R12C36A.F1 usb_f2/SLICE_594
ROUTE         7     1.003     R12C36A.F1 to     R11C36C.A1 n3917
CTOOFX_DEL  ---     0.721     R11C36C.A1 to   R11C36C.OFX0 usb_f2/i16727/SLICE_491
ROUTE         1     0.623   R11C36C.OFX0 to     R11C35D.D0 usb_f2/n22312
CTOF_DEL    ---     0.495     R11C35D.D0 to     R11C35D.F0 SLICE_680
ROUTE         3     1.606     R11C35D.F0 to     R19C35B.CE usb_f2/clk_in_p_enable_33 (to clk_240_2)
                  --------
                    9.232   (34.2% logic, 65.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R12C35C.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.219    LPLL.CLKOS2 to    R19C35B.CLK clk_240_2
                  --------
                    4.219   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/state_2492__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i4  (to clk_240_2 +)

   Delay:               9.395ns  (31.2% logic, 68.8% route), 6 logic levels.

 Constraint Details:

      9.395ns physical path delay SLICE_143 to usb_f2/SLICE_392 exceeds
      4.167ns delay constraint less
     -0.051ns skew and
      0.166ns DIN_SET requirement (totaling 4.052ns) by 5.343ns

 Physical Path Details:

      Data path SLICE_143 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C35B.CLK to     R19C35B.Q0 SLICE_143 (from clk_240_2)
ROUTE        31     2.690     R19C35B.Q0 to     R10C35D.C0 state_2_adj_779
CTOF_DEL    ---     0.495     R10C35D.C0 to     R10C35D.F0 usb_f2/SLICE_647
ROUTE         6     2.353     R10C35D.F0 to     R10C35A.D0 usb_f2/n22545
CTOF_DEL    ---     0.495     R10C35A.D0 to     R10C35A.F0 usb_f2/SLICE_519
ROUTE         2     0.665     R10C35A.F0 to     R10C35A.A1 usb_f2/n6_adj_716
CTOF_DEL    ---     0.495     R10C35A.A1 to     R10C35A.F1 usb_f2/SLICE_519
ROUTE         2     0.324     R10C35A.F1 to     R10C35B.D1 usb_f2/n6_adj_715
CTOF_DEL    ---     0.495     R10C35B.D1 to     R10C35B.F1 usb_f2/SLICE_392
ROUTE         1     0.436     R10C35B.F1 to     R10C35B.C0 usb_f2/n20264
CTOF_DEL    ---     0.495     R10C35B.C0 to     R10C35B.F0 usb_f2/SLICE_392
ROUTE         1     0.000     R10C35B.F0 to    R10C35B.DI0 usb_f2/n26_adj_704 (to clk_240_2)
                  --------
                    9.395   (31.2% logic, 68.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.219    LPLL.CLKOS2 to    R19C35B.CLK clk_240_2
                  --------
                    4.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C35B.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.285ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2493__i3  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i3  (to clk_240_2 +)

   Delay:               9.286ns  (42.2% logic, 57.8% route), 8 logic levels.

 Constraint Details:

      9.286ns physical path delay usb_f2/SLICE_391 to usb_f2/SLICE_391 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.001ns) by 5.285ns

 Physical Path Details:

      Data path usb_f2/SLICE_391 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C36C.CLK to     R10C36C.Q1 usb_f2/SLICE_391 (from clk_240_2)
ROUTE         3     0.639     R10C36C.Q1 to     R10C36A.D0 usb_f2/wait_cnt_3
CTOF_DEL    ---     0.495     R10C36A.D0 to     R10C36A.F0 usb_f2/SLICE_694
ROUTE         1     0.626     R10C36A.F0 to     R10C36D.D1 usb_f2/n6
CTOF_DEL    ---     0.495     R10C36D.D1 to     R10C36D.F1 usb_f2/SLICE_517
ROUTE        10     1.026     R10C36D.F1 to     R10C35C.B0 usb_f2/n12377
CTOF_DEL    ---     0.495     R10C35C.B0 to     R10C35C.F0 usb_f2/SLICE_590
ROUTE         1     0.436     R10C35C.F0 to     R10C35C.C1 usb_f2/n22674
CTOF_DEL    ---     0.495     R10C35C.C1 to     R10C35C.F1 usb_f2/SLICE_590
ROUTE         1     0.967     R10C35C.F1 to     R10C35A.A0 usb_f2/n22675
CTOF_DEL    ---     0.495     R10C35A.A0 to     R10C35A.F0 usb_f2/SLICE_519
ROUTE         2     0.665     R10C35A.F0 to     R10C35A.A1 usb_f2/n6_adj_716
CTOF_DEL    ---     0.495     R10C35A.A1 to     R10C35A.F1 usb_f2/SLICE_519
ROUTE         2     1.010     R10C35A.F1 to     R10C36C.B1 usb_f2/n6_adj_715
CTOF_DEL    ---     0.495     R10C36C.B1 to     R10C36C.F1 usb_f2/SLICE_391
ROUTE         1     0.000     R10C36C.F1 to    R10C36C.DI1 usb_f2/n27_adj_706 (to clk_240_2)
                  --------
                    9.286   (42.2% logic, 57.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.098ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/state_2492__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i3  (to clk_240_2 +)

   Delay:               9.150ns  (26.6% logic, 73.4% route), 5 logic levels.

 Constraint Details:

      9.150ns physical path delay SLICE_143 to usb_f2/SLICE_391 exceeds
      4.167ns delay constraint less
     -0.051ns skew and
      0.166ns DIN_SET requirement (totaling 4.052ns) by 5.098ns

 Physical Path Details:

      Data path SLICE_143 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C35B.CLK to     R19C35B.Q0 SLICE_143 (from clk_240_2)
ROUTE        31     2.690     R19C35B.Q0 to     R10C35D.C0 state_2_adj_779
CTOF_DEL    ---     0.495     R10C35D.C0 to     R10C35D.F0 usb_f2/SLICE_647
ROUTE         6     2.353     R10C35D.F0 to     R10C35A.D0 usb_f2/n22545
CTOF_DEL    ---     0.495     R10C35A.D0 to     R10C35A.F0 usb_f2/SLICE_519
ROUTE         2     0.665     R10C35A.F0 to     R10C35A.A1 usb_f2/n6_adj_716
CTOF_DEL    ---     0.495     R10C35A.A1 to     R10C35A.F1 usb_f2/SLICE_519
ROUTE         2     1.010     R10C35A.F1 to     R10C36C.B1 usb_f2/n6_adj_715
CTOF_DEL    ---     0.495     R10C36C.B1 to     R10C36C.F1 usb_f2/SLICE_391
ROUTE         1     0.000     R10C36C.F1 to    R10C36C.DI1 usb_f2/n27_adj_706 (to clk_240_2)
                  --------
                    9.150   (26.6% logic, 73.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.219    LPLL.CLKOS2 to    R19C35B.CLK clk_240_2
                  --------
                    4.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/data_size_i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/state_2492__i2  (to clk_240_2 +)

   Delay:               8.776ns  (35.9% logic, 64.1% route), 6 logic levels.

 Constraint Details:

      8.776ns physical path delay usb_f2/SLICE_375 to SLICE_143 exceeds
      4.167ns delay constraint less
      0.051ns skew and
      0.282ns CE_SET requirement (totaling 3.834ns) by 4.942ns

 Physical Path Details:

      Data path usb_f2/SLICE_375 to SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C37A.CLK to     R12C37A.Q1 usb_f2/SLICE_375 (from clk_240_2)
ROUTE         2     0.971     R12C37A.Q1 to     R12C36D.A1 usb_f2/data_size_2
CTOF_DEL    ---     0.495     R12C36D.A1 to     R12C36D.F1 usb_f2/SLICE_601
ROUTE         1     0.436     R12C36D.F1 to     R12C36D.C0 usb_f2/n10
CTOF_DEL    ---     0.495     R12C36D.C0 to     R12C36D.F0 usb_f2/SLICE_601
ROUTE        11     0.984     R12C36D.F0 to     R12C36A.A1 usb_f2/n18
CTOF_DEL    ---     0.495     R12C36A.A1 to     R12C36A.F1 usb_f2/SLICE_594
ROUTE         7     1.003     R12C36A.F1 to     R11C36C.A1 n3917
CTOOFX_DEL  ---     0.721     R11C36C.A1 to   R11C36C.OFX0 usb_f2/i16727/SLICE_491
ROUTE         1     0.623   R11C36C.OFX0 to     R11C35D.D0 usb_f2/n22312
CTOF_DEL    ---     0.495     R11C35D.D0 to     R11C35D.F0 SLICE_680
ROUTE         3     1.606     R11C35D.F0 to     R19C35B.CE usb_f2/clk_in_p_enable_33 (to clk_240_2)
                  --------
                    8.776   (35.9% logic, 64.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_375:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R12C37A.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.219    LPLL.CLKOS2 to    R19C35B.CLK clk_240_2
                  --------
                    4.219   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.888ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/state_2492__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i4  (to clk_240_2 +)

   Delay:               8.940ns  (38.3% logic, 61.7% route), 7 logic levels.

 Constraint Details:

      8.940ns physical path delay SLICE_143 to usb_f2/SLICE_392 exceeds
      4.167ns delay constraint less
     -0.051ns skew and
      0.166ns DIN_SET requirement (totaling 4.052ns) by 4.888ns

 Physical Path Details:

      Data path SLICE_143 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C35B.CLK to     R19C35B.Q0 SLICE_143 (from clk_240_2)
ROUTE        31     2.690     R19C35B.Q0 to     R10C35C.C0 state_2_adj_779
CTOF_DEL    ---     0.495     R10C35C.C0 to     R10C35C.F0 usb_f2/SLICE_590
ROUTE         1     0.436     R10C35C.F0 to     R10C35C.C1 usb_f2/n22674
CTOF_DEL    ---     0.495     R10C35C.C1 to     R10C35C.F1 usb_f2/SLICE_590
ROUTE         1     0.967     R10C35C.F1 to     R10C35A.A0 usb_f2/n22675
CTOF_DEL    ---     0.495     R10C35A.A0 to     R10C35A.F0 usb_f2/SLICE_519
ROUTE         2     0.665     R10C35A.F0 to     R10C35A.A1 usb_f2/n6_adj_716
CTOF_DEL    ---     0.495     R10C35A.A1 to     R10C35A.F1 usb_f2/SLICE_519
ROUTE         2     0.324     R10C35A.F1 to     R10C35B.D1 usb_f2/n6_adj_715
CTOF_DEL    ---     0.495     R10C35B.D1 to     R10C35B.F1 usb_f2/SLICE_392
ROUTE         1     0.436     R10C35B.F1 to     R10C35B.C0 usb_f2/n20264
CTOF_DEL    ---     0.495     R10C35B.C0 to     R10C35B.F0 usb_f2/SLICE_392
ROUTE         1     0.000     R10C35B.F0 to    R10C35B.DI0 usb_f2/n26_adj_704 (to clk_240_2)
                  --------
                    8.940   (38.3% logic, 61.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.219    LPLL.CLKOS2 to    R19C35B.CLK clk_240_2
                  --------
                    4.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C35B.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.800ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2493__i4  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i4  (to clk_240_2 +)

   Delay:               8.801ns  (44.5% logic, 55.5% route), 8 logic levels.

 Constraint Details:

      8.801ns physical path delay usb_f2/SLICE_392 to usb_f2/SLICE_392 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.001ns) by 4.800ns

 Physical Path Details:

      Data path usb_f2/SLICE_392 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C35B.CLK to     R10C35B.Q0 usb_f2/SLICE_392 (from clk_240_2)
ROUTE         2     1.030     R10C35B.Q0 to     R10C36D.B1 usb_f2/wait_cnt_4
CTOF_DEL    ---     0.495     R10C36D.B1 to     R10C36D.F1 usb_f2/SLICE_517
ROUTE        10     1.026     R10C36D.F1 to     R10C35C.B0 usb_f2/n12377
CTOF_DEL    ---     0.495     R10C35C.B0 to     R10C35C.F0 usb_f2/SLICE_590
ROUTE         1     0.436     R10C35C.F0 to     R10C35C.C1 usb_f2/n22674
CTOF_DEL    ---     0.495     R10C35C.C1 to     R10C35C.F1 usb_f2/SLICE_590
ROUTE         1     0.967     R10C35C.F1 to     R10C35A.A0 usb_f2/n22675
CTOF_DEL    ---     0.495     R10C35A.A0 to     R10C35A.F0 usb_f2/SLICE_519
ROUTE         2     0.665     R10C35A.F0 to     R10C35A.A1 usb_f2/n6_adj_716
CTOF_DEL    ---     0.495     R10C35A.A1 to     R10C35A.F1 usb_f2/SLICE_519
ROUTE         2     0.324     R10C35A.F1 to     R10C35B.D1 usb_f2/n6_adj_715
CTOF_DEL    ---     0.495     R10C35B.D1 to     R10C35B.F1 usb_f2/SLICE_392
ROUTE         1     0.436     R10C35B.F1 to     R10C35B.C0 usb_f2/n20264
CTOF_DEL    ---     0.495     R10C35B.C0 to     R10C35B.F0 usb_f2/SLICE_392
ROUTE         1     0.000     R10C35B.F0 to    R10C35B.DI0 usb_f2/n26_adj_704 (to clk_240_2)
                  --------
                    8.801   (44.5% logic, 55.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C35B.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     4.270    LPLL.CLKOS2 to    R10C35B.CLK clk_240_2
                  --------
                    4.270   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  99.621MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_out" 2.080000 MHz ;  |    2.080 MHz|  318.776 MHz|   5  
                                        |             |             |
FREQUENCY NET "clk_240_0" 240.000000    |             |             |
MHz ;                                   |  240.000 MHz|  114.666 MHz|   6 *
                                        |             |             |
FREQUENCY NET "clk_266_0" 266.666667    |             |             |
MHz ;                                   |  266.667 MHz|   36.009 MHz|   5 *
                                        |             |             |
FREQUENCY NET "clk_114" 114.285714 MHz  |             |             |
;                                       |  114.286 MHz|  343.643 MHz|   4  
                                        |             |             |
FREQUENCY NET "clk_400" 400.000000 MHz  |             |             |
;                                       |  400.000 MHz|  324.781 MHz|   5 *
                                        |             |             |
FREQUENCY NET "clk_in_c" 20.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_266_1" 266.666667    |             |             |
MHz ;                                   |  266.667 MHz|   89.397 MHz|   6 *
                                        |             |             |
FREQUENCY NET "clk_240_2" 240.000000    |             |             |
MHz ;                                   |  240.000 MHz|   99.621 MHz|   9 *
                                        |             |             |
----------------------------------------------------------------------------


5 preferences(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


Clock Domains Analysis
------------------------

Found 28 clocks:

Clock Domain: usb_l4/clk_in_p   Source: SLICE_458.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_l2/clk_in_p   Source: SLICE_414.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_l1/clk_in_p   Source: SLICE_395.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_clo[2][2]   Source: SLICE_351.Q0   Loads: 25
   No transfer within this clock domain is found

Clock Domain: usb_clkf[2]   Source: SLICE_350.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: rng1_out[0]   Source: SLICE_314.Q0   Loads: 24
   No transfer within this clock domain is found

Clock Domain: rng1_cnt[7]   Source: SLICE_28.Q0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: rng1_clk_0   Source: SLICE_505.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: ps4_ck   Source: SLICE_312.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: ps3_ck   Source: SLICE_298.Q0   Loads: 15
   No transfer within this clock domain is found

Clock Domain: ps2_ck   Source: SLICE_284.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: ps1_ck   Source: SLICE_269.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: pll1_cnt400[1]   Source: SLICE_35.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: osc_out   Source: int_osc.OSC   Loads: 5
   Covered under: FREQUENCY NET "osc_out" 2.080000 MHz ;

Clock Domain: n8257   Source: SLICE_320.F0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: n8254   Source: SLICE_319.F0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: rng1_out[0]   Source: SLICE_314.Q0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: rng1_cnt[7]   Source: SLICE_28.Q0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 4

   Clock Domain: n1467   Source: SLICE_505.F0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_266_0   Source: main_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_114   Source: main_pll/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

Clock Domain: n1467   Source: SLICE_505.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: leds_div[10]   Source: leds_div12/SLICE_6.Q0   Loads: 6
   No transfer within this clock domain is found

Clock Domain: debug2_c_0   Source: SLICE_214.Q0   Loads: 33
   No transfer within this clock domain is found

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_400   Source: main_pll/PLLInst_0.CLKOP   Loads: 6
   Covered under: FREQUENCY NET "clk_400" 400.000000 MHz ;

Clock Domain: clk_266_1   Source: main_pll/PLLInst_0.CLKOS2   Loads: 27
   Covered under: FREQUENCY NET "clk_266_1" 266.666667 MHz ;

Clock Domain: clk_266_0   Source: main_pll/PLLInst_0.CLKOS   Loads: 36
   Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;

   Data transfers from:
   Clock Domain: rng1_out[0]   Source: SLICE_314.Q0
      Not reported because source and destination domains are unrelated.

   Clock Domain: rng1_cnt[7]   Source: SLICE_28.Q0
      Not reported because source and destination domains are unrelated.

   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1467   Source: SLICE_505.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_114   Source: main_pll/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

Clock Domain: clk_240_2   Source: sec_pll/PLLInst_0.CLKOS2   Loads: 26
   Covered under: FREQUENCY NET "clk_240_2" 240.000000 MHz ;

   Data transfers from:
   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1467   Source: SLICE_505.F0
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP   Loads: 36
   Covered under: FREQUENCY NET "clk_240_0" 240.000000 MHz ;

   Data transfers from:
   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1467   Source: SLICE_505.F0
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_114   Source: main_pll/PLLInst_0.CLKOS3   Loads: 4
   Covered under: FREQUENCY NET "clk_114" 114.285714 MHz ;

Clock Domain: clk60_cnt[1]   Source: SLICE_210.Q0   Loads: 11
   No transfer within this clock domain is found

Clock Domain: brain1/shout_N_658_derived_1   Source: SLICE_318.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: rng1_out[0]   Source: SLICE_314.Q0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: rng1_cnt[7]   Source: SLICE_28.Q0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 3

   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 5

   Clock Domain: osc_out   Source: int_osc.OSC
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: n1467   Source: SLICE_505.F0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_266_0   Source: main_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_114   Source: main_pll/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1


Timing summary (Setup):
---------------

Timing errors: 4556  Score: 11443300
Cumulative negative slack: 11443300

Constraints cover 5417 paths, 26 nets, and 1964 connections (39.19% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Mon Nov  9 03:09:39 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o LOUD_BOX_impl1.twr -gui -msgset /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/promote.xml LOUD_BOX_impl1.ncd LOUD_BOX_impl1.prf 
Design file:     LOUD_BOX_impl1.ncd
Preference file: LOUD_BOX_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

8 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
Preference: FREQUENCY NET "osc_out" 2.080000 MHz ;
            28 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i6  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i6  (to osc_out +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_41 to SLICE_41 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29D.CLK to     R10C29D.Q0 SLICE_41 (from osc_out)
ROUTE         1     0.130     R10C29D.Q0 to     R10C29D.A0 n2
CTOF_DEL    ---     0.101     R10C29D.A0 to     R10C29D.F0 SLICE_41
ROUTE         1     0.000     R10C29D.F0 to    R10C29D.DI0 n35_adj_816 (to osc_out)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i4  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i4  (to osc_out +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_42 to SLICE_42 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29C.CLK to     R10C29C.Q0 SLICE_42 (from osc_out)
ROUTE         1     0.130     R10C29C.Q0 to     R10C29C.A0 n4
CTOF_DEL    ---     0.101     R10C29C.A0 to     R10C29C.F0 SLICE_42
ROUTE         1     0.000     R10C29C.F0 to    R10C29C.DI0 n37 (to osc_out)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i5  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i5  (to osc_out +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_42 to SLICE_42 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29C.CLK to     R10C29C.Q1 SLICE_42 (from osc_out)
ROUTE         1     0.130     R10C29C.Q1 to     R10C29C.A1 n3_adj_782
CTOF_DEL    ---     0.101     R10C29C.A1 to     R10C29C.F1 SLICE_42
ROUTE         1     0.000     R10C29C.F1 to    R10C29C.DI1 n36 (to osc_out)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i7  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i7  (to osc_out +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_41 to SLICE_41 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29D.CLK to     R10C29D.Q1 SLICE_41 (from osc_out)
ROUTE         2     0.132     R10C29D.Q1 to     R10C29D.A1 osc_cnt_6
CTOF_DEL    ---     0.101     R10C29D.A1 to     R10C29D.F1 SLICE_41
ROUTE         1     0.000     R10C29D.F1 to    R10C29D.DI1 n34_adj_815 (to osc_out)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i2  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i2  (to osc_out +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_43 to SLICE_43 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29B.CLK to     R10C29B.Q0 SLICE_43 (from osc_out)
ROUTE         2     0.132     R10C29B.Q0 to     R10C29B.A0 osc_cnt_1
CTOF_DEL    ---     0.101     R10C29B.A0 to     R10C29B.F0 SLICE_43
ROUTE         1     0.000     R10C29B.F0 to    R10C29B.DI0 n39_adj_818 (to osc_out)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i3  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i3  (to osc_out +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_43 to SLICE_43 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29B.CLK to     R10C29B.Q1 SLICE_43 (from osc_out)
ROUTE         2     0.132     R10C29B.Q1 to     R10C29B.A1 osc_cnt_2
CTOF_DEL    ---     0.101     R10C29B.A1 to     R10C29B.F1 SLICE_43
ROUTE         1     0.000     R10C29B.F1 to    R10C29B.DI1 n38_adj_817 (to osc_out)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i1  (to osc_out +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_48 to SLICE_48 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29A.CLK to     R10C29A.Q1 SLICE_48 (from osc_out)
ROUTE         3     0.132     R10C29A.Q1 to     R10C29A.A1 osc_cnt_0
CTOF_DEL    ---     0.101     R10C29A.A1 to     R10C29A.F1 SLICE_48
ROUTE         1     0.000     R10C29A.F1 to    R10C29A.DI1 n40_adj_819 (to osc_out)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29A.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29A.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i6  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i7  (to osc_out +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay SLICE_41 to SLICE_41 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29D.CLK to     R10C29D.Q0 SLICE_41 (from osc_out)
ROUTE         1     0.130     R10C29D.Q0 to     R10C29D.A0 n2
CTOF1_DEL   ---     0.225     R10C29D.A0 to     R10C29D.F1 SLICE_41
ROUTE         1     0.000     R10C29D.F1 to    R10C29D.DI1 n34_adj_815 (to osc_out)
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29D.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i4  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i5  (to osc_out +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay SLICE_42 to SLICE_42 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29C.CLK to     R10C29C.Q0 SLICE_42 (from osc_out)
ROUTE         1     0.130     R10C29C.Q0 to     R10C29C.A0 n4
CTOF1_DEL   ---     0.225     R10C29C.A0 to     R10C29C.F1 SLICE_42
ROUTE         1     0.000     R10C29C.F1 to    R10C29C.DI1 n36 (to osc_out)
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29C.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2469_2621__i2  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2469_2621__i3  (to osc_out +)

   Delay:               0.490ns  (73.1% logic, 26.9% route), 2 logic levels.

 Constraint Details:

      0.490ns physical path delay SLICE_43 to SLICE_43 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.503ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C29B.CLK to     R10C29B.Q0 SLICE_43 (from osc_out)
ROUTE         2     0.132     R10C29B.Q0 to     R10C29B.A0 osc_cnt_1
CTOF1_DEL   ---     0.225     R10C29B.A0 to     R10C29B.F1 SLICE_43
ROUTE         1     0.000     R10C29B.F1 to    R10C29B.DI1 n38_adj_817 (to osc_out)
                  --------
                    0.490   (73.1% logic, 26.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.334        OSC.OSC to    R10C29B.CLK osc_out
                  --------
                    1.334   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_240_0" 240.000000 MHz ;
            1211 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i3  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2468_2622__i3  (to clk_240_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_54 to SLICE_54 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C33C.CLK to     R11C33C.Q0 SLICE_54 (from clk_240_0)
ROUTE         1     0.130     R11C33C.Q0 to     R11C33C.A0 n3_adj_786
CTOF_DEL    ---     0.101     R11C33C.A0 to     R11C33C.F0 SLICE_54
ROUTE         1     0.000     R11C33C.F0 to    R11C33C.DI0 n32 (to clk_240_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33C.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33C.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i1  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2468_2622__i1  (to clk_240_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_55 to SLICE_55 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C33B.CLK to     R11C33B.Q0 SLICE_55 (from clk_240_0)
ROUTE         1     0.130     R11C33B.Q0 to     R11C33B.A0 n5
CTOF_DEL    ---     0.101     R11C33B.A0 to     R11C33B.F0 SLICE_55
ROUTE         1     0.000     R11C33B.F0 to    R11C33B.DI0 n34 (to clk_240_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33B.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33B.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i0  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2468_2622__i0  (to clk_240_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_56 to SLICE_56 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_56 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C33A.CLK to     R11C33A.Q1 SLICE_56 (from clk_240_0)
ROUTE         1     0.130     R11C33A.Q1 to     R11C33A.A1 n6
CTOF_DEL    ---     0.101     R11C33A.A1 to     R11C33A.F1 SLICE_56
ROUTE         1     0.000     R11C33A.F1 to    R11C33A.DI1 n35 (to clk_240_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33A.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33A.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk60_cnt_2475__i1  (from clk_240_0 +)
   Destination:    FF         Data in        clk60_cnt_2475__i1  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_210 to SLICE_210 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_210 to SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17D.CLK to      R6C17D.Q0 SLICE_210 (from clk_240_0)
ROUTE        11     0.132      R6C17D.Q0 to      R6C17D.A0 clk60_cnt[1]
CTOF_DEL    ---     0.101      R6C17D.A0 to      R6C17D.F0 SLICE_210
ROUTE         1     0.000      R6C17D.F0 to     R6C17D.DI0 n14 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to     R6C17D.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to     R6C17D.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk60_cnt_2475__i0  (from clk_240_0 +)
   Destination:    FF         Data in        clk60_cnt_2475__i0  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_255 to SLICE_255 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_255 to SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C17A.CLK to      R6C17A.Q0 SLICE_255 (from clk_240_0)
ROUTE         2     0.132      R6C17A.Q0 to      R6C17A.A0 n2_adj_820
CTOF_DEL    ---     0.101      R6C17A.A0 to      R6C17A.F0 SLICE_255
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 n15 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to     R6C17A.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to     R6C17A.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/st_cnt_i4  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/st_cnt_i4  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_367 to SLICE_367 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_367 to SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C32A.CLK to      R8C32A.Q0 SLICE_367 (from clk_240_0)
ROUTE         3     0.132      R8C32A.Q0 to      R8C32A.A0 usb_f1/st_cnt_4
CTOF_DEL    ---     0.101      R8C32A.A0 to      R8C32A.F0 SLICE_367
ROUTE         1     0.000      R8C32A.F0 to     R8C32A.DI0 usb_f1/n6230 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to     R8C32A.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to     R8C32A.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i5  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2468_2622__i5  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_49 to SLICE_49 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C33D.CLK to     R11C33D.Q0 SLICE_49 (from clk_240_0)
ROUTE         2     0.132     R11C33D.Q0 to     R11C33D.A0 pll2_cnt240_5
CTOF_DEL    ---     0.101     R11C33D.A0 to     R11C33D.F0 SLICE_49
ROUTE         1     0.000     R11C33D.F0 to    R11C33D.DI0 n30 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33D.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33D.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i4  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2468_2622__i4  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_54 to SLICE_54 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C33C.CLK to     R11C33C.Q1 SLICE_54 (from clk_240_0)
ROUTE         2     0.132     R11C33C.Q1 to     R11C33C.A1 pll2_cnt240_4
CTOF_DEL    ---     0.101     R11C33C.A1 to     R11C33C.F1 SLICE_54
ROUTE         1     0.000     R11C33C.F1 to    R11C33C.DI1 n31 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33C.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33C.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i2  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2468_2622__i2  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_55 to SLICE_55 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C33B.CLK to     R11C33B.Q1 SLICE_55 (from clk_240_0)
ROUTE         2     0.132     R11C33B.Q1 to     R11C33B.A1 pll2_cnt240_2
CTOF_DEL    ---     0.101     R11C33B.A1 to     R11C33B.F1 SLICE_55
ROUTE         1     0.000     R11C33B.F1 to    R11C33B.DI1 n33 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33B.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to    R11C33B.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/wait_cnt_2490__i1  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/wait_cnt_2490__i1  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay usb_f1/SLICE_369 to usb_f1/SLICE_369 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path usb_f1/SLICE_369 to usb_f1/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C33C.CLK to      R7C33C.Q0 usb_f1/SLICE_369 (from clk_240_0)
ROUTE         4     0.132      R7C33C.Q0 to      R7C33C.A0 usb_f1/wait_cnt_1
CTOF_DEL    ---     0.101      R7C33C.A0 to      R7C33C.F0 usb_f1/SLICE_369
ROUTE         1     0.000      R7C33C.F0 to     R7C33C.DI0 usb_f1/n22474 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to     R7C33C.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     0.698     LPLL.CLKOP to     R7C33C.CLK clk_240_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_266_0" 266.666667 MHz ;
            1502 items scored, 60 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.943ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rng1/rng_out_0__19  (from rng1_clk_0 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               0.587ns  (39.9% logic, 60.1% route), 2 logic levels.

 Constraint Details:

      0.587ns physical path delay SLICE_314 to SLICE_321 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.543ns skew requirement (totaling 5.530ns) by 4.943ns

 Physical Path Details:

      Data path SLICE_314 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C30D.CLK to     R11C30D.Q0 SLICE_314 (from rng1_clk_0)
ROUTE        24     0.353     R11C30D.Q0 to     R11C32C.B0 rng1_out[0]
CTOF_DEL    ---     0.101     R11C32C.B0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    0.587   (39.9% logic, 60.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path reset to SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.500     R15C30A.F1 to    R11C30D.CLK rng1_clk_0
                  --------
                    2.639   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path reset to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.971     R15C30A.F1 to     R9C33A.CLK rng1_clk_0
REG_DEL     ---     0.154     R9C33A.CLK to      R9C33A.Q0 SLICE_28
ROUTE        10     0.486      R9C33A.Q0 to    R12C32D.CLK rng1_cnt[7]
REG_DEL     ---     0.154    R12C32D.CLK to     R12C32D.Q0 SLICE_45
ROUTE         3     0.315     R12C32D.Q0 to     R11C30A.D1 rng1_cnt2_13
CTOF_DEL    ---     0.177     R11C30A.D1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    8.182   (30.9% logic, 69.1% route), 13 logic levels.


Error: The following path exceeds requirements by 4.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rng1_cnt_2463__i0  (from rng1_clk_0 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               0.798ns  (42.0% logic, 58.0% route), 3 logic levels.

 Constraint Details:

      0.798ns physical path delay SLICE_32 to SLICE_321 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.223ns skew requirement (totaling 5.210ns) by 4.412ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C32A.CLK to      R9C32A.Q1 SLICE_32 (from rng1_clk_0)
ROUTE         3     0.248      R9C32A.Q1 to     R11C30C.C0 rng1_cnt_0
CTOF_DEL    ---     0.101     R11C30C.C0 to     R11C30C.F0 SLICE_677
ROUTE         2     0.215     R11C30C.F0 to     R11C32C.A0 n21331
CTOF_DEL    ---     0.101     R11C32C.A0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    0.798   (42.0% logic, 58.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path reset to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.820     R15C30A.F1 to     R9C32A.CLK rng1_clk_0
                  --------
                    2.959   (21.2% logic, 78.8% route), 2 logic levels.

      Destination Clock Path reset to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.971     R15C30A.F1 to     R9C33A.CLK rng1_clk_0
REG_DEL     ---     0.154     R9C33A.CLK to      R9C33A.Q0 SLICE_28
ROUTE        10     0.486      R9C33A.Q0 to    R12C32D.CLK rng1_cnt[7]
REG_DEL     ---     0.154    R12C32D.CLK to     R12C32D.Q0 SLICE_45
ROUTE         3     0.315     R12C32D.Q0 to     R11C30A.D1 rng1_cnt2_13
CTOF_DEL    ---     0.177     R11C30A.D1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    8.182   (30.9% logic, 69.1% route), 13 logic levels.


Error: The following path exceeds requirements by 4.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rng1_cnt_2463__i0  (from rng1_clk_0 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               0.959ns  (45.5% logic, 54.5% route), 4 logic levels.

 Constraint Details:

      0.959ns physical path delay SLICE_32 to SLICE_321 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.223ns skew requirement (totaling 5.210ns) by 4.251ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C32A.CLK to      R9C32A.Q1 SLICE_32 (from rng1_clk_0)
ROUTE         3     0.248      R9C32A.Q1 to     R11C30C.C0 rng1_cnt_0
CTOF_DEL    ---     0.101     R11C30C.C0 to     R11C30C.F0 SLICE_677
ROUTE         2     0.215     R11C30C.F0 to     R11C32C.A1 n21331
CTOF_DEL    ---     0.101     R11C32C.A1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.060     R11C32C.F1 to     R11C32C.C0 shout_N_658_adj_810
CTOF_DEL    ---     0.101     R11C32C.C0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    0.959   (45.5% logic, 54.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path reset to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.820     R15C30A.F1 to     R9C32A.CLK rng1_clk_0
                  --------
                    2.959   (21.2% logic, 78.8% route), 2 logic levels.

      Destination Clock Path reset to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.971     R15C30A.F1 to     R9C33A.CLK rng1_clk_0
REG_DEL     ---     0.154     R9C33A.CLK to      R9C33A.Q0 SLICE_28
ROUTE        10     0.486      R9C33A.Q0 to    R12C32D.CLK rng1_cnt[7]
REG_DEL     ---     0.154    R12C32D.CLK to     R12C32D.Q0 SLICE_45
ROUTE         3     0.315     R12C32D.Q0 to     R11C30A.D1 rng1_cnt2_13
CTOF_DEL    ---     0.177     R11C30A.D1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    8.182   (30.9% logic, 69.1% route), 13 logic levels.


Error: The following path exceeds requirements by 4.117ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              brain1/sh_state_12  (from rng1_out[0] +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               0.884ns  (37.9% logic, 62.1% route), 3 logic levels.

 Constraint Details:

      0.884ns physical path delay SLICE_318 to SLICE_321 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.014ns skew requirement (totaling 5.001ns) by 4.117ns

 Physical Path Details:

      Data path SLICE_318 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C31A.CLK to     R11C31A.Q0 SLICE_318 (from rng1_out[0])
ROUTE         1     0.222     R11C31A.Q0 to     R11C31A.B1 sh_state
CTOF_DEL    ---     0.101     R11C31A.B1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.327     R11C31A.F1 to     R11C32C.D0 shout_N_658
CTOF_DEL    ---     0.101     R11C32C.D0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    0.884   (37.9% logic, 62.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path reset to SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.500     R15C30A.F1 to    R11C30D.CLK rng1_clk_0
REG_DEL     ---     0.154    R11C30D.CLK to     R11C30D.Q0 SLICE_314
ROUTE        24     0.375     R11C30D.Q0 to    R11C31A.CLK rng1_out[0]
                  --------
                    3.168   (24.6% logic, 75.4% route), 3 logic levels.

      Destination Clock Path reset to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.971     R15C30A.F1 to     R9C33A.CLK rng1_clk_0
REG_DEL     ---     0.154     R9C33A.CLK to      R9C33A.Q0 SLICE_28
ROUTE        10     0.486      R9C33A.Q0 to    R12C32D.CLK rng1_cnt[7]
REG_DEL     ---     0.154    R12C32D.CLK to     R12C32D.Q0 SLICE_45
ROUTE         3     0.315     R12C32D.Q0 to     R11C30A.D1 rng1_cnt2_13
CTOF_DEL    ---     0.177     R11C30A.D1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    8.182   (30.9% logic, 69.1% route), 13 logic levels.


Error: The following path exceeds requirements by 4.030ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rng1_cnt_2463__i6  (from rng1_clk_0 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               1.180ns  (54.1% logic, 45.9% route), 6 logic levels.

 Constraint Details:

      1.180ns physical path delay SLICE_29 to SLICE_321 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.223ns skew requirement (totaling 5.210ns) by 4.030ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C32D.CLK to      R9C32D.Q1 SLICE_29 (from rng1_clk_0)
ROUTE         2     0.140      R9C32D.Q1 to     R11C32D.C1 rng1_cnt_6
CTOF_DEL    ---     0.101     R11C32D.C1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.137     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.101     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.056     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.101     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.149     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.101     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.060     R11C32C.F1 to     R11C32C.C0 shout_N_658_adj_810
CTOF_DEL    ---     0.101     R11C32C.C0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    1.180   (54.1% logic, 45.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path reset to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.820     R15C30A.F1 to     R9C32D.CLK rng1_clk_0
                  --------
                    2.959   (21.2% logic, 78.8% route), 2 logic levels.

      Destination Clock Path reset to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.971     R15C30A.F1 to     R9C33A.CLK rng1_clk_0
REG_DEL     ---     0.154     R9C33A.CLK to      R9C33A.Q0 SLICE_28
ROUTE        10     0.486      R9C33A.Q0 to    R12C32D.CLK rng1_cnt[7]
REG_DEL     ---     0.154    R12C32D.CLK to     R12C32D.Q0 SLICE_45
ROUTE         3     0.315     R12C32D.Q0 to     R11C30A.D1 rng1_cnt2_13
CTOF_DEL    ---     0.177     R11C30A.D1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    8.182   (30.9% logic, 69.1% route), 13 logic levels.


Error: The following path exceeds requirements by 4.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rng1/rng_out_0__19  (from rng1_clk_0 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               1.516ns  (48.7% logic, 51.3% route), 7 logic levels.

 Constraint Details:

      1.516ns physical path delay SLICE_314 to SLICE_321 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.543ns skew requirement (totaling 5.530ns) by 4.014ns

 Physical Path Details:

      Data path SLICE_314 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C30D.CLK to     R11C30D.Q0 SLICE_314 (from rng1_clk_0)
ROUTE        24     0.147     R11C30D.Q0 to     R11C32A.D0 rng1_out[0]
CTOF_DEL    ---     0.101     R11C32A.D0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.228     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.101     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.137     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.101     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.056     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.101     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.149     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.101     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.060     R11C32C.F1 to     R11C32C.C0 shout_N_658_adj_810
CTOF_DEL    ---     0.101     R11C32C.C0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    1.516   (48.7% logic, 51.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path reset to SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.500     R15C30A.F1 to    R11C30D.CLK rng1_clk_0
                  --------
                    2.639   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path reset to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.971     R15C30A.F1 to     R9C33A.CLK rng1_clk_0
REG_DEL     ---     0.154     R9C33A.CLK to      R9C33A.Q0 SLICE_28
ROUTE        10     0.486      R9C33A.Q0 to    R12C32D.CLK rng1_cnt[7]
REG_DEL     ---     0.154    R12C32D.CLK to     R12C32D.Q0 SLICE_45
ROUTE         3     0.315     R12C32D.Q0 to     R11C30A.D1 rng1_cnt2_13
CTOF_DEL    ---     0.177     R11C30A.D1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    8.182   (30.9% logic, 69.1% route), 13 logic levels.


Error: The following path exceeds requirements by 3.759ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2468_2622__i4  (from clk_240_0 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               1.491ns  (49.6% logic, 50.4% route), 7 logic levels.

 Constraint Details:

      1.491ns physical path delay SLICE_54 to SLICE_321 exceeds
      (delay constraint based on source clock period of 4.167ns and destination clock period of 3.750ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.272ns skew less
      0.009ns feedback compensation requirement (totaling 5.250ns) by 3.759ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C33C.CLK to     R11C33C.Q1 SLICE_54 (from clk_240_0)
ROUTE         2     0.214     R11C33C.Q1 to     R11C31D.A0 pll2_cnt240_4
CTOF_DEL    ---     0.101     R11C31D.A0 to     R11C31D.F0 SLICE_678
ROUTE         2     0.136     R11C31D.F0 to     R11C32D.D1 n21328
CTOF_DEL    ---     0.101     R11C32D.D1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.137     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.101     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.056     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.101     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.149     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.101     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.060     R11C32C.F1 to     R11C32C.C0 shout_N_658_adj_810
CTOF_DEL    ---     0.101     R11C32C.C0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    1.491   (49.6% logic, 50.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          5.PAD to        5.PADDI clk_in
ROUTE         2     0.722        5.PADDI to      LPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP sec_pll/PLLInst_0
ROUTE        36     0.698     LPLL.CLKOP to    R11C33C.CLK clk_240_0
                  --------
                    1.869   (24.0% logic, 76.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP sec_pll/PLLInst_0
ROUTE        36     0.752     LPLL.CLKOP to     LPLL.CLKFB clk_240_0
                  --------
                    0.752   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          5.PAD to        5.PADDI clk_in
ROUTE         2     1.168        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 main_pll/PLLInst_0
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30C.CLK clk_114
REG_DEL     ---     0.154    R10C30C.CLK to     R10C30C.Q0 SLICE_18
ROUTE         4     0.328     R10C30C.Q0 to     R11C30A.A1 pll1_cnt114_3
CTOF_DEL    ---     0.177     R11C30A.A1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    7.141   (30.8% logic, 69.2% route), 12 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     0.761     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 3.744ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i3  (from clk_114 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               0.688ns  (48.7% logic, 51.3% route), 3 logic levels.

 Constraint Details:

      0.688ns physical path delay SLICE_18 to SLICE_321 exceeds
      (delay constraint based on source clock period of 8.750ns and destination clock period of 3.750ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.445ns skew less
      0.000ns feedback compensation requirement (totaling 4.432ns) by 3.744ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30C.CLK to     R10C30C.Q0 SLICE_18 (from clk_114)
ROUTE         4     0.138     R10C30C.Q0 to     R11C30C.D0 pll1_cnt114_3
CTOF_DEL    ---     0.101     R11C30C.D0 to     R11C30C.F0 SLICE_677
ROUTE         2     0.215     R11C30C.F0 to     R11C32C.A0 n21331
CTOF_DEL    ---     0.101     R11C32C.A0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    0.688   (48.7% logic, 51.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          5.PAD to        5.PADDI clk_in
ROUTE         2     1.168        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 main_pll/PLLInst_0
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    2.696   (16.7% logic, 83.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     0.761     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_in to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          5.PAD to        5.PADDI clk_in
ROUTE         2     1.168        5.PADDI to      RPLL.CLKI clk_in_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 main_pll/PLLInst_0
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30C.CLK clk_114
REG_DEL     ---     0.154    R10C30C.CLK to     R10C30C.Q0 SLICE_18
ROUTE         4     0.328     R10C30C.Q0 to     R11C30A.A1 pll1_cnt114_3
CTOF_DEL    ---     0.177     R11C30A.A1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    7.141   (30.8% logic, 69.2% route), 12 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP main_pll/PLLInst_0
ROUTE         6     0.761     RPLL.CLKOP to     RPLL.CLKFB clk_400
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 3.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rng1_cnt_2463__i0  (from rng1_clk_0 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               1.468ns  (36.6% logic, 63.4% route), 5 logic levels.

 Constraint Details:

      1.468ns physical path delay SLICE_32 to SLICE_321 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.223ns skew requirement (totaling 5.210ns) by 3.742ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C32A.CLK to      R9C32A.Q1 SLICE_32 (from rng1_clk_0)
ROUTE         3     0.248      R9C32A.Q1 to     R11C30C.C0 rng1_cnt_0
CTOF_DEL    ---     0.101     R11C30C.C0 to     R11C30C.F0 SLICE_677
ROUTE         2     0.215     R11C30C.F0 to     R11C32C.A1 n21331
CTOF_DEL    ---     0.101     R11C32C.A1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.141     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.101     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.327     R11C31A.F1 to     R11C32C.D0 shout_N_658
CTOF_DEL    ---     0.101     R11C32C.D0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    1.468   (36.6% logic, 63.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path reset to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.820     R15C30A.F1 to     R9C32A.CLK rng1_clk_0
                  --------
                    2.959   (21.2% logic, 78.8% route), 2 logic levels.

      Destination Clock Path reset to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.971     R15C30A.F1 to     R9C33A.CLK rng1_clk_0
REG_DEL     ---     0.154     R9C33A.CLK to      R9C33A.Q0 SLICE_28
ROUTE        10     0.486      R9C33A.Q0 to    R12C32D.CLK rng1_cnt[7]
REG_DEL     ---     0.154    R12C32D.CLK to     R12C32D.Q0 SLICE_45
ROUTE         3     0.315     R12C32D.Q0 to     R11C30A.D1 rng1_cnt2_13
CTOF_DEL    ---     0.177     R11C30A.D1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    8.182   (30.9% logic, 69.1% route), 13 logic levels.


Error: The following path exceeds requirements by 3.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rng1_cnt_2463__i4  (from rng1_clk_0 +)
   Destination:    FF         Data in        br4_shout_I_0/sh_state_12  (to brain1/shout_N_658_derived_1 +)

   Delay:               1.503ns  (49.2% logic, 50.8% route), 7 logic levels.

 Constraint Details:

      1.503ns physical path delay SLICE_30 to SLICE_321 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.223ns skew requirement (totaling 5.210ns) by 3.707ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C32C.CLK to      R9C32C.Q1 SLICE_30 (from rng1_clk_0)
ROUTE         3     0.226      R9C32C.Q1 to     R11C31D.C0 rng1_cnt_4
CTOF_DEL    ---     0.101     R11C31D.C0 to     R11C31D.F0 SLICE_678
ROUTE         2     0.136     R11C31D.F0 to     R11C32D.D1 n21328
CTOF_DEL    ---     0.101     R11C32D.D1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.137     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.101     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.056     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.101     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.149     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.101     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.060     R11C32C.F1 to     R11C32C.C0 shout_N_658_adj_810
CTOF_DEL    ---     0.101     R11C32C.C0 to     R11C32C.F0 SLICE_321
ROUTE         1     0.000     R11C32C.F0 to    R11C32C.DI0 sh_state_N_660 (to brain1/shout_N_658_derived_1)
                  --------
                    1.503   (49.2% logic, 50.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path reset to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.820     R15C30A.F1 to     R9C32C.CLK rng1_clk_0
                  --------
                    2.959   (21.2% logic, 78.8% route), 2 logic levels.

      Destination Clock Path reset to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449          1.PAD to        1.PADDI reset
ROUTE       290     1.513        1.PADDI to     R15C30A.D1 reset_N
CTOF_DEL    ---     0.177     R15C30A.D1 to     R15C30A.F1 SLICE_505
ROUTE         9     0.971     R15C30A.F1 to     R9C33A.CLK rng1_clk_0
REG_DEL     ---     0.154     R9C33A.CLK to      R9C33A.Q0 SLICE_28
ROUTE        10     0.486      R9C33A.Q0 to    R12C32D.CLK rng1_cnt[7]
REG_DEL     ---     0.154    R12C32D.CLK to     R12C32D.Q0 SLICE_45
ROUTE         3     0.315     R12C32D.Q0 to     R11C30A.D1 rng1_cnt2_13
CTOF_DEL    ---     0.177     R11C30A.D1 to     R11C30A.F1 SLICE_323
ROUTE         2     0.265     R11C30A.F1 to     R11C32A.C1 n22615
CTOF_DEL    ---     0.177     R11C32A.C1 to     R11C32A.F1 SLICE_320
ROUTE         1     0.226     R11C32A.F1 to     R11C32A.B0 n22524
CTOF_DEL    ---     0.177     R11C32A.B0 to     R11C32A.F0 SLICE_320
ROUTE         7     0.356     R11C32A.F0 to     R11C32D.B1 n8257
CTOF_DEL    ---     0.177     R11C32D.B1 to     R11C32D.F1 SLICE_322
ROUTE         5     0.221     R11C32D.F1 to     R11C32B.D1 shout_N_658_adj_812
CTOF_DEL    ---     0.177     R11C32B.D1 to     R11C32B.F1 SLICE_319
ROUTE         1     0.156     R11C32B.F1 to     R11C32B.C0 n22525
CTOF_DEL    ---     0.177     R11C32B.C0 to     R11C32B.F0 SLICE_319
ROUTE         7     0.264     R11C32B.F0 to     R11C32C.B1 n8254
CTOF_DEL    ---     0.177     R11C32C.B1 to     R11C32C.F1 SLICE_321
ROUTE         4     0.273     R11C32C.F1 to     R11C31A.C1 shout_N_658_adj_810
CTOF_DEL    ---     0.177     R11C31A.C1 to     R11C31A.F1 SLICE_318
ROUTE         4     0.245     R11C31A.F1 to     R11C31A.B0 shout_N_658
CTOF_DEL    ---     0.177     R11C31A.B0 to     R11C31A.F0 SLICE_318
ROUTE         3     0.364     R11C31A.F0 to    R11C32C.CLK brain1/shout_N_658_derived_1
                  --------
                    8.182   (30.9% logic, 69.1% route), 13 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_114" 114.285714 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i1  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i1  (to clk_114 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30B.CLK to     R10C30B.Q0 SLICE_20 (from clk_114)
ROUTE         1     0.130     R10C30B.Q0 to     R10C30B.A0 n3_adj_822
CTOF_DEL    ---     0.101     R10C30B.A0 to     R10C30B.F0 SLICE_20
ROUTE         1     0.000     R10C30B.F0 to    R10C30B.DI0 n24 (to clk_114)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i2  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i2  (to clk_114 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30B.CLK to     R10C30B.Q1 SLICE_20 (from clk_114)
ROUTE         1     0.130     R10C30B.Q1 to     R10C30B.A1 n2_adj_821
CTOF_DEL    ---     0.101     R10C30B.A1 to     R10C30B.F1 SLICE_20
ROUTE         1     0.000     R10C30B.F1 to    R10C30B.DI1 n23_adj_824 (to clk_114)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i0  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i0  (to clk_114 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_22 to SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30A.CLK to     R10C30A.Q1 SLICE_22 (from clk_114)
ROUTE         1     0.130     R10C30A.Q1 to     R10C30A.A1 n4_adj_823
CTOF_DEL    ---     0.101     R10C30A.A1 to     R10C30A.F1 SLICE_22
ROUTE         1     0.000     R10C30A.F1 to    R10C30A.DI1 n25 (to clk_114)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i3  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_18 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30C.CLK to     R10C30C.Q0 SLICE_18 (from clk_114)
ROUTE         4     0.134     R10C30C.Q0 to     R10C30C.A0 pll1_cnt114_3
CTOF_DEL    ---     0.101     R10C30C.A0 to     R10C30C.F0 SLICE_18
ROUTE         1     0.000     R10C30C.F0 to    R10C30C.DI0 n22 (to clk_114)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i1  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i2  (to clk_114 +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30B.CLK to     R10C30B.Q0 SLICE_20 (from clk_114)
ROUTE         1     0.130     R10C30B.Q0 to     R10C30B.A0 n3_adj_822
CTOF1_DEL   ---     0.225     R10C30B.A0 to     R10C30B.F1 SLICE_20
ROUTE         1     0.000     R10C30B.F1 to    R10C30B.DI1 n23_adj_824 (to clk_114)
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i2  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:               0.637ns  (79.6% logic, 20.4% route), 3 logic levels.

 Constraint Details:

      0.637ns physical path delay SLICE_20 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.650ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30B.CLK to     R10C30B.Q1 SLICE_20 (from clk_114)
ROUTE         1     0.130     R10C30B.Q1 to     R10C30B.A1 n2_adj_821
C1TOFCO_DE  ---     0.225     R10C30B.A1 to    R10C30B.FCO SLICE_20
ROUTE         1     0.000    R10C30B.FCO to    R10C30C.FCI n19484
FCITOF0_DE  ---     0.149    R10C30C.FCI to     R10C30C.F0 SLICE_18
ROUTE         1     0.000     R10C30C.F0 to    R10C30C.DI0 n22 (to clk_114)
                  --------
                    0.637   (79.6% logic, 20.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i0  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i1  (to clk_114 +)

   Delay:               0.637ns  (79.6% logic, 20.4% route), 3 logic levels.

 Constraint Details:

      0.637ns physical path delay SLICE_22 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.650ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30A.CLK to     R10C30A.Q1 SLICE_22 (from clk_114)
ROUTE         1     0.130     R10C30A.Q1 to     R10C30A.A1 n4_adj_823
C1TOFCO_DE  ---     0.225     R10C30A.A1 to    R10C30A.FCO SLICE_22
ROUTE         1     0.000    R10C30A.FCO to    R10C30B.FCI n19483
FCITOF0_DE  ---     0.149    R10C30B.FCI to     R10C30B.F0 SLICE_20
ROUTE         1     0.000     R10C30B.F0 to    R10C30B.DI0 n24 (to clk_114)
                  --------
                    0.637   (79.6% logic, 20.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.664ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i0  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i2  (to clk_114 +)

   Delay:               0.651ns  (80.0% logic, 20.0% route), 3 logic levels.

 Constraint Details:

      0.651ns physical path delay SLICE_22 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.664ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30A.CLK to     R10C30A.Q1 SLICE_22 (from clk_114)
ROUTE         1     0.130     R10C30A.Q1 to     R10C30A.A1 n4_adj_823
C1TOFCO_DE  ---     0.225     R10C30A.A1 to    R10C30A.FCO SLICE_22
ROUTE         1     0.000    R10C30A.FCO to    R10C30B.FCI n19483
FCITOF1_DE  ---     0.163    R10C30B.FCI to     R10C30B.F1 SLICE_20
ROUTE         1     0.000     R10C30B.F1 to    R10C30B.DI1 n23_adj_824 (to clk_114)
                  --------
                    0.651   (80.0% logic, 20.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.673ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i0  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:               0.660ns  (80.3% logic, 19.7% route), 4 logic levels.

 Constraint Details:

      0.660ns physical path delay SLICE_22 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.673ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30A.CLK to     R10C30A.Q1 SLICE_22 (from clk_114)
ROUTE         1     0.130     R10C30A.Q1 to     R10C30A.A1 n4_adj_823
C1TOFCO_DE  ---     0.225     R10C30A.A1 to    R10C30A.FCO SLICE_22
ROUTE         1     0.000    R10C30A.FCO to    R10C30B.FCI n19483
FCITOFCO_D  ---     0.023    R10C30B.FCI to    R10C30B.FCO SLICE_20
ROUTE         1     0.000    R10C30B.FCO to    R10C30C.FCI n19484
FCITOF0_DE  ---     0.149    R10C30C.FCI to     R10C30C.F0 SLICE_18
ROUTE         1     0.000     R10C30C.F0 to    R10C30C.DI0 n22 (to clk_114)
                  --------
                    0.660   (80.3% logic, 19.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30A.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.684ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt114_2467_2623__i1  (from clk_114 +)
   Destination:    FF         Data in        pll1_cnt114_2467_2623__i3  (to clk_114 +)

   Delay:               0.671ns  (80.6% logic, 19.4% route), 3 logic levels.

 Constraint Details:

      0.671ns physical path delay SLICE_20 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.684ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C30B.CLK to     R10C30B.Q0 SLICE_20 (from clk_114)
ROUTE         1     0.130     R10C30B.Q0 to     R10C30B.A0 n3_adj_822
C0TOFCO_DE  ---     0.259     R10C30B.A0 to    R10C30B.FCO SLICE_20
ROUTE         1     0.000    R10C30B.FCO to    R10C30C.FCI n19484
FCITOF0_DE  ---     0.149    R10C30C.FCI to     R10C30C.F0 SLICE_18
ROUTE         1     0.000     R10C30C.F0 to    R10C30C.DI0 n22 (to clk_114)
                  --------
                    0.671   (80.6% logic, 19.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30B.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.079    RPLL.CLKOS3 to    R10C30C.CLK clk_114
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_400" 400.000000 MHz ;
            21 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i4  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i4  (to clk_400 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_34 to SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25C.CLK to     R17C25C.Q0 SLICE_34 (from clk_400)
ROUTE         1     0.130     R17C25C.Q0 to     R17C25C.A0 n3_adj_836
CTOF_DEL    ---     0.101     R17C25C.A0 to     R17C25C.F0 SLICE_34
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 n32_adj_839 (to clk_400)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i5  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i5  (to clk_400 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_34 to SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25C.CLK to     R17C25C.Q1 SLICE_34 (from clk_400)
ROUTE         1     0.130     R17C25C.Q1 to     R17C25C.A1 n2_adj_835
CTOF_DEL    ---     0.101     R17C25C.A1 to     R17C25C.F1 SLICE_34
ROUTE         1     0.000     R17C25C.F1 to    R17C25C.DI1 n31_adj_838 (to clk_400)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i6  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i6  (to clk_400 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_33 to SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25D.CLK to     R17C25D.Q0 SLICE_33 (from clk_400)
ROUTE         2     0.132     R17C25D.Q0 to     R17C25D.A0 pll1_cnt400_5
CTOF_DEL    ---     0.101     R17C25D.A0 to     R17C25D.F0 SLICE_33
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 n30_adj_837 (to clk_400)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25D.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25D.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i2  (to clk_400 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_35 to SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25B.CLK to     R17C25B.Q0 SLICE_35 (from clk_400)
ROUTE         4     0.132     R17C25B.Q0 to     R17C25B.A0 pll1_cnt400[1]
CTOF_DEL    ---     0.101     R17C25B.A0 to     R17C25B.F0 SLICE_35
ROUTE         1     0.000     R17C25B.F0 to    R17C25B.DI0 n34_adj_841 (to clk_400)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i3  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i3  (to clk_400 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_35 to SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25B.CLK to     R17C25B.Q1 SLICE_35 (from clk_400)
ROUTE         2     0.132     R17C25B.Q1 to     R17C25B.A1 pll1_cnt400_2
CTOF_DEL    ---     0.101     R17C25B.A1 to     R17C25B.F1 SLICE_35
ROUTE         1     0.000     R17C25B.F1 to    R17C25B.DI1 n33_adj_840 (to clk_400)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i1  (to clk_400 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_36 to SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25A.CLK to     R17C25A.Q1 SLICE_36 (from clk_400)
ROUTE         2     0.132     R17C25A.Q1 to     R17C25A.A1 pll1_cnt400_0
CTOF_DEL    ---     0.101     R17C25A.A1 to     R17C25A.F1 SLICE_36
ROUTE         1     0.000     R17C25A.F1 to    R17C25A.DI1 n35_adj_842 (to clk_400)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25A.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25A.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i4  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i5  (to clk_400 +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay SLICE_34 to SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25C.CLK to     R17C25C.Q0 SLICE_34 (from clk_400)
ROUTE         1     0.130     R17C25C.Q0 to     R17C25C.A0 n3_adj_836
CTOF1_DEL   ---     0.225     R17C25C.A0 to     R17C25C.F1 SLICE_34
ROUTE         1     0.000     R17C25C.F1 to    R17C25C.DI1 n31_adj_838 (to clk_400)
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i3  (to clk_400 +)

   Delay:               0.490ns  (73.1% logic, 26.9% route), 2 logic levels.

 Constraint Details:

      0.490ns physical path delay SLICE_35 to SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.503ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25B.CLK to     R17C25B.Q0 SLICE_35 (from clk_400)
ROUTE         4     0.132     R17C25B.Q0 to     R17C25B.A0 pll1_cnt400[1]
CTOF1_DEL   ---     0.225     R17C25B.A0 to     R17C25B.F1 SLICE_35
ROUTE         1     0.000     R17C25B.F1 to    R17C25B.DI1 n33_adj_840 (to clk_400)
                  --------
                    0.490   (73.1% logic, 26.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i5  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i6  (to clk_400 +)

   Delay:               0.637ns  (79.6% logic, 20.4% route), 3 logic levels.

 Constraint Details:

      0.637ns physical path delay SLICE_34 to SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.650ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25C.CLK to     R17C25C.Q1 SLICE_34 (from clk_400)
ROUTE         1     0.130     R17C25C.Q1 to     R17C25C.A1 n2_adj_835
C1TOFCO_DE  ---     0.225     R17C25C.A1 to    R17C25C.FCO SLICE_34
ROUTE         1     0.000    R17C25C.FCO to    R17C25D.FCI n19495
FCITOF0_DE  ---     0.149    R17C25D.FCI to     R17C25D.F0 SLICE_33
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 n30_adj_837 (to clk_400)
                  --------
                    0.637   (79.6% logic, 20.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25D.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2465_2629__i3  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2465_2629__i4  (to clk_400 +)

   Delay:               0.639ns  (79.3% logic, 20.7% route), 3 logic levels.

 Constraint Details:

      0.639ns physical path delay SLICE_35 to SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.652ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C25B.CLK to     R17C25B.Q1 SLICE_35 (from clk_400)
ROUTE         2     0.132     R17C25B.Q1 to     R17C25B.A1 pll1_cnt400_2
C1TOFCO_DE  ---     0.225     R17C25B.A1 to    R17C25B.FCO SLICE_35
ROUTE         1     0.000    R17C25B.FCO to    R17C25C.FCI n19494
FCITOF0_DE  ---     0.149    R17C25C.FCI to     R17C25C.F0 SLICE_34
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 n32_adj_839 (to clk_400)
                  --------
                    0.639   (79.3% logic, 20.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25B.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.707     RPLL.CLKOP to    R17C25C.CLK clk_400
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_in_c" 20.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_266_1" 266.666667 MHz ;
            1411 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i3  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i3  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_78 to dis2/SLICE_78 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_78 to dis2/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24C.CLK to     R10C24C.Q0 dis2/SLICE_78 (from clk_266_1)
ROUTE         2     0.132     R10C24C.Q0 to     R10C24C.A0 dis2/pix_cnt_3
CTOF_DEL    ---     0.101     R10C24C.A0 to     R10C24C.F0 dis2/SLICE_78
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 dis2/n102 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C24C.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C24C.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i2  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i2  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_79 to dis2/SLICE_79 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_79 to dis2/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24B.CLK to     R10C24B.Q1 dis2/SLICE_79 (from clk_266_1)
ROUTE         2     0.132     R10C24B.Q1 to     R10C24B.A1 dis2/pix_cnt_2
CTOF_DEL    ---     0.101     R10C24B.A1 to     R10C24B.F1 dis2/SLICE_79
ROUTE         1     0.000     R10C24B.F1 to    R10C24B.DI1 dis2/n103 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C24B.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C24B.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i1  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i1  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_79 to dis2/SLICE_79 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_79 to dis2/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24B.CLK to     R10C24B.Q0 dis2/SLICE_79 (from clk_266_1)
ROUTE         2     0.132     R10C24B.Q0 to     R10C24B.A0 dis2/pix_cnt_1
CTOF_DEL    ---     0.101     R10C24B.A0 to     R10C24B.F0 dis2/SLICE_79
ROUTE         1     0.000     R10C24B.F0 to    R10C24B.DI0 dis2/n104 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C24B.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C24B.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i11  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i11  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_74 to dis2/SLICE_74 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_74 to dis2/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C25C.CLK to     R10C25C.Q0 dis2/SLICE_74 (from clk_266_1)
ROUTE         5     0.132     R10C25C.Q0 to     R10C25C.A0 dis2/pix_cnt_11
CTOF_DEL    ---     0.101     R10C25C.A0 to     R10C25C.F0 dis2/SLICE_74
ROUTE         1     0.000     R10C25C.F0 to    R10C25C.DI0 dis2/n94 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C25C.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C25C.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i0  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i0  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_80 to dis2/SLICE_80 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_80 to dis2/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24A.CLK to     R10C24A.Q1 dis2/SLICE_80 (from clk_266_1)
ROUTE         2     0.132     R10C24A.Q1 to     R10C24A.A1 dis2/pix_cnt_0
CTOF_DEL    ---     0.101     R10C24A.A1 to     R10C24A.F1 dis2/SLICE_80
ROUTE         1     0.000     R10C24A.F1 to    R10C24A.DI1 dis2/n105 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C24A.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C24A.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i12  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i12  (to clk_266_1 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay dis2/SLICE_74 to dis2/SLICE_74 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path dis2/SLICE_74 to dis2/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C25C.CLK to     R10C25C.Q1 dis2/SLICE_74 (from clk_266_1)
ROUTE         3     0.133     R10C25C.Q1 to     R10C25C.A1 dis2/pix_cnt_12
CTOF_DEL    ---     0.101     R10C25C.A1 to     R10C25C.F1 dis2/SLICE_74
ROUTE         1     0.000     R10C25C.F1 to    R10C25C.DI1 dis2/n93 (to clk_266_1)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C25C.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C25C.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i17  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i17  (to clk_266_1 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay dis2/SLICE_71 to dis2/SLICE_71 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path dis2/SLICE_71 to dis2/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C26B.CLK to     R10C26B.Q0 dis2/SLICE_71 (from clk_266_1)
ROUTE         3     0.133     R10C26B.Q0 to     R10C26B.A0 dis2/pix_cnt_17
CTOF_DEL    ---     0.101     R10C26B.A0 to     R10C26B.F0 dis2/SLICE_71
ROUTE         1     0.000     R10C26B.F0 to    R10C26B.DI0 dis2/n88 (to clk_266_1)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C26B.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C26B.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i13  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i13  (to clk_266_1 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay dis2/SLICE_73 to dis2/SLICE_73 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path dis2/SLICE_73 to dis2/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C25D.CLK to     R10C25D.Q0 dis2/SLICE_73 (from clk_266_1)
ROUTE         3     0.133     R10C25D.Q0 to     R10C25D.A0 dis2/pix_cnt_13
CTOF_DEL    ---     0.101     R10C25D.A0 to     R10C25D.F0 dis2/SLICE_73
ROUTE         1     0.000     R10C25D.F0 to    R10C25D.DI0 dis2/n92 (to clk_266_1)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C25D.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C25D.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i7  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i7  (to clk_266_1 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay dis2/SLICE_76 to dis2/SLICE_76 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path dis2/SLICE_76 to dis2/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C25A.CLK to     R10C25A.Q0 dis2/SLICE_76 (from clk_266_1)
ROUTE         3     0.133     R10C25A.Q0 to     R10C25A.A0 dis2/pix_cnt_7
CTOF_DEL    ---     0.101     R10C25A.A0 to     R10C25A.F0 dis2/SLICE_76
ROUTE         1     0.000     R10C25A.F0 to    R10C25A.DI0 dis2/n98 (to clk_266_1)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C25A.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C25A.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2496__i18  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2496__i18  (to clk_266_1 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay dis2/SLICE_71 to dis2/SLICE_71 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path dis2/SLICE_71 to dis2/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C26B.CLK to     R10C26B.Q1 dis2/SLICE_71 (from clk_266_1)
ROUTE         3     0.133     R10C26B.Q1 to     R10C26B.A1 dis2/pix_cnt_18
CTOF_DEL    ---     0.101     R10C26B.A1 to     R10C26B.F1 dis2/SLICE_71
ROUTE         1     0.000     R10C26B.F1 to    R10C26B.DI1 dis2/n87 (to clk_266_1)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C26B.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R10C26B.CLK clk_266_1
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_240_2" 240.000000 MHz ;
            1229 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2493__i4  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i4  (to clk_240_2 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay usb_f2/SLICE_392 to usb_f2/SLICE_392 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path usb_f2/SLICE_392 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C35B.CLK to     R10C35B.Q0 usb_f2/SLICE_392 (from clk_240_2)
ROUTE         2     0.132     R10C35B.Q0 to     R10C35B.A0 usb_f2/wait_cnt_4
CTOF_DEL    ---     0.101     R10C35B.A0 to     R10C35B.F0 usb_f2/SLICE_392
ROUTE         1     0.000     R10C35B.F0 to    R10C35B.DI0 usb_f2/n26_adj_704 (to clk_240_2)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R10C35B.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R10C35B.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/st_cnt_i4  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i4  (to clk_240_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay usb_f2/SLICE_389 to usb_f2/SLICE_389 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path usb_f2/SLICE_389 to usb_f2/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C37C.CLK to     R14C37C.Q0 usb_f2/SLICE_389 (from clk_240_2)
ROUTE         8     0.133     R14C37C.Q0 to     R14C37C.A0 usb_f2/st_cnt_4
CTOF_DEL    ---     0.101     R14C37C.A0 to     R14C37C.F0 usb_f2/SLICE_389
ROUTE         1     0.000     R14C37C.F0 to    R14C37C.DI0 usb_f2/n6213 (to clk_240_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.336    LPLL.CLKOS2 to    R14C37C.CLK clk_240_2
                  --------
                    1.336   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.336    LPLL.CLKOS2 to    R14C37C.CLK clk_240_2
                  --------
                    1.336   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/bit_cnt_2498__i1  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/bit_cnt_2498__i1  (to clk_240_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay usb_f2/SLICE_374 to usb_f2/SLICE_374 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path usb_f2/SLICE_374 to usb_f2/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C38D.CLK to     R11C38D.Q0 usb_f2/SLICE_374 (from clk_240_2)
ROUTE         4     0.133     R11C38D.Q0 to     R11C38D.A0 usb_f2/bit_cnt_1_adj_702
CTOF_DEL    ---     0.101     R11C38D.A0 to     R11C38D.F0 usb_f2/SLICE_374
ROUTE         1     0.000     R11C38D.F0 to    R11C38D.DI0 usb_f2/n19806 (to clk_240_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R11C38D.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R11C38D.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2493__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i2  (to clk_240_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay usb_f2/SLICE_391 to usb_f2/SLICE_391 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path usb_f2/SLICE_391 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C36C.CLK to     R10C36C.Q0 usb_f2/SLICE_391 (from clk_240_2)
ROUTE         3     0.133     R10C36C.Q0 to     R10C36C.A0 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.101     R10C36C.A0 to     R10C36C.F0 usb_f2/SLICE_391
ROUTE         1     0.000     R10C36C.F0 to    R10C36C.DI0 usb_f2/n28 (to clk_240_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2493__i3  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2493__i3  (to clk_240_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay usb_f2/SLICE_391 to usb_f2/SLICE_391 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path usb_f2/SLICE_391 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C36C.CLK to     R10C36C.Q1 usb_f2/SLICE_391 (from clk_240_2)
ROUTE         3     0.133     R10C36C.Q1 to     R10C36C.A1 usb_f2/wait_cnt_3
CTOF_DEL    ---     0.101     R10C36C.A1 to     R10C36C.F1 usb_f2/SLICE_391
ROUTE         1     0.000     R10C36C.F1 to    R10C36C.DI1 usb_f2/n27_adj_706 (to clk_240_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R10C36C.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/st_cnt_i0  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i0  (to clk_240_2 +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_328 to SLICE_328 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_328 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C35C.CLK to     R14C35C.Q0 SLICE_328 (from clk_240_2)
ROUTE        14     0.134     R14C35C.Q0 to     R14C35C.A0 st_cnt_0_adj_778
CTOF_DEL    ---     0.101     R14C35C.A0 to     R14C35C.F0 SLICE_328
ROUTE         1     0.000     R14C35C.F0 to    R14C35C.DI0 st_cnt_4_N_373_0_adj_785 (to clk_240_2)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.336    LPLL.CLKOS2 to    R14C35C.CLK clk_240_2
                  --------
                    1.336   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.336    LPLL.CLKOS2 to    R14C35C.CLK clk_240_2
                  --------
                    1.336   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/bit_cnt_2498__i0  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/bit_cnt_2498__i1  (to clk_240_2 +)

   Delay:               0.373ns  (62.7% logic, 37.3% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay usb_f2/SLICE_373 to usb_f2/SLICE_374 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.386ns

 Physical Path Details:

      Data path usb_f2/SLICE_373 to usb_f2/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C38B.CLK to     R11C38B.Q0 usb_f2/SLICE_373 (from clk_240_2)
ROUTE         4     0.139     R11C38B.Q0 to     R11C38D.C0 usb_f2/bit_cnt_0_adj_701
CTOF_DEL    ---     0.101     R11C38D.C0 to     R11C38D.F0 usb_f2/SLICE_374
ROUTE         1     0.000     R11C38D.F0 to    R11C38D.DI0 usb_f2/n19806 (to clk_240_2)
                  --------
                    0.373   (62.7% logic, 37.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R11C38B.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R11C38D.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/rnd_reg_i0_i0  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/data_size_i3  (to clk_240_2 +)

   Delay:               0.374ns  (62.6% logic, 37.4% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay usb_f2/SLICE_599 to usb_f2/SLICE_376 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.387ns

 Physical Path Details:

      Data path usb_f2/SLICE_599 to usb_f2/SLICE_376:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C36D.CLK to     R11C36D.Q0 usb_f2/SLICE_599 (from clk_240_2)
ROUTE         3     0.140     R11C36D.Q0 to     R12C36C.D0 usb_f2/rnd_reg_0
CTOF_DEL    ---     0.101     R12C36C.D0 to     R12C36C.F0 usb_f2/SLICE_376
ROUTE         1     0.000     R12C36C.F0 to    R12C36C.DI0 usb_f2/n6554 (to clk_240_2)
                  --------
                    0.374   (62.6% logic, 37.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R11C36D.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_376:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R12C36C.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.396ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/bit_cnt_2498__i0  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/bit_cnt_2498__i0  (to clk_240_2 +)

   Delay:               0.383ns  (59.5% logic, 40.5% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay usb_f2/SLICE_373 to usb_f2/SLICE_373 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.396ns

 Physical Path Details:

      Data path usb_f2/SLICE_373 to usb_f2/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C38B.CLK to     R11C38B.Q0 usb_f2/SLICE_373 (from clk_240_2)
ROUTE         4     0.155     R11C38B.Q0 to     R11C38B.M0 usb_f2/bit_cnt_0_adj_701
MTOOFX_DEL  ---     0.095     R11C38B.M0 to   R11C38B.OFX0 usb_f2/SLICE_373
ROUTE         1     0.000   R11C38B.OFX0 to    R11C38B.DI0 usb_f2/n22708 (to clk_240_2)
                  --------
                    0.383   (59.5% logic, 40.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R11C38B.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R11C38B.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.416ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/state_2492__i0  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/state_2492__i1  (to clk_240_2 +)

   Delay:               0.403ns  (56.6% logic, 43.4% route), 2 logic levels.

 Constraint Details:

      0.403ns physical path delay usb_f2/SLICE_334 to usb_f2/SLICE_338 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.416ns

 Physical Path Details:

      Data path usb_f2/SLICE_334 to usb_f2/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C35C.CLK to     R11C35C.Q0 usb_f2/SLICE_334 (from clk_240_2)
ROUTE        48     0.175     R11C35C.Q0 to     R11C35B.M0 state_0_adj_781
MTOOFX_DEL  ---     0.095     R11C35B.M0 to   R11C35B.OFX0 usb_f2/SLICE_338
ROUTE         1     0.000   R11C35B.OFX0 to    R11C35B.DI0 usb_f2/n22663 (to clk_240_2)
                  --------
                    0.403   (56.6% logic, 43.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R11C35C.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     1.350    LPLL.CLKOS2 to    R11C35B.CLK clk_240_2
                  --------
                    1.350   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_out" 2.080000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_240_0" 240.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_266_0" 266.666667    |             |             |
MHz ;                                   |     0.000 ns|    -4.943 ns|   2 *
                                        |             |             |
FREQUENCY NET "clk_114" 114.285714 MHz  |             |             |
;                                       |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_400" 400.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_in_c" 20.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_266_1" 266.666667    |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_240_2" 240.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
shout_N_658_adj_812                     |       5|      39|     65.00%
                                        |        |        |
sh_state_N_660                          |       1|      36|     60.00%
                                        |        |        |
n8254                                   |       7|      33|     55.00%
                                        |        |        |
shout_N_658_adj_810                     |       4|      30|     50.00%
                                        |        |        |
n22525                                  |       1|      29|     48.33%
                                        |        |        |
br5_shout_I_0/sh_state_N_660            |       1|      22|     36.67%
                                        |        |        |
n8257                                   |       7|      21|     35.00%
                                        |        |        |
n21328                                  |       2|      17|     28.33%
                                        |        |        |
shout_N_658                             |       4|      16|     26.67%
                                        |        |        |
n22524                                  |       1|      12|     20.00%
                                        |        |        |
n22615                                  |       2|      12|     20.00%
                                        |        |        |
n21331                                  |       2|       9|     15.00%
                                        |        |        |
pll2_cnt240_4                           |       2|       7|     11.67%
                                        |        |        |
pll1_cnt114_3                           |       4|       7|     11.67%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 28 clocks:

Clock Domain: usb_l4/clk_in_p   Source: SLICE_458.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_l2/clk_in_p   Source: SLICE_414.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_l1/clk_in_p   Source: SLICE_395.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_clo[2][2]   Source: SLICE_351.Q0   Loads: 25
   No transfer within this clock domain is found

Clock Domain: usb_clkf[2]   Source: SLICE_350.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: rng1_out[0]   Source: SLICE_314.Q0   Loads: 24
   No transfer within this clock domain is found

Clock Domain: rng1_cnt[7]   Source: SLICE_28.Q0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: rng1_clk_0   Source: SLICE_505.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: ps4_ck   Source: SLICE_312.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: ps3_ck   Source: SLICE_298.Q0   Loads: 15
   No transfer within this clock domain is found

Clock Domain: ps2_ck   Source: SLICE_284.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: ps1_ck   Source: SLICE_269.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: pll1_cnt400[1]   Source: SLICE_35.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: osc_out   Source: int_osc.OSC   Loads: 5
   Covered under: FREQUENCY NET "osc_out" 2.080000 MHz ;

Clock Domain: n8257   Source: SLICE_320.F0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: n8254   Source: SLICE_319.F0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: rng1_out[0]   Source: SLICE_314.Q0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: rng1_cnt[7]   Source: SLICE_28.Q0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 4

   Clock Domain: n1467   Source: SLICE_505.F0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_266_0   Source: main_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_114   Source: main_pll/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

Clock Domain: n1467   Source: SLICE_505.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: leds_div[10]   Source: leds_div12/SLICE_6.Q0   Loads: 6
   No transfer within this clock domain is found

Clock Domain: debug2_c_0   Source: SLICE_214.Q0   Loads: 33
   No transfer within this clock domain is found

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_400   Source: main_pll/PLLInst_0.CLKOP   Loads: 6
   Covered under: FREQUENCY NET "clk_400" 400.000000 MHz ;

Clock Domain: clk_266_1   Source: main_pll/PLLInst_0.CLKOS2   Loads: 27
   Covered under: FREQUENCY NET "clk_266_1" 266.666667 MHz ;

Clock Domain: clk_266_0   Source: main_pll/PLLInst_0.CLKOS   Loads: 36
   Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;

   Data transfers from:
   Clock Domain: rng1_out[0]   Source: SLICE_314.Q0
      Not reported because source and destination domains are unrelated.

   Clock Domain: rng1_cnt[7]   Source: SLICE_28.Q0
      Not reported because source and destination domains are unrelated.

   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1467   Source: SLICE_505.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_114   Source: main_pll/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

Clock Domain: clk_240_2   Source: sec_pll/PLLInst_0.CLKOS2   Loads: 26
   Covered under: FREQUENCY NET "clk_240_2" 240.000000 MHz ;

   Data transfers from:
   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1467   Source: SLICE_505.F0
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP   Loads: 36
   Covered under: FREQUENCY NET "clk_240_0" 240.000000 MHz ;

   Data transfers from:
   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1467   Source: SLICE_505.F0
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_114   Source: main_pll/PLLInst_0.CLKOS3   Loads: 4
   Covered under: FREQUENCY NET "clk_114" 114.285714 MHz ;

Clock Domain: clk60_cnt[1]   Source: SLICE_210.Q0   Loads: 11
   No transfer within this clock domain is found

Clock Domain: brain1/shout_N_658_derived_1   Source: SLICE_318.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: rng1_out[0]   Source: SLICE_314.Q0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: rng1_cnt[7]   Source: SLICE_28.Q0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 3

   Clock Domain: rng1_clk_0   Source: SLICE_505.F1
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 5

   Clock Domain: osc_out   Source: int_osc.OSC
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: n1467   Source: SLICE_505.F0
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_266_0   Source: main_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 2

   Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1

   Clock Domain: clk_114   Source: main_pll/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;   Transfers: 1


Timing summary (Hold):
---------------

Timing errors: 60  Score: 150957
Cumulative negative slack: 150957

Constraints cover 5417 paths, 26 nets, and 1961 connections (39.13% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4556 (setup), 60 (hold)
Score: 11443300 (setup), 150957 (hold)
Cumulative negative slack: 11594257 (11443300+150957)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

