--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ada/Documents/SUTD/Term4/compstruc/fpga/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2032 paths analyzed, 430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.856ns.
--------------------------------------------------------------------------------
Slack:                  14.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_3
    SLICE_X4Y26.A2       net (fanout=5)        1.403   M_pixel_q[3]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.D2       net (fanout=10)       1.802   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_3_rstpot
                                                       M_pixel_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.353ns logic, 4.468ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  14.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.657ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.CQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_9
    SLICE_X4Y26.A1       net (fanout=8)        1.239   M_pixel_q[9]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.D2       net (fanout=10)       1.802   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_3_rstpot
                                                       M_pixel_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.657ns (1.353ns logic, 4.304ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  14.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_4 (FF)
  Destination:          M_pixel_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.470ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.330 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_4 to M_pixel_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.BQ      Tcko                  0.476   M_pixel_q[6]
                                                       M_pixel_q_4
    SLICE_X4Y26.A4       net (fanout=5)        1.101   M_pixel_q[4]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.D2       net (fanout=10)       1.802   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_3_rstpot
                                                       M_pixel_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.470ns (1.304ns logic, 4.166ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_10
    SLICE_X4Y26.A3       net (fanout=6)        1.031   M_pixel_q[10]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.D2       net (fanout=10)       1.802   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_3_rstpot
                                                       M_pixel_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (1.353ns logic, 4.096ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  14.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.462ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_3
    SLICE_X4Y26.A2       net (fanout=5)        1.403   M_pixel_q[3]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.B3       net (fanout=10)       1.443   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_1_rstpot
                                                       M_pixel_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (1.353ns logic, 4.109ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  14.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.BQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_8
    SLICE_X4Y26.A5       net (fanout=6)        0.913   M_pixel_q[8]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.D2       net (fanout=10)       1.802   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_3_rstpot
                                                       M_pixel_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (1.353ns logic, 3.978ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.CQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_9
    SLICE_X4Y26.A1       net (fanout=8)        1.239   M_pixel_q[9]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.B3       net (fanout=10)       1.443   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_1_rstpot
                                                       M_pixel_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.298ns (1.353ns logic, 3.945ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.273ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.194 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_3
    SLICE_X4Y26.A2       net (fanout=5)        1.403   M_pixel_q[3]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.C4       net (fanout=10)       1.254   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (1.353ns logic, 3.920ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  14.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_1 (FF)
  Destination:          M_pixel_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.256ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_1 to M_pixel_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.BQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_1
    SLICE_X4Y26.A6       net (fanout=5)        0.838   M_pixel_q[1]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.D2       net (fanout=10)       1.802   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_3_rstpot
                                                       M_pixel_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (1.353ns logic, 3.903ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  14.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.252ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.194 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_3
    SLICE_X4Y26.A2       net (fanout=5)        1.403   M_pixel_q[3]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.D4       net (fanout=10)       1.233   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.252ns (1.353ns logic, 3.899ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  14.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.186ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_3
    SLICE_X4Y26.A2       net (fanout=5)        1.403   M_pixel_q[3]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.C6       net (fanout=10)       1.167   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_2_rstpot
                                                       M_pixel_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.186ns (1.353ns logic, 3.833ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  14.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.154ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.194 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_3
    SLICE_X4Y26.A2       net (fanout=5)        1.403   M_pixel_q[3]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.B5       net (fanout=10)       1.135   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_8_rstpot
                                                       M_pixel_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.154ns (1.353ns logic, 3.801ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_4 (FF)
  Destination:          M_pixel_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.330 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_4 to M_pixel_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.BQ      Tcko                  0.476   M_pixel_q[6]
                                                       M_pixel_q_4
    SLICE_X4Y26.A4       net (fanout=5)        1.101   M_pixel_q[4]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.B3       net (fanout=10)       1.443   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_1_rstpot
                                                       M_pixel_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.111ns (1.304ns logic, 3.807ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_10
    SLICE_X4Y26.A3       net (fanout=6)        1.031   M_pixel_q[10]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.B3       net (fanout=10)       1.443   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_1_rstpot
                                                       M_pixel_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (1.353ns logic, 3.737ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  14.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.CQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_9
    SLICE_X4Y26.A1       net (fanout=8)        1.239   M_pixel_q[9]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.C4       net (fanout=10)       1.254   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (1.353ns logic, 3.756ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  14.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.086ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.194 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_3
    SLICE_X4Y26.A2       net (fanout=5)        1.403   M_pixel_q[3]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.A6       net (fanout=10)       1.067   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_7_rstpot
                                                       M_pixel_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.086ns (1.353ns logic, 3.733ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  14.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.088ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.CQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_9
    SLICE_X4Y26.A1       net (fanout=8)        1.239   M_pixel_q[9]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.D4       net (fanout=10)       1.233   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (1.353ns logic, 3.735ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  14.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.022ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.CQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_9
    SLICE_X4Y26.A1       net (fanout=8)        1.239   M_pixel_q[9]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.C6       net (fanout=10)       1.167   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_2_rstpot
                                                       M_pixel_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (1.353ns logic, 3.669ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  14.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.BQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_8
    SLICE_X4Y26.A5       net (fanout=6)        0.913   M_pixel_q[8]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.B3       net (fanout=10)       1.443   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_1_rstpot
                                                       M_pixel_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (1.353ns logic, 3.619ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  14.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.CQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_9
    SLICE_X4Y26.A1       net (fanout=8)        1.239   M_pixel_q[9]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.B5       net (fanout=10)       1.135   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_8_rstpot
                                                       M_pixel_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (1.353ns logic, 3.637ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.CQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_9
    SLICE_X4Y26.A1       net (fanout=8)        1.239   M_pixel_q[9]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.A6       net (fanout=10)       1.067   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_7_rstpot
                                                       M_pixel_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.353ns logic, 3.569ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  15.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_4 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.339 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_4 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.BQ      Tcko                  0.476   M_pixel_q[6]
                                                       M_pixel_q_4
    SLICE_X4Y26.A4       net (fanout=5)        1.101   M_pixel_q[4]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.C4       net (fanout=10)       1.254   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.304ns logic, 3.618ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  15.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_10
    SLICE_X4Y26.A3       net (fanout=6)        1.031   M_pixel_q[10]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.C4       net (fanout=10)       1.254   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.353ns logic, 3.548ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_4 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.339 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_4 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.BQ      Tcko                  0.476   M_pixel_q[6]
                                                       M_pixel_q_4
    SLICE_X4Y26.A4       net (fanout=5)        1.101   M_pixel_q[4]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.D4       net (fanout=10)       1.233   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.304ns logic, 3.597ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_1 (FF)
  Destination:          M_pixel_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_1 to M_pixel_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.BQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_1
    SLICE_X4Y26.A6       net (fanout=5)        0.838   M_pixel_q[1]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.B3       net (fanout=10)       1.443   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_1_rstpot
                                                       M_pixel_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.353ns logic, 3.544ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_2 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.874ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.325 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_2 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.CQ       Tcko                  0.525   M_pixel_q[3]
                                                       M_pixel_q_2
    SLICE_X4Y26.D6       net (fanout=8)        1.429   M_pixel_q[2]
    SLICE_X4Y26.D        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW1
    SLICE_X3Y26.A4       net (fanout=1)        0.929   N6
    SLICE_X3Y26.A        Tilo                  0.259   M_line_q[5]
                                                       _n0128
    SLICE_X4Y26.C1       net (fanout=11)       1.139   _n0128
    SLICE_X4Y26.CLK      Tas                   0.339   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.874ns (1.377ns logic, 3.497ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  15.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.880ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_10
    SLICE_X4Y26.A3       net (fanout=6)        1.031   M_pixel_q[10]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.D4       net (fanout=10)       1.233   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (1.353ns logic, 3.527ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  15.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_4 (FF)
  Destination:          M_pixel_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.330 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_4 to M_pixel_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.BQ      Tcko                  0.476   M_pixel_q[6]
                                                       M_pixel_q_4
    SLICE_X4Y26.A4       net (fanout=5)        1.101   M_pixel_q[4]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.C6       net (fanout=10)       1.167   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_2_rstpot
                                                       M_pixel_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.304ns logic, 3.531ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   M_pixel_q[10]
                                                       M_pixel_q_10
    SLICE_X4Y26.A3       net (fanout=6)        1.031   M_pixel_q[10]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y25.C6       net (fanout=10)       1.167   _n012811
    SLICE_X0Y25.CLK      Tas                   0.339   M_pixel_q[3]
                                                       M_pixel_q_2_rstpot
                                                       M_pixel_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.353ns logic, 3.461ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  15.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_4 (FF)
  Destination:          M_pixel_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.339 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_4 to M_pixel_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.BQ      Tcko                  0.476   M_pixel_q[6]
                                                       M_pixel_q_4
    SLICE_X4Y26.A4       net (fanout=5)        1.101   M_pixel_q[4]
    SLICE_X4Y26.A        Tilo                  0.254   M_line_q[10]
                                                       _n01281_SW0
    SLICE_X10Y27.A1      net (fanout=4)        1.263   N0
    SLICE_X10Y27.A       Tilo                  0.235   M_pixel_q[6]
                                                       _n01281_1
    SLICE_X0Y29.B5       net (fanout=10)       1.135   _n012811
    SLICE_X0Y29.CLK      Tas                   0.339   M_pixel_q[10]
                                                       M_pixel_q_8_rstpot
                                                       M_pixel_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (1.304ns logic, 3.499ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_0/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_1_1/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_2/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_3/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_4/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_5/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_6/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_7/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_8/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_9/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_10/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_11/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_12/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_13/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_14/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_15/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_0/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_1/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_2/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_3/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[10]/CLK
  Logical resource: M_pixel_q_7/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[10]/CLK
  Logical resource: M_pixel_q_8/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[10]/CLK
  Logical resource: M_pixel_q_9/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[10]/CLK
  Logical resource: M_pixel_q_10/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_userY_q[10]/CLK
  Logical resource: M_userY_q_7/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_userY_q[10]/CLK
  Logical resource: M_userY_q_8/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_userY_q[10]/CLK
  Logical resource: M_userY_q_9/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_userY_q[10]/CLK
  Logical resource: M_userY_q_10/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_line_q[10]/CLK
  Logical resource: M_line_q_10/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.856|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2032 paths, 0 nets, and 524 connections

Design statistics:
   Minimum period:   5.856ns{1}   (Maximum frequency: 170.765MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  5 01:10:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



