INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTIPLIER_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_34_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_34_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUMMER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MULTIPLIER_16
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:39]
