Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 19 16:13:31 2023
| Host         : PC-638 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (233)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (638)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (233)
--------------------------
 There are 233 register/latch pins with no clock driven by root clock pin: clk_div/ce_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (638)
--------------------------------------------------
 There are 638 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.842        0.000                      0                  507        0.183        0.000                      0                  507        4.500        0.000                       0                   351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.842        0.000                      0                  507        0.183        0.000                      0                  507        4.500        0.000                       0                   351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 seg_driv/bin_cnt0/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/sig_hex_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.704ns (13.784%)  route 4.403ns (86.216%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.628     5.180    seg_driv/bin_cnt0/CLK
    SLICE_X1Y19          FDRE                                         r  seg_driv/bin_cnt0/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  seg_driv/bin_cnt0/sig_cnt_reg[0]/Q
                         net (fo=53, routed)          3.548     9.184    mux_driv/sig_hex_reg[20]_1
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.308 r  mux_driv/sig_hex[19]_i_2/O
                         net (fo=1, routed)           0.855    10.163    mux_driv/sig_hex[19]_i_2_n_0
    SLICE_X7Y25          LUT5 (Prop_lut5_I2_O)        0.124    10.287 r  mux_driv/sig_hex[19]_i_1/O
                         net (fo=1, routed)           0.000    10.287    seg_driv/D[19]
    SLICE_X7Y25          FDRE                                         r  seg_driv/sig_hex_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.503    14.875    seg_driv/CLK
    SLICE_X7Y25          FDRE                                         r  seg_driv/sig_hex_reg[19]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)        0.031    15.129    seg_driv/sig_hex_reg[19]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.076ns (23.154%)  route 3.571ns (76.846%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.635     5.187    seg_driv/clk_en0/CLK
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  seg_driv/clk_en0/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.503    seg_driv/clk_en0/sig_cnt_reg[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  seg_driv/clk_en0/ce_i_7/O
                         net (fo=1, routed)           0.403     7.029    seg_driv/clk_en0/ce_i_7_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  seg_driv/clk_en0/ce_i_6/O
                         net (fo=1, routed)           0.402     7.555    seg_driv/clk_en0/ce_i_6_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.679 r  seg_driv/clk_en0/ce_i_2/O
                         net (fo=1, routed)           0.403     8.082    seg_driv/clk_en0/ce_i_2_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  seg_driv/clk_en0/ce_i_1/O
                         net (fo=2, routed)           0.443     8.649    seg_driv/clk_en0/ce_i_1_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.773 r  seg_driv/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.061     9.834    seg_driv/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.517    14.889    seg_driv/clk_en0/CLK
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[0]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.722    seg_driv/clk_en0/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.076ns (23.154%)  route 3.571ns (76.846%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.635     5.187    seg_driv/clk_en0/CLK
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  seg_driv/clk_en0/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.503    seg_driv/clk_en0/sig_cnt_reg[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  seg_driv/clk_en0/ce_i_7/O
                         net (fo=1, routed)           0.403     7.029    seg_driv/clk_en0/ce_i_7_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  seg_driv/clk_en0/ce_i_6/O
                         net (fo=1, routed)           0.402     7.555    seg_driv/clk_en0/ce_i_6_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.679 r  seg_driv/clk_en0/ce_i_2/O
                         net (fo=1, routed)           0.403     8.082    seg_driv/clk_en0/ce_i_2_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  seg_driv/clk_en0/ce_i_1/O
                         net (fo=2, routed)           0.443     8.649    seg_driv/clk_en0/ce_i_1_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.773 r  seg_driv/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.061     9.834    seg_driv/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.517    14.889    seg_driv/clk_en0/CLK
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[1]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.722    seg_driv/clk_en0/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.076ns (23.154%)  route 3.571ns (76.846%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.635     5.187    seg_driv/clk_en0/CLK
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  seg_driv/clk_en0/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.503    seg_driv/clk_en0/sig_cnt_reg[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  seg_driv/clk_en0/ce_i_7/O
                         net (fo=1, routed)           0.403     7.029    seg_driv/clk_en0/ce_i_7_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  seg_driv/clk_en0/ce_i_6/O
                         net (fo=1, routed)           0.402     7.555    seg_driv/clk_en0/ce_i_6_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.679 r  seg_driv/clk_en0/ce_i_2/O
                         net (fo=1, routed)           0.403     8.082    seg_driv/clk_en0/ce_i_2_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  seg_driv/clk_en0/ce_i_1/O
                         net (fo=2, routed)           0.443     8.649    seg_driv/clk_en0/ce_i_1_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.773 r  seg_driv/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.061     9.834    seg_driv/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.517    14.889    seg_driv/clk_en0/CLK
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[2]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.722    seg_driv/clk_en0/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.076ns (23.154%)  route 3.571ns (76.846%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.635     5.187    seg_driv/clk_en0/CLK
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  seg_driv/clk_en0/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.503    seg_driv/clk_en0/sig_cnt_reg[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  seg_driv/clk_en0/ce_i_7/O
                         net (fo=1, routed)           0.403     7.029    seg_driv/clk_en0/ce_i_7_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  seg_driv/clk_en0/ce_i_6/O
                         net (fo=1, routed)           0.402     7.555    seg_driv/clk_en0/ce_i_6_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.679 r  seg_driv/clk_en0/ce_i_2/O
                         net (fo=1, routed)           0.403     8.082    seg_driv/clk_en0/ce_i_2_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  seg_driv/clk_en0/ce_i_1/O
                         net (fo=2, routed)           0.443     8.649    seg_driv/clk_en0/ce_i_1_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.773 r  seg_driv/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.061     9.834    seg_driv/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.517    14.889    seg_driv/clk_en0/CLK
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[3]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.722    seg_driv/clk_en0/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 seg_driv/bin_cnt0/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/sig_hex_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.704ns (14.237%)  route 4.241ns (85.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.628     5.180    seg_driv/bin_cnt0/CLK
    SLICE_X1Y19          FDRE                                         r  seg_driv/bin_cnt0/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  seg_driv/bin_cnt0/sig_cnt_reg[0]/Q
                         net (fo=53, routed)          3.574     9.210    mux_driv/sig_hex_reg[20]_1
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  mux_driv/sig_hex[20]_i_3/O
                         net (fo=1, routed)           0.667    10.001    mux_driv/sig_hex[20]_i_3_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I4_O)        0.124    10.125 r  mux_driv/sig_hex[20]_i_1/O
                         net (fo=1, routed)           0.000    10.125    seg_driv/D[20]
    SLICE_X9Y23          FDRE                                         r  seg_driv/sig_hex_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.438    14.810    seg_driv/CLK
    SLICE_X9Y23          FDRE                                         r  seg_driv/sig_hex_reg[20]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.031    15.064    seg_driv/sig_hex_reg[20]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output8_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.846ns (38.926%)  route 2.896ns (61.074%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.624     5.176    mux_driv/CLK
    SLICE_X6Y29          FDRE                                         r  mux_driv/sig_control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  mux_driv/sig_control_reg[2]/Q
                         net (fo=1, routed)           0.647     6.300    mux_driv/sig_control[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.295     6.595 r  mux_driv/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.595    mux_driv/i__carry_i_4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  mux_driv/sig_71_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    mux_driv/sig_71_inferred__0/i__carry_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.355 r  mux_driv/sig_71_inferred__0/i__carry__0/CO[2]
                         net (fo=1, routed)           0.522     7.878    mux_driv/sig_71_inferred__0/i__carry__0_n_1
    SLICE_X6Y30          LUT2 (Prop_lut2_I0_O)        0.313     8.191 r  mux_driv/sig_1[20]_i_1/O
                         net (fo=168, routed)         1.727     9.918    mux_driv/sig_1[20]_i_1_n_0
    SLICE_X12Y19         FDCE                                         r  mux_driv/output8_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.442    14.814    mux_driv/CLK
    SLICE_X12Y19         FDCE                                         r  mux_driv/output8_reg[11]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X12Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.868    mux_driv/output8_reg[11]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output8_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.846ns (38.926%)  route 2.896ns (61.074%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.624     5.176    mux_driv/CLK
    SLICE_X6Y29          FDRE                                         r  mux_driv/sig_control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  mux_driv/sig_control_reg[2]/Q
                         net (fo=1, routed)           0.647     6.300    mux_driv/sig_control[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.295     6.595 r  mux_driv/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.595    mux_driv/i__carry_i_4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  mux_driv/sig_71_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    mux_driv/sig_71_inferred__0/i__carry_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.355 r  mux_driv/sig_71_inferred__0/i__carry__0/CO[2]
                         net (fo=1, routed)           0.522     7.878    mux_driv/sig_71_inferred__0/i__carry__0_n_1
    SLICE_X6Y30          LUT2 (Prop_lut2_I0_O)        0.313     8.191 r  mux_driv/sig_1[20]_i_1/O
                         net (fo=168, routed)         1.727     9.918    mux_driv/sig_1[20]_i_1_n_0
    SLICE_X12Y19         FDCE                                         r  mux_driv/output8_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.442    14.814    mux_driv/CLK
    SLICE_X12Y19         FDCE                                         r  mux_driv/output8_reg[12]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X12Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.868    mux_driv/output8_reg[12]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_6_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.846ns (38.926%)  route 2.896ns (61.074%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.624     5.176    mux_driv/CLK
    SLICE_X6Y29          FDRE                                         r  mux_driv/sig_control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  mux_driv/sig_control_reg[2]/Q
                         net (fo=1, routed)           0.647     6.300    mux_driv/sig_control[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.295     6.595 r  mux_driv/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.595    mux_driv/i__carry_i_4_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  mux_driv/sig_71_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.127    mux_driv/sig_71_inferred__0/i__carry_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.355 r  mux_driv/sig_71_inferred__0/i__carry__0/CO[2]
                         net (fo=1, routed)           0.522     7.878    mux_driv/sig_71_inferred__0/i__carry__0_n_1
    SLICE_X6Y30          LUT2 (Prop_lut2_I0_O)        0.313     8.191 r  mux_driv/sig_1[20]_i_1/O
                         net (fo=168, routed)         1.727     9.918    mux_driv/sig_1[20]_i_1_n_0
    SLICE_X12Y19         FDCE                                         r  mux_driv/sig_6_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.442    14.814    mux_driv/CLK
    SLICE_X12Y19         FDCE                                         r  mux_driv/sig_6_reg[12]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X12Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.868    mux_driv/sig_6_reg[12]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.076ns (23.878%)  route 3.430ns (76.122%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.635     5.187    seg_driv/clk_en0/CLK
    SLICE_X0Y13          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  seg_driv/clk_en0/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.503    seg_driv/clk_en0/sig_cnt_reg[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  seg_driv/clk_en0/ce_i_7/O
                         net (fo=1, routed)           0.403     7.029    seg_driv/clk_en0/ce_i_7_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  seg_driv/clk_en0/ce_i_6/O
                         net (fo=1, routed)           0.402     7.555    seg_driv/clk_en0/ce_i_6_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.679 r  seg_driv/clk_en0/ce_i_2/O
                         net (fo=1, routed)           0.403     8.082    seg_driv/clk_en0/ce_i_2_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  seg_driv/clk_en0/ce_i_1/O
                         net (fo=2, routed)           0.443     8.649    seg_driv/clk_en0/ce_i_1_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     8.773 r  seg_driv/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          0.920     9.693    seg_driv/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X0Y14          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.517    14.889    seg_driv/clk_en0/CLK
    SLICE_X0Y14          FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[4]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y14          FDRE (Setup_fdre_C_R)       -0.429    14.697    seg_driv/clk_en0/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mux_driv/sig_6_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_7_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.369%)  route 0.139ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.560     1.473    mux_driv/CLK
    SLICE_X9Y19          FDCE                                         r  mux_driv/sig_6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mux_driv/sig_6_reg[7]/Q
                         net (fo=7, routed)           0.139     1.753    mux_driv/out_6[7]
    SLICE_X10Y19         FDCE                                         r  mux_driv/sig_7_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.828     1.986    mux_driv/CLK
    SLICE_X10Y19         FDCE                                         r  mux_driv/sig_7_reg[7]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X10Y19         FDCE (Hold_fdce_C_D)         0.063     1.570    mux_driv/sig_7_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mux_driv/sig_5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_6_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.559     1.472    mux_driv/CLK
    SLICE_X9Y20          FDCE                                         r  mux_driv/sig_5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  mux_driv/sig_5_reg[0]/Q
                         net (fo=7, routed)           0.133     1.746    mux_driv/out_5[0]
    SLICE_X9Y19          FDCE                                         r  mux_driv/sig_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.828     1.986    mux_driv/CLK
    SLICE_X9Y19          FDCE                                         r  mux_driv/sig_6_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X9Y19          FDCE (Hold_fdce_C_D)         0.070     1.557    mux_driv/sig_6_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mux_driv/sig_3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.012%)  route 0.159ns (52.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.588     1.501    mux_driv/CLK
    SLICE_X3Y20          FDCE                                         r  mux_driv/sig_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.642 r  mux_driv/sig_3_reg[5]/Q
                         net (fo=6, routed)           0.159     1.801    mux_driv/out_3[5]
    SLICE_X5Y21          FDCE                                         r  mux_driv/sig_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.854     2.012    mux_driv/CLK
    SLICE_X5Y21          FDCE                                         r  mux_driv/sig_4_reg[5]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X5Y21          FDCE (Hold_fdce_C_D)         0.075     1.608    mux_driv/sig_4_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mux_driv/sig_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.151%)  route 0.119ns (45.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.583     1.496    mux_driv/CLK
    SLICE_X5Y23          FDCE                                         r  mux_driv/sig_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  mux_driv/sig_2_reg[1]/Q
                         net (fo=6, routed)           0.119     1.757    mux_driv/out_2[1]
    SLICE_X6Y22          FDCE                                         r  mux_driv/sig_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.853     2.011    mux_driv/CLK
    SLICE_X6Y22          FDCE                                         r  mux_driv/sig_3_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X6Y22          FDCE (Hold_fdce_C_D)         0.052     1.563    mux_driv/sig_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mux_driv/sig_5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.558     1.471    mux_driv/CLK
    SLICE_X9Y21          FDCE                                         r  mux_driv/sig_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  mux_driv/sig_5_reg[1]/Q
                         net (fo=7, routed)           0.131     1.744    mux_driv/out_5[1]
    SLICE_X8Y20          FDCE                                         r  mux_driv/sig_6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.827     1.985    mux_driv/CLK
    SLICE_X8Y20          FDCE                                         r  mux_driv/sig_6_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X8Y20          FDCE (Hold_fdce_C_D)         0.063     1.549    mux_driv/sig_6_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mux_driv/sig_5_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_6_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.978%)  route 0.129ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.558     1.471    mux_driv/CLK
    SLICE_X8Y21          FDCE                                         r  mux_driv/sig_5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  mux_driv/sig_5_reg[5]/Q
                         net (fo=6, routed)           0.129     1.764    mux_driv/out_5[5]
    SLICE_X10Y21         FDCE                                         r  mux_driv/sig_6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.826     1.984    mux_driv/CLK
    SLICE_X10Y21         FDCE                                         r  mux_driv/sig_6_reg[5]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.063     1.568    mux_driv/sig_6_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mux_driv/sig_3_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_4_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.792%)  route 0.148ns (51.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.585     1.498    mux_driv/CLK
    SLICE_X4Y21          FDCE                                         r  mux_driv/sig_3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  mux_driv/sig_3_reg[14]/Q
                         net (fo=6, routed)           0.148     1.787    mux_driv/out_3[14]
    SLICE_X4Y22          FDCE                                         r  mux_driv/sig_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.853     2.011    mux_driv/CLK
    SLICE_X4Y22          FDCE                                         r  mux_driv/sig_4_reg[14]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.072     1.583    mux_driv/sig_4_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mux_driv/sig_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.583     1.496    mux_driv/CLK
    SLICE_X5Y23          FDCE                                         r  mux_driv/sig_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  mux_driv/sig_2_reg[0]/Q
                         net (fo=6, routed)           0.146     1.784    mux_driv/out_2[0]
    SLICE_X5Y22          FDCE                                         r  mux_driv/sig_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.853     2.011    mux_driv/CLK
    SLICE_X5Y22          FDCE                                         r  mux_driv/sig_3_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X5Y22          FDCE (Hold_fdce_C_D)         0.066     1.577    mux_driv/sig_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 seg_driv/clk_en0/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/bin_cnt0/sig_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.925%)  route 0.072ns (24.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.502    seg_driv/clk_en0/CLK
    SLICE_X1Y19          FDRE                                         r  seg_driv/clk_en0/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.128     1.630 r  seg_driv/clk_en0/ce_reg/Q
                         net (fo=3, routed)           0.072     1.702    seg_driv/bin_cnt0/en
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.099     1.801 r  seg_driv/bin_cnt0/sig_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    seg_driv/bin_cnt0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  seg_driv/bin_cnt0/sig_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.858     2.016    seg_driv/bin_cnt0/CLK
    SLICE_X1Y19          FDRE                                         r  seg_driv/bin_cnt0/sig_cnt_reg[0]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091     1.593    seg_driv/bin_cnt0/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mux_driv/sig_6_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_7_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.864%)  route 0.142ns (50.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.555     1.468    mux_driv/CLK
    SLICE_X13Y25         FDCE                                         r  mux_driv/sig_6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mux_driv/sig_6_reg[17]/Q
                         net (fo=7, routed)           0.142     1.751    mux_driv/sig_6_reg[20]_0[1]
    SLICE_X14Y26         FDCE                                         r  mux_driv/sig_7_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.823     1.981    mux_driv/CLK
    SLICE_X14Y26         FDCE                                         r  mux_driv/sig_7_reg[17]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X14Y26         FDCE (Hold_fdce_C_D)         0.059     1.541    mux_driv/sig_7_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y25    clk_div/ce_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39     deb/zero_cnt_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39     deb/zero_cnt_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39     deb/zero_cnt_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40     deb/zero_cnt_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40     deb/zero_cnt_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33     deb/zero_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40     deb/zero_cnt_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40     deb/zero_cnt_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20     mux_driv/sig_5_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y21    mux_driv/sig_5_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y21     mux_driv/sig_5_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13     seg_driv/clk_en0/sig_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13     seg_driv/clk_en0/sig_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14     seg_driv/clk_en0/sig_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y35     deb/one_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37     deb/one_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37     deb/one_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     deb/zero_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     deb/zero_cnt_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     deb/zero_cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     deb/zero_cnt_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     deb/zero_cnt_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     deb/zero_cnt_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     deb/zero_cnt_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     deb/zero_cnt_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22     mux_driv/sig_4_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22     mux_driv/sig_4_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22     mux_driv/sig_4_reg[15]/C



