/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  reg [14:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = !(in_data[93] ? celloutsig_0_9z[1] : celloutsig_0_4z);
  assign celloutsig_1_13z = !(celloutsig_1_7z[10] ? celloutsig_1_7z[8] : celloutsig_1_6z[5]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z | celloutsig_0_1z);
  assign celloutsig_0_6z = ~(in_data[14] | celloutsig_0_1z);
  assign celloutsig_1_19z = { celloutsig_1_7z[6:4], celloutsig_1_5z, celloutsig_1_13z } + { celloutsig_1_6z[2:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[187], celloutsig_1_0z } + in_data[144:124];
  assign celloutsig_0_4z = { in_data[83:74], celloutsig_0_1z } <= in_data[43:33];
  assign celloutsig_0_2z = { in_data[86:82], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } <= { in_data[95:90], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[65:60], celloutsig_0_1z } < { in_data[48:46], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[179:173] < celloutsig_1_0z[18:12];
  assign celloutsig_0_7z = celloutsig_0_5z & ~(celloutsig_0_5z);
  assign celloutsig_1_5z = celloutsig_1_1z[20] & ~(in_data[116]);
  assign celloutsig_1_6z = { in_data[168:164], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[16:15], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_0z = - in_data[168:149];
  assign celloutsig_1_9z = - celloutsig_1_7z[14:8];
  assign celloutsig_1_4z = | { in_data[128:123], celloutsig_1_2z };
  assign celloutsig_0_0z = ^ in_data[90:79];
  assign celloutsig_0_12z = ^ { celloutsig_0_11z[6:1], celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } - in_data[19:16];
  assign celloutsig_0_9z = { celloutsig_0_8z[3:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } ~^ { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_11z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 15'h0000;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_0z[13:7], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[9]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[9] & celloutsig_1_0z[7]) | (in_data[154] & celloutsig_1_0z[6]));
  assign celloutsig_1_18z = ~((celloutsig_1_0z[10] & celloutsig_1_1z[10]) | (celloutsig_1_4z & celloutsig_1_9z[2]));
  assign { out_data[128], out_data[100:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
