0.7
2020.2
May 22 2024
18:54:44
/home/diogo/VGAmicrocontroller8051/PLLtest/PLLtest.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v,1741531550,verilog,,/home/diogo/VGAmicrocontroller8051/PLLtest/PLLtest.srcs/sim_1/new/top_tb.v,,PLLtest;blk_mem_gen_0;blk_mem_gen_0_bindec;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_mux;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_8;blk_mem_gen_0_blk_mem_gen_v8_4_8_synth;clk_wiz_0;clk_wiz_0_clk_wiz;glbl;horizontal_counter;image;top;vertical_counter,,,../../../../../PLLtest.ip_user_files/ipstatic,,,,,
/home/diogo/VGAmicrocontroller8051/PLLtest/PLLtest.srcs/sim_1/new/top_tb.v,1741136026,verilog,,,,top_tb,,,../../../../../PLLtest.ip_user_files/ipstatic,,,,,
