include mapped_io
include usart
include timer

const
  PINA*    = MappedIoRegister[uint8](0x20)
  DDRA*    = MappedIoRegister[uint8](0x21)
  PORTA*   = MappedIoRegister[uint8](0x22)
  PINB*    = MappedIoRegister[uint8](0x23)
  DDRB*    = MappedIoRegister[uint8](0x24)
  PORTB*   = MappedIoRegister[uint8](0x25)
  PORTCR*  = MappedIoRegister[uint8](0x32)
  TIFR0*   = MappedIoRegister[uint8](0x35)
  TIFR1*   = MappedIoRegister[uint8](0x36)
  PCIFR*   = MappedIoRegister[uint8](0x3B)
  EIFR*    = MappedIoRegister[uint8](0x3C)
  EIMSK*   = MappedIoRegister[uint8](0x3D)
  GPIOR0*  = MappedIoRegister[uint8](0x3E)
  EECR*    = MappedIoRegister[uint8](0x3F)
  EEDR*    = MappedIoRegister[uint8](0x40)
  EEAR*    = MappedIoRegister[uint16](0x41)
  EEARL*   = MappedIoRegister[uint8](0x41)
  EEARH*   = MappedIoRegister[uint8](0x42)
  GTCCR*   = MappedIoRegister[uint8](0x43)
  TCCR0A*  = MappedIoRegister[uint8](0x45)
  TCCR0B*  = MappedIoRegister[uint8](0x46)
  TCNT0*   = MappedIoRegister[uint8](0x47)
  OCR0A*   = MappedIoRegister[uint8](0x48)
  GPIOR1*  = MappedIoRegister[uint8](0x4A)
  GPIOR2*  = MappedIoRegister[uint8](0x4B)
  SPCR*    = MappedIoRegister[uint8](0x4C)
  SPSR*    = MappedIoRegister[uint8](0x4D)
  SPDR*    = MappedIoRegister[uint8](0x4E)
  ACSR*    = MappedIoRegister[uint8](0x50)
  DWDR*    = MappedIoRegister[uint8](0x51)
  SMCR*    = MappedIoRegister[uint8](0x53)
  MCUSR*   = MappedIoRegister[uint8](0x54)
  MCUCR*   = MappedIoRegister[uint8](0x55)
  SPMCSR*  = MappedIoRegister[uint8](0x57)
  SP*      = MappedIoRegister[uint16](0x5D)
  SPL*     = MappedIoRegister[uint8](0x5D)
  SPH*     = MappedIoRegister[uint8](0x5E)
  SREG*    = MappedIoRegister[uint8](0x5F)
  WDTCR*   = MappedIoRegister[uint8](0x60)
  CLKPR*   = MappedIoRegister[uint8](0x61)
  CLKCSR*  = MappedIoRegister[uint8](0x62)
  CLKSELR* = MappedIoRegister[uint8](0x63)
  PRR*     = MappedIoRegister[uint8](0x64)
  OSCCAL*  = MappedIoRegister[uint8](0x66)
  PCICR*   = MappedIoRegister[uint8](0x68)
  EICRA*   = MappedIoRegister[uint8](0x69)
  PCMSK0*  = MappedIoRegister[uint8](0x6B)
  PCMSK1*  = MappedIoRegister[uint8](0x6C)
  TIMSK0*  = MappedIoRegister[uint8](0x6E)
  TIMSK1*  = MappedIoRegister[uint8](0x6F)
  AMISCR*  = MappedIoRegister[uint8](0x77)
  ADC*     = MappedIoRegister[uint16](0x78)
  ADCL*    = MappedIoRegister[uint8](0x78)
  ADCH*    = MappedIoRegister[uint8](0x79)
  ADCSRA*  = MappedIoRegister[uint8](0x7A)
  ADCSRB*  = MappedIoRegister[uint8](0x7B)
  ADMUX*   = MappedIoRegister[uint8](0x7C)
  DIDR0*   = MappedIoRegister[uint8](0x7E)
  DIDR1*   = MappedIoRegister[uint8](0x7F)
  TCCR1A*  = MappedIoRegister[uint8](0x80)
  TCCR1B*  = MappedIoRegister[uint8](0x81)
  TCCR1C*  = MappedIoRegister[uint8](0x82)
  TCCR1D*  = MappedIoRegister[uint8](0x83)
  TCNT1*   = MappedIoRegister[uint16](0x84)
  TCNT1L*  = MappedIoRegister[uint8](0x84)
  TCNT1H*  = MappedIoRegister[uint8](0x85)
  ICR1*    = MappedIoRegister[uint16](0x86)
  ICR1L*   = MappedIoRegister[uint8](0x86)
  ICR1H*   = MappedIoRegister[uint8](0x87)
  OCR1A*   = MappedIoRegister[uint16](0x88)
  OCR1AL*  = MappedIoRegister[uint8](0x88)
  OCR1AH*  = MappedIoRegister[uint8](0x89)
  OCR1B*   = MappedIoRegister[uint16](0x8A)
  OCR1BL*  = MappedIoRegister[uint8](0x8A)
  OCR1BH*  = MappedIoRegister[uint8](0x8B)
  ASSR*    = MappedIoRegister[uint8](0xB6)
  USICR*   = MappedIoRegister[uint8](0xB8)
  USISR*   = MappedIoRegister[uint8](0xB9)
  USIDR*   = MappedIoRegister[uint8](0xBA)
  USIBR*   = MappedIoRegister[uint8](0xBB)
  USIPP*   = MappedIoRegister[uint8](0xBC)
  LINCR*   = MappedIoRegister[uint8](0xC8)
  LINSIR*  = MappedIoRegister[uint8](0xC9)
  LINENIR* = MappedIoRegister[uint8](0xCA)
  LINERR*  = MappedIoRegister[uint8](0xCB)
  LINBTR*  = MappedIoRegister[uint8](0xCC)
  LINBRRL* = MappedIoRegister[uint8](0xCD)
  LINBRRH* = MappedIoRegister[uint8](0xCE)
  LINDLR*  = MappedIoRegister[uint8](0xCF)
  LINIDR*  = MappedIoRegister[uint8](0xD0)
  LINSEL*  = MappedIoRegister[uint8](0xD1)
  LINDAT*  = MappedIoRegister[uint8](0xD2)

const
  porta* = Port(direction: DDRA, output: PORTA, input: PINA)
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)

