ARM GAS  /tmp/ccyCfjKp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_cryp_aes.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c"
  20              		.section	.text.CRYP_AES_ECB,"ax",%progbits
  21              		.align	1
  22              		.global	CRYP_AES_ECB
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	CRYP_AES_ECB:
  28              	.LFB110:
   1:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
   2:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
   3:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @file    stm32f4xx_cryp_aes.c
   4:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @author  MCD Application Team
   5:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @version V1.0.2
   6:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @date    05-March-2012
   7:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          input message using AES in ECB/CBC/CTR modes.
   9:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          peripheral.
  11:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  12:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *  @verbatim
  13:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  14:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          ===================================================================
  15:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *                                   How to use this driver
  16:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          ===================================================================
  17:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          1. Enable The CRYP controller clock using 
  18:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  19:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  20:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          2. Encrypt and decrypt using AES in ECB Mode using CRYP_AES_ECB()
  21:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *             function.
  22:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  23:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          3. Encrypt and decrypt using AES in CBC Mode using CRYP_AES_CBC()
  24:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *             function.
  25:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  26:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          4. Encrypt and decrypt using AES in CTR Mode using CRYP_AES_CTR()
  27:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *             function.
  28:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  29:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *  @endverbatim
  30:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
ARM GAS  /tmp/ccyCfjKp.s 			page 2


  31:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  32:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @attention
  33:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  34:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  35:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  36:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  37:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * You may not use this file except in compliance with the License.
  38:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * You may obtain a copy of the License at:
  39:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  40:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  41:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  42:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * Unless required by applicable law or agreed to in writing, software 
  43:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  44:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  45:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * See the License for the specific language governing permissions and
  46:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * limitations under the License.
  47:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  48:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  49:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  50:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  51:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Includes ------------------------------------------------------------------*/
  52:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** #include "stm32f4xx_cryp.h"
  53:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  54:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  55:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  56:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  57:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  58:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP 
  59:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief CRYP driver modules
  60:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  61:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  62:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  63:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private typedef -----------------------------------------------------------*/
  64:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private define ------------------------------------------------------------*/
  65:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** #define AESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  66:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  67:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private macro -------------------------------------------------------------*/
  68:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private variables ---------------------------------------------------------*/
  69:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private function prototypes -----------------------------------------------*/
  70:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private functions ---------------------------------------------------------*/
  71:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  72:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Private_Functions
  73:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  74:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */ 
  75:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  76:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Group6 High Level AES functions
  77:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  *  @brief   High Level AES functions 
  78:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  *
  79:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** @verbatim   
  80:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  81:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                           High Level AES functions
  82:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  83:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  84:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  85:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** @endverbatim
  86:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  87:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
ARM GAS  /tmp/ccyCfjKp.s 			page 3


  88:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  89:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
  90:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in ECB Mode
  91:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
  92:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
  93:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
  94:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
  95:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
  96:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
  97:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
  98:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
  99:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 100:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 101:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 102:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 103:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 104:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
 105:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Input, uint32_t Ilength, uint8_t* Output)
 106:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
  29              		.loc 1 106 1
  30              		.cfi_startproc
  31              		@ args = 8, pretend = 0, frame = 232
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 90B5     		push	{r4, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 BBB0     		sub	sp, sp, #236
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 248
  42 0004 00AF     		add	r7, sp, #0
  43              	.LCFI2:
  44              		.cfi_def_cfa_register 7
  45 0006 B960     		str	r1, [r7, #8]
  46 0008 7B60     		str	r3, [r7, #4]
  47 000a 0346     		mov	r3, r0
  48 000c FB73     		strb	r3, [r7, #15]
  49 000e 1346     		mov	r3, r2	@ movhi
  50 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 107:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 108:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 109:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
  51              		.loc 1 109 17
  52 0012 0023     		movs	r3, #0
  53 0014 7B61     		str	r3, [r7, #20]
 110:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
  54              		.loc 1 110 12
  55 0016 0023     		movs	r3, #0
  56 0018 C7F8D430 		str	r3, [r7, #212]
 111:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
  57              		.loc 1 111 15
  58 001c 0123     		movs	r3, #1
  59 001e 87F8E730 		strb	r3, [r7, #231]
 112:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  60              		.loc 1 112 12
ARM GAS  /tmp/ccyCfjKp.s 			page 4


  61 0022 BB68     		ldr	r3, [r7, #8]
  62 0024 C7F8D030 		str	r3, [r7, #208]
 113:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
  63              		.loc 1 113 12
  64 0028 7B68     		ldr	r3, [r7, #4]
  65 002a C7F8E030 		str	r3, [r7, #224]
 114:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
  66              		.loc 1 114 12
  67 002e D7F8FC30 		ldr	r3, [r7, #252]
  68 0032 C7F8DC30 		str	r3, [r7, #220]
 115:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
  69              		.loc 1 115 12
  70 0036 0023     		movs	r3, #0
  71 0038 C7F8D830 		str	r3, [r7, #216]
 116:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 117:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 118:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
  72              		.loc 1 118 3
  73 003c 07F11803 		add	r3, r7, #24
  74 0040 1846     		mov	r0, r3
  75 0042 FFF7FEFF 		bl	CRYP_KeyStructInit
 119:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 120:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
  76              		.loc 1 120 3
  77 0046 BB89     		ldrh	r3, [r7, #12]
  78 0048 B3F5807F 		cmp	r3, #256
  79 004c 00F0BA80 		beq	.L2
  80 0050 B3F5807F 		cmp	r3, #256
  81 0054 00F32581 		bgt	.L38
  82 0058 802B     		cmp	r3, #128
  83 005a 02D0     		beq	.L4
  84 005c C02B     		cmp	r3, #192
  85 005e 46D0     		beq	.L5
 121:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 122:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 123:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 124:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 125:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 126:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 127:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 128:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 129:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 130:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 131:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 132:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 133:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 134:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 136:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 137:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 138:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 139:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 140:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 141:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 142:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 143:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 144:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/ccyCfjKp.s 			page 5


 145:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 146:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 147:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 148:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 149:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 150:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 151:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 153:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 154:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 155:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 156:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 157:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 158:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 159:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 160:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 161:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 163:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 164:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 165:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
  86              		.loc 1 165 5
  87 0060 1FE1     		b	.L38
  88              	.L4:
 123:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
  89              		.loc 1 123 41
  90 0062 0023     		movs	r3, #0
  91 0064 FB87     		strh	r3, [r7, #62]	@ movhi
 124:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
  92              		.loc 1 124 54
  93 0066 D7F8D030 		ldr	r3, [r7, #208]
 124:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
  94              		.loc 1 124 47
  95 006a 1B68     		ldr	r3, [r3]
  96 006c C7F8B430 		str	r3, [r7, #180]
  97              	.LBB126:
  98              	.LBB127:
  99              		.file 2 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h"
   1:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /**************************************************************************//**
   2:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @version  V2.10
   5:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @date     19. July 2011
   6:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
   7:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @note
   8:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  10:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  11:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  15:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  16:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
ARM GAS  /tmp/ccyCfjKp.s 			page 6


  20:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  22:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  ******************************************************************************/
  23:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  24:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  27:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  28:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   Access to dedicated instructions
  31:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   @{
  32:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** */
  33:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  34:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  37:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #endif
  40:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  41:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  42:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
  43:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  44:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  46:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __NOP                             __nop
  47:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  48:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  49:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  51:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
  53:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  54:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __WFI                             __wfi
  55:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  56:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  57:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
  58:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  59:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  62:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __WFE                             __wfe
  63:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  64:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  65:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
  66:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  67:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  69:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __SEV                             __sev
  70:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  71:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  72:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  74:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
  75:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
  76:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
ARM GAS  /tmp/ccyCfjKp.s 			page 7


  77:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  78:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  80:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  81:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  83:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
  84:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  86:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  88:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  89:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  91:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
  92:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  94:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  96:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  97:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  99:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 101:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 103:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 104:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __REV                             __rev
 105:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 106:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 107:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 109:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 111:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 113:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 114:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM uint32_t __REV16(uint32_t value)
 115:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 116:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   rev16 r0, r0
 117:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 118:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 119:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 120:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 121:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 123:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 125:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 127:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 128:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM int32_t __REVSH(int32_t value)
 129:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 130:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   revsh r0, r0
 131:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 132:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 133:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/ccyCfjKp.s 			page 8


 134:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 135:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 136:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 137:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 138:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 139:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 140:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 141:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 142:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 143:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 144:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __RBIT                            __rbit
 145:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 146:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 147:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 148:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 149:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 150:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 151:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 152:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 153:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 154:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 155:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 156:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 157:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 158:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 159:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 160:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 161:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 162:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 163:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 164:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 165:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 166:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 167:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 168:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 169:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 170:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 171:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 172:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 173:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 174:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 175:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 176:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 177:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 178:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 179:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 180:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 181:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 182:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 183:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 184:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 185:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 186:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 187:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 188:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 189:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 190:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/ccyCfjKp.s 			page 9


 191:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 192:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 193:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 194:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 195:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 196:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 197:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 198:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 199:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 200:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 201:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 202:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 203:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 204:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 205:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 206:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 207:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 208:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 209:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 210:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 211:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 212:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 213:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 214:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 215:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 216:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 217:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 218:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 219:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 220:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 221:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Signed Saturate
 222:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 223:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates a signed value.
 224:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 225:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 226:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 227:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 228:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 229:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 230:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 231:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 232:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 233:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 234:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 235:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 236:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 238:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 239:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 240:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __USAT                            __usat
 241:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 242:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 243:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 244:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 245:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 246:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 247:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
ARM GAS  /tmp/ccyCfjKp.s 			page 10


 248:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 249:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 250:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CLZ                             __clz 
 251:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 252:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 253:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 254:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 255:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 256:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 257:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* IAR iccarm specific functions */
 258:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 259:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #include <cmsis_iar.h>
 260:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 261:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 262:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 263:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 264:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 265:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
 266:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 267:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 268:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 269:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
 270:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 271:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 272:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 273:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 274:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 275:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 276:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 277:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 278:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
 279:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 280:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
 281:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 282:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfi");
 283:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 284:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 285:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 286:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
 287:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 288:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 289:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 290:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 291:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
 292:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 293:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfe");
 294:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 295:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 296:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 297:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
 298:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 299:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 300:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 301:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __SEV(void)
 302:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 303:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("sev");
 304:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
ARM GAS  /tmp/ccyCfjKp.s 			page 11


 305:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 306:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 307:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 308:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 309:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
 310:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
 311:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
 312:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 313:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __ISB(void)
 314:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 315:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("isb");
 316:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 317:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 318:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 319:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 320:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 321:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
 322:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 323:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 324:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
 325:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 326:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dsb");
 327:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 328:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 329:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 330:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 331:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 332:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
 333:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 334:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 335:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DMB(void)
 336:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 337:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dmb");
 338:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 339:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 340:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 341:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 342:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 343:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 344:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 345:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 346:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 347:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 348:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
 349:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 350:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 351:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 100              		.loc 2 352 3
 101 0070 D7F8B430 		ldr	r3, [r7, #180]
 102              		.syntax unified
 103              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 104 0074 1BBA     		rev r3, r3
 105              	@ 0 "" 2
 106              		.thumb
 107              		.syntax unified
 108 0076 C7F8B030 		str	r3, [r7, #176]
ARM GAS  /tmp/ccyCfjKp.s 			page 12


 353:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 109              		.loc 2 353 9
 110 007a D7F8B030 		ldr	r3, [r7, #176]
 111              	.LBE127:
 112              	.LBE126:
 124:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 113              		.loc 1 124 45 discriminator 1
 114 007e BB62     		str	r3, [r7, #40]
 125:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 115              		.loc 1 125 12
 116 0080 D7F8D030 		ldr	r3, [r7, #208]
 117 0084 0433     		adds	r3, r3, #4
 118 0086 C7F8D030 		str	r3, [r7, #208]
 126:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 119              		.loc 1 126 54
 120 008a D7F8D030 		ldr	r3, [r7, #208]
 126:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 121              		.loc 1 126 47
 122 008e 1B68     		ldr	r3, [r3]
 123 0090 C7F8BC30 		str	r3, [r7, #188]
 124              	.LBB128:
 125              	.LBB129:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 126              		.loc 2 352 3
 127 0094 D7F8BC30 		ldr	r3, [r7, #188]
 128              		.syntax unified
 129              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 130 0098 1BBA     		rev r3, r3
 131              	@ 0 "" 2
 132              		.thumb
 133              		.syntax unified
 134 009a C7F8B830 		str	r3, [r7, #184]
 135              		.loc 2 353 9
 136 009e D7F8B830 		ldr	r3, [r7, #184]
 137              	.LBE129:
 138              	.LBE128:
 126:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 139              		.loc 1 126 45 discriminator 1
 140 00a2 FB62     		str	r3, [r7, #44]
 127:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 141              		.loc 1 127 12
 142 00a4 D7F8D030 		ldr	r3, [r7, #208]
 143 00a8 0433     		adds	r3, r3, #4
 144 00aa C7F8D030 		str	r3, [r7, #208]
 128:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 145              		.loc 1 128 54
 146 00ae D7F8D030 		ldr	r3, [r7, #208]
 128:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 147              		.loc 1 128 47
 148 00b2 1B68     		ldr	r3, [r3]
 149 00b4 C7F8C430 		str	r3, [r7, #196]
 150              	.LBB130:
 151              	.LBB131:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 152              		.loc 2 352 3
 153 00b8 D7F8C430 		ldr	r3, [r7, #196]
 154              		.syntax unified
ARM GAS  /tmp/ccyCfjKp.s 			page 13


 155              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 156 00bc 1BBA     		rev r3, r3
 157              	@ 0 "" 2
 158              		.thumb
 159              		.syntax unified
 160 00be C7F8C030 		str	r3, [r7, #192]
 161              		.loc 2 353 9
 162 00c2 D7F8C030 		ldr	r3, [r7, #192]
 163              	.LBE131:
 164              	.LBE130:
 128:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 165              		.loc 1 128 45 discriminator 1
 166 00c6 3B63     		str	r3, [r7, #48]
 129:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 167              		.loc 1 129 12
 168 00c8 D7F8D030 		ldr	r3, [r7, #208]
 169 00cc 0433     		adds	r3, r3, #4
 170 00ce C7F8D030 		str	r3, [r7, #208]
 130:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 171              		.loc 1 130 54
 172 00d2 D7F8D030 		ldr	r3, [r7, #208]
 130:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 173              		.loc 1 130 47
 174 00d6 1B68     		ldr	r3, [r3]
 175 00d8 C7F8CC30 		str	r3, [r7, #204]
 176              	.LBB132:
 177              	.LBB133:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 178              		.loc 2 352 3
 179 00dc D7F8CC30 		ldr	r3, [r7, #204]
 180              		.syntax unified
 181              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 182 00e0 1BBA     		rev r3, r3
 183              	@ 0 "" 2
 184              		.thumb
 185              		.syntax unified
 186 00e2 C7F8C830 		str	r3, [r7, #200]
 187              		.loc 2 353 9
 188 00e6 D7F8C830 		ldr	r3, [r7, #200]
 189              	.LBE133:
 190              	.LBE132:
 130:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 191              		.loc 1 130 45 discriminator 1
 192 00ea 7B63     		str	r3, [r7, #52]
 131:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 193              		.loc 1 131 5
 194 00ec DAE0     		b	.L10
 195              	.L5:
 133:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 196              		.loc 1 133 42
 197 00ee 4FF48073 		mov	r3, #256
 198 00f2 FB87     		strh	r3, [r7, #62]	@ movhi
 134:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 199              		.loc 1 134 54
 200 00f4 D7F8D030 		ldr	r3, [r7, #208]
 134:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 201              		.loc 1 134 47
ARM GAS  /tmp/ccyCfjKp.s 			page 14


 202 00f8 1B68     		ldr	r3, [r3]
 203 00fa C7F88430 		str	r3, [r7, #132]
 204              	.LBB134:
 205              	.LBB135:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 206              		.loc 2 352 3
 207 00fe D7F88430 		ldr	r3, [r7, #132]
 208              		.syntax unified
 209              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 210 0102 1BBA     		rev r3, r3
 211              	@ 0 "" 2
 212              		.thumb
 213              		.syntax unified
 214 0104 C7F88030 		str	r3, [r7, #128]
 215              		.loc 2 353 9
 216 0108 D7F88030 		ldr	r3, [r7, #128]
 217              	.LBE135:
 218              	.LBE134:
 134:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 219              		.loc 1 134 45 discriminator 1
 220 010c 3B62     		str	r3, [r7, #32]
 135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 221              		.loc 1 135 12
 222 010e D7F8D030 		ldr	r3, [r7, #208]
 223 0112 0433     		adds	r3, r3, #4
 224 0114 C7F8D030 		str	r3, [r7, #208]
 136:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 225              		.loc 1 136 54
 226 0118 D7F8D030 		ldr	r3, [r7, #208]
 136:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 227              		.loc 1 136 47
 228 011c 1B68     		ldr	r3, [r3]
 229 011e C7F88C30 		str	r3, [r7, #140]
 230              	.LBB136:
 231              	.LBB137:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 232              		.loc 2 352 3
 233 0122 D7F88C30 		ldr	r3, [r7, #140]
 234              		.syntax unified
 235              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 236 0126 1BBA     		rev r3, r3
 237              	@ 0 "" 2
 238              		.thumb
 239              		.syntax unified
 240 0128 C7F88830 		str	r3, [r7, #136]
 241              		.loc 2 353 9
 242 012c D7F88830 		ldr	r3, [r7, #136]
 243              	.LBE137:
 244              	.LBE136:
 136:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 245              		.loc 1 136 45 discriminator 1
 246 0130 7B62     		str	r3, [r7, #36]
 137:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 247              		.loc 1 137 12
 248 0132 D7F8D030 		ldr	r3, [r7, #208]
 249 0136 0433     		adds	r3, r3, #4
 250 0138 C7F8D030 		str	r3, [r7, #208]
ARM GAS  /tmp/ccyCfjKp.s 			page 15


 138:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 251              		.loc 1 138 54
 252 013c D7F8D030 		ldr	r3, [r7, #208]
 138:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 253              		.loc 1 138 47
 254 0140 1B68     		ldr	r3, [r3]
 255 0142 C7F89430 		str	r3, [r7, #148]
 256              	.LBB138:
 257              	.LBB139:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 258              		.loc 2 352 3
 259 0146 D7F89430 		ldr	r3, [r7, #148]
 260              		.syntax unified
 261              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 262 014a 1BBA     		rev r3, r3
 263              	@ 0 "" 2
 264              		.thumb
 265              		.syntax unified
 266 014c C7F89030 		str	r3, [r7, #144]
 267              		.loc 2 353 9
 268 0150 D7F89030 		ldr	r3, [r7, #144]
 269              	.LBE139:
 270              	.LBE138:
 138:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 271              		.loc 1 138 45 discriminator 1
 272 0154 BB62     		str	r3, [r7, #40]
 139:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 273              		.loc 1 139 12
 274 0156 D7F8D030 		ldr	r3, [r7, #208]
 275 015a 0433     		adds	r3, r3, #4
 276 015c C7F8D030 		str	r3, [r7, #208]
 140:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 277              		.loc 1 140 54
 278 0160 D7F8D030 		ldr	r3, [r7, #208]
 140:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 279              		.loc 1 140 47
 280 0164 1B68     		ldr	r3, [r3]
 281 0166 C7F89C30 		str	r3, [r7, #156]
 282              	.LBB140:
 283              	.LBB141:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 284              		.loc 2 352 3
 285 016a D7F89C30 		ldr	r3, [r7, #156]
 286              		.syntax unified
 287              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 288 016e 1BBA     		rev r3, r3
 289              	@ 0 "" 2
 290              		.thumb
 291              		.syntax unified
 292 0170 C7F89830 		str	r3, [r7, #152]
 293              		.loc 2 353 9
 294 0174 D7F89830 		ldr	r3, [r7, #152]
 295              	.LBE141:
 296              	.LBE140:
 140:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 297              		.loc 1 140 45 discriminator 1
 298 0178 FB62     		str	r3, [r7, #44]
ARM GAS  /tmp/ccyCfjKp.s 			page 16


 141:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 299              		.loc 1 141 12
 300 017a D7F8D030 		ldr	r3, [r7, #208]
 301 017e 0433     		adds	r3, r3, #4
 302 0180 C7F8D030 		str	r3, [r7, #208]
 142:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 303              		.loc 1 142 54
 304 0184 D7F8D030 		ldr	r3, [r7, #208]
 142:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 305              		.loc 1 142 47
 306 0188 1B68     		ldr	r3, [r3]
 307 018a C7F8A430 		str	r3, [r7, #164]
 308              	.LBB142:
 309              	.LBB143:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 310              		.loc 2 352 3
 311 018e D7F8A430 		ldr	r3, [r7, #164]
 312              		.syntax unified
 313              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 314 0192 1BBA     		rev r3, r3
 315              	@ 0 "" 2
 316              		.thumb
 317              		.syntax unified
 318 0194 C7F8A030 		str	r3, [r7, #160]
 319              		.loc 2 353 9
 320 0198 D7F8A030 		ldr	r3, [r7, #160]
 321              	.LBE143:
 322              	.LBE142:
 142:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 323              		.loc 1 142 45 discriminator 1
 324 019c 3B63     		str	r3, [r7, #48]
 143:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 325              		.loc 1 143 12
 326 019e D7F8D030 		ldr	r3, [r7, #208]
 327 01a2 0433     		adds	r3, r3, #4
 328 01a4 C7F8D030 		str	r3, [r7, #208]
 144:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 329              		.loc 1 144 54
 330 01a8 D7F8D030 		ldr	r3, [r7, #208]
 144:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 331              		.loc 1 144 47
 332 01ac 1B68     		ldr	r3, [r3]
 333 01ae C7F8AC30 		str	r3, [r7, #172]
 334              	.LBB144:
 335              	.LBB145:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 336              		.loc 2 352 3
 337 01b2 D7F8AC30 		ldr	r3, [r7, #172]
 338              		.syntax unified
 339              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 340 01b6 1BBA     		rev r3, r3
 341              	@ 0 "" 2
 342              		.thumb
 343              		.syntax unified
 344 01b8 C7F8A830 		str	r3, [r7, #168]
 345              		.loc 2 353 9
 346 01bc D7F8A830 		ldr	r3, [r7, #168]
ARM GAS  /tmp/ccyCfjKp.s 			page 17


 347              	.LBE145:
 348              	.LBE144:
 144:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 349              		.loc 1 144 45 discriminator 1
 350 01c0 7B63     		str	r3, [r7, #52]
 145:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 351              		.loc 1 145 5
 352 01c2 6FE0     		b	.L10
 353              	.L2:
 147:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 354              		.loc 1 147 42
 355 01c4 4FF40073 		mov	r3, #512
 356 01c8 FB87     		strh	r3, [r7, #62]	@ movhi
 148:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 357              		.loc 1 148 54
 358 01ca D7F8D030 		ldr	r3, [r7, #208]
 148:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 359              		.loc 1 148 47
 360 01ce 1B68     		ldr	r3, [r3]
 361 01d0 7B64     		str	r3, [r7, #68]
 362              	.LBB146:
 363              	.LBB147:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 364              		.loc 2 352 3
 365 01d2 7B6C     		ldr	r3, [r7, #68]
 366              		.syntax unified
 367              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 368 01d4 1BBA     		rev r3, r3
 369              	@ 0 "" 2
 370              		.thumb
 371              		.syntax unified
 372 01d6 3B64     		str	r3, [r7, #64]
 373              		.loc 2 353 9
 374 01d8 3B6C     		ldr	r3, [r7, #64]
 375              	.LBE147:
 376              	.LBE146:
 148:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 377              		.loc 1 148 45 discriminator 1
 378 01da BB61     		str	r3, [r7, #24]
 149:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 379              		.loc 1 149 12
 380 01dc D7F8D030 		ldr	r3, [r7, #208]
 381 01e0 0433     		adds	r3, r3, #4
 382 01e2 C7F8D030 		str	r3, [r7, #208]
 150:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 383              		.loc 1 150 54
 384 01e6 D7F8D030 		ldr	r3, [r7, #208]
 150:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 385              		.loc 1 150 47
 386 01ea 1B68     		ldr	r3, [r3]
 387 01ec FB64     		str	r3, [r7, #76]
 388              	.LBB148:
 389              	.LBB149:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 390              		.loc 2 352 3
 391 01ee FB6C     		ldr	r3, [r7, #76]
 392              		.syntax unified
ARM GAS  /tmp/ccyCfjKp.s 			page 18


 393              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 394 01f0 1BBA     		rev r3, r3
 395              	@ 0 "" 2
 396              		.thumb
 397              		.syntax unified
 398 01f2 BB64     		str	r3, [r7, #72]
 399              		.loc 2 353 9
 400 01f4 BB6C     		ldr	r3, [r7, #72]
 401              	.LBE149:
 402              	.LBE148:
 150:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 403              		.loc 1 150 45 discriminator 1
 404 01f6 FB61     		str	r3, [r7, #28]
 151:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 405              		.loc 1 151 12
 406 01f8 D7F8D030 		ldr	r3, [r7, #208]
 407 01fc 0433     		adds	r3, r3, #4
 408 01fe C7F8D030 		str	r3, [r7, #208]
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 409              		.loc 1 152 54
 410 0202 D7F8D030 		ldr	r3, [r7, #208]
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 411              		.loc 1 152 47
 412 0206 1B68     		ldr	r3, [r3]
 413 0208 7B65     		str	r3, [r7, #84]
 414              	.LBB150:
 415              	.LBB151:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 416              		.loc 2 352 3
 417 020a 7B6D     		ldr	r3, [r7, #84]
 418              		.syntax unified
 419              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 420 020c 1BBA     		rev r3, r3
 421              	@ 0 "" 2
 422              		.thumb
 423              		.syntax unified
 424 020e 3B65     		str	r3, [r7, #80]
 425              		.loc 2 353 9
 426 0210 3B6D     		ldr	r3, [r7, #80]
 427              	.LBE151:
 428              	.LBE150:
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 429              		.loc 1 152 45 discriminator 1
 430 0212 3B62     		str	r3, [r7, #32]
 153:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 431              		.loc 1 153 12
 432 0214 D7F8D030 		ldr	r3, [r7, #208]
 433 0218 0433     		adds	r3, r3, #4
 434 021a C7F8D030 		str	r3, [r7, #208]
 154:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 435              		.loc 1 154 54
 436 021e D7F8D030 		ldr	r3, [r7, #208]
 154:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 437              		.loc 1 154 47
 438 0222 1B68     		ldr	r3, [r3]
 439 0224 FB65     		str	r3, [r7, #92]
 440              	.LBB152:
ARM GAS  /tmp/ccyCfjKp.s 			page 19


 441              	.LBB153:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 442              		.loc 2 352 3
 443 0226 FB6D     		ldr	r3, [r7, #92]
 444              		.syntax unified
 445              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 446 0228 1BBA     		rev r3, r3
 447              	@ 0 "" 2
 448              		.thumb
 449              		.syntax unified
 450 022a BB65     		str	r3, [r7, #88]
 451              		.loc 2 353 9
 452 022c BB6D     		ldr	r3, [r7, #88]
 453              	.LBE153:
 454              	.LBE152:
 154:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 455              		.loc 1 154 45 discriminator 1
 456 022e 7B62     		str	r3, [r7, #36]
 155:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 457              		.loc 1 155 12
 458 0230 D7F8D030 		ldr	r3, [r7, #208]
 459 0234 0433     		adds	r3, r3, #4
 460 0236 C7F8D030 		str	r3, [r7, #208]
 156:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 461              		.loc 1 156 54
 462 023a D7F8D030 		ldr	r3, [r7, #208]
 156:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 463              		.loc 1 156 47
 464 023e 1B68     		ldr	r3, [r3]
 465 0240 7B66     		str	r3, [r7, #100]
 466              	.LBB154:
 467              	.LBB155:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 468              		.loc 2 352 3
 469 0242 7B6E     		ldr	r3, [r7, #100]
 470              		.syntax unified
 471              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 472 0244 1BBA     		rev r3, r3
 473              	@ 0 "" 2
 474              		.thumb
 475              		.syntax unified
 476 0246 3B66     		str	r3, [r7, #96]
 477              		.loc 2 353 9
 478 0248 3B6E     		ldr	r3, [r7, #96]
 479              	.LBE155:
 480              	.LBE154:
 156:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 481              		.loc 1 156 45 discriminator 1
 482 024a BB62     		str	r3, [r7, #40]
 157:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 483              		.loc 1 157 12
 484 024c D7F8D030 		ldr	r3, [r7, #208]
 485 0250 0433     		adds	r3, r3, #4
 486 0252 C7F8D030 		str	r3, [r7, #208]
 158:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 487              		.loc 1 158 54
 488 0256 D7F8D030 		ldr	r3, [r7, #208]
ARM GAS  /tmp/ccyCfjKp.s 			page 20


 158:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 489              		.loc 1 158 47
 490 025a 1B68     		ldr	r3, [r3]
 491 025c FB66     		str	r3, [r7, #108]
 492              	.LBB156:
 493              	.LBB157:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 494              		.loc 2 352 3
 495 025e FB6E     		ldr	r3, [r7, #108]
 496              		.syntax unified
 497              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 498 0260 1BBA     		rev r3, r3
 499              	@ 0 "" 2
 500              		.thumb
 501              		.syntax unified
 502 0262 BB66     		str	r3, [r7, #104]
 503              		.loc 2 353 9
 504 0264 BB6E     		ldr	r3, [r7, #104]
 505              	.LBE157:
 506              	.LBE156:
 158:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 507              		.loc 1 158 45 discriminator 1
 508 0266 FB62     		str	r3, [r7, #44]
 159:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 509              		.loc 1 159 12
 510 0268 D7F8D030 		ldr	r3, [r7, #208]
 511 026c 0433     		adds	r3, r3, #4
 512 026e C7F8D030 		str	r3, [r7, #208]
 160:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 513              		.loc 1 160 54
 514 0272 D7F8D030 		ldr	r3, [r7, #208]
 160:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 515              		.loc 1 160 47
 516 0276 1B68     		ldr	r3, [r3]
 517 0278 7B67     		str	r3, [r7, #116]
 518              	.LBB158:
 519              	.LBB159:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 520              		.loc 2 352 3
 521 027a 7B6F     		ldr	r3, [r7, #116]
 522              		.syntax unified
 523              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 524 027c 1BBA     		rev r3, r3
 525              	@ 0 "" 2
 526              		.thumb
 527              		.syntax unified
 528 027e 3B67     		str	r3, [r7, #112]
 529              		.loc 2 353 9
 530 0280 3B6F     		ldr	r3, [r7, #112]
 531              	.LBE159:
 532              	.LBE158:
 160:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 533              		.loc 1 160 45 discriminator 1
 534 0282 3B63     		str	r3, [r7, #48]
 161:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 535              		.loc 1 161 12
 536 0284 D7F8D030 		ldr	r3, [r7, #208]
ARM GAS  /tmp/ccyCfjKp.s 			page 21


 537 0288 0433     		adds	r3, r3, #4
 538 028a C7F8D030 		str	r3, [r7, #208]
 162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 539              		.loc 1 162 54
 540 028e D7F8D030 		ldr	r3, [r7, #208]
 162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 541              		.loc 1 162 47
 542 0292 1B68     		ldr	r3, [r3]
 543 0294 FB67     		str	r3, [r7, #124]
 544              	.LBB160:
 545              	.LBB161:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 546              		.loc 2 352 3
 547 0296 FB6F     		ldr	r3, [r7, #124]
 548              		.syntax unified
 549              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 550 0298 1BBA     		rev r3, r3
 551              	@ 0 "" 2
 552              		.thumb
 553              		.syntax unified
 554 029a BB67     		str	r3, [r7, #120]
 555              		.loc 2 353 9
 556 029c BB6F     		ldr	r3, [r7, #120]
 557              	.LBE161:
 558              	.LBE160:
 162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 559              		.loc 1 162 45 discriminator 1
 560 029e 7B63     		str	r3, [r7, #52]
 163:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 561              		.loc 1 163 5
 562 02a0 00E0     		b	.L10
 563              	.L38:
 564              		.loc 1 165 5
 565 02a2 00BF     		nop
 566              	.L10:
 166:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 167:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 168:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 169:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 567              		.loc 1 169 5
 568 02a4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 569 02a6 002B     		cmp	r3, #0
 570 02a8 30D1     		bne	.L25
 170:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 171:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 172:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 571              		.loc 1 172 5
 572 02aa FFF7FEFF 		bl	CRYP_FIFOFlush
 173:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 174:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 175:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 573              		.loc 1 175 41
 574 02ae 0423     		movs	r3, #4
 575 02b0 3B87     		strh	r3, [r7, #56]	@ movhi
 176:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 576              		.loc 1 176 42
 577 02b2 3823     		movs	r3, #56
ARM GAS  /tmp/ccyCfjKp.s 			page 22


 578 02b4 7B87     		strh	r3, [r7, #58]	@ movhi
 177:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 579              		.loc 1 177 42
 580 02b6 0023     		movs	r3, #0
 581 02b8 BB87     		strh	r3, [r7, #60]	@ movhi
 178:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 582              		.loc 1 178 5
 583 02ba 07F13803 		add	r3, r7, #56
 584 02be 1846     		mov	r0, r3
 585 02c0 FFF7FEFF 		bl	CRYP_Init
 179:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 180:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 181:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 586              		.loc 1 181 5
 587 02c4 07F11803 		add	r3, r7, #24
 588 02c8 1846     		mov	r0, r3
 589 02ca FFF7FEFF 		bl	CRYP_KeyInit
 182:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 183:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 184:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 590              		.loc 1 184 5
 591 02ce 0120     		movs	r0, #1
 592 02d0 FFF7FEFF 		bl	CRYP_Cmd
 593              	.L27:
 185:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 186:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 187:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 188:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 189:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 594              		.loc 1 189 20
 595 02d4 1020     		movs	r0, #16
 596 02d6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 597 02da 0346     		mov	r3, r0
 598              		.loc 1 189 18 discriminator 1
 599 02dc C7F8D430 		str	r3, [r7, #212]
 190:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 600              		.loc 1 190 14
 601 02e0 7B69     		ldr	r3, [r7, #20]
 602 02e2 0133     		adds	r3, r3, #1
 603 02e4 7B61     		str	r3, [r7, #20]
 191:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 604              		.loc 1 191 22 discriminator 2
 605 02e6 7B69     		ldr	r3, [r7, #20]
 606              		.loc 1 191 42 discriminator 2
 607 02e8 B3F5803F 		cmp	r3, #65536
 608 02ec 03D0     		beq	.L26
 609              		.loc 1 191 42 is_stmt 0 discriminator 1
 610 02ee D7F8D430 		ldr	r3, [r7, #212]
 611 02f2 002B     		cmp	r3, #0
 612 02f4 EED1     		bne	.L27
 613              	.L26:
 192:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 193:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 614              		.loc 1 193 8 is_stmt 1
 615 02f6 D7F8D430 		ldr	r3, [r7, #212]
 616 02fa 002B     		cmp	r3, #0
 617 02fc 03D0     		beq	.L28
ARM GAS  /tmp/ccyCfjKp.s 			page 23


 194:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 195:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 618              		.loc 1 195 15
 619 02fe 0023     		movs	r3, #0
 620 0300 87F8E730 		strb	r3, [r7, #231]
 621 0304 09E0     		b	.L29
 622              	.L28:
 196:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 197:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 198:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 199:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 200:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 623              		.loc 1 200 43
 624 0306 0423     		movs	r3, #4
 625 0308 3B87     		strh	r3, [r7, #56]	@ movhi
 626 030a 06E0     		b	.L29
 627              	.L25:
 201:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 202:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 203:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 204:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 205:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 206:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 207:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 628              		.loc 1 207 5
 629 030c 07F11803 		add	r3, r7, #24
 630 0310 1846     		mov	r0, r3
 631 0312 FFF7FEFF 		bl	CRYP_KeyInit
 208:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 209:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 210:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 632              		.loc 1 210 42
 633 0316 0023     		movs	r3, #0
 634 0318 3B87     		strh	r3, [r7, #56]	@ movhi
 635              	.L29:
 211:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 213:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 636              		.loc 1 213 40
 637 031a 2023     		movs	r3, #32
 638 031c 7B87     		strh	r3, [r7, #58]	@ movhi
 214:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 639              		.loc 1 214 40
 640 031e 8023     		movs	r3, #128
 641 0320 BB87     		strh	r3, [r7, #60]	@ movhi
 215:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 642              		.loc 1 215 3
 643 0322 07F13803 		add	r3, r7, #56
 644 0326 1846     		mov	r0, r3
 645 0328 FFF7FEFF 		bl	CRYP_Init
 216:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 217:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 218:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 646              		.loc 1 218 3
 647 032c FFF7FEFF 		bl	CRYP_FIFOFlush
 219:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 220:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
ARM GAS  /tmp/ccyCfjKp.s 			page 24


 221:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 648              		.loc 1 221 3
 649 0330 0120     		movs	r0, #1
 650 0332 FFF7FEFF 		bl	CRYP_Cmd
 222:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 223:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 651              		.loc 1 223 8
 652 0336 0023     		movs	r3, #0
 653 0338 C7F8D830 		str	r3, [r7, #216]
 654              		.loc 1 223 3
 655 033c 77E0     		b	.L30
 656              	.L36:
 224:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 225:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 226:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 227:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 657              		.loc 1 227 18
 658 033e D7F8E030 		ldr	r3, [r7, #224]
 659              		.loc 1 227 5
 660 0342 1B68     		ldr	r3, [r3]
 661 0344 1846     		mov	r0, r3
 662 0346 FFF7FEFF 		bl	CRYP_DataIn
 228:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 663              		.loc 1 228 14
 664 034a D7F8E030 		ldr	r3, [r7, #224]
 665 034e 0433     		adds	r3, r3, #4
 666 0350 C7F8E030 		str	r3, [r7, #224]
 229:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 667              		.loc 1 229 18
 668 0354 D7F8E030 		ldr	r3, [r7, #224]
 669              		.loc 1 229 5
 670 0358 1B68     		ldr	r3, [r3]
 671 035a 1846     		mov	r0, r3
 672 035c FFF7FEFF 		bl	CRYP_DataIn
 230:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 673              		.loc 1 230 14
 674 0360 D7F8E030 		ldr	r3, [r7, #224]
 675 0364 0433     		adds	r3, r3, #4
 676 0366 C7F8E030 		str	r3, [r7, #224]
 231:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 677              		.loc 1 231 18
 678 036a D7F8E030 		ldr	r3, [r7, #224]
 679              		.loc 1 231 5
 680 036e 1B68     		ldr	r3, [r3]
 681 0370 1846     		mov	r0, r3
 682 0372 FFF7FEFF 		bl	CRYP_DataIn
 232:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 683              		.loc 1 232 14
 684 0376 D7F8E030 		ldr	r3, [r7, #224]
 685 037a 0433     		adds	r3, r3, #4
 686 037c C7F8E030 		str	r3, [r7, #224]
 233:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 687              		.loc 1 233 18
 688 0380 D7F8E030 		ldr	r3, [r7, #224]
 689              		.loc 1 233 5
 690 0384 1B68     		ldr	r3, [r3]
 691 0386 1846     		mov	r0, r3
ARM GAS  /tmp/ccyCfjKp.s 			page 25


 692 0388 FFF7FEFF 		bl	CRYP_DataIn
 234:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 693              		.loc 1 234 14
 694 038c D7F8E030 		ldr	r3, [r7, #224]
 695 0390 0433     		adds	r3, r3, #4
 696 0392 C7F8E030 		str	r3, [r7, #224]
 235:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 236:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 237:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 697              		.loc 1 237 13
 698 0396 0023     		movs	r3, #0
 699 0398 7B61     		str	r3, [r7, #20]
 700              	.L32:
 238:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 239:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 240:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 701              		.loc 1 240 20
 702 039a 1020     		movs	r0, #16
 703 039c FFF7FEFF 		bl	CRYP_GetFlagStatus
 704 03a0 0346     		mov	r3, r0
 705              		.loc 1 240 18 discriminator 1
 706 03a2 C7F8D430 		str	r3, [r7, #212]
 241:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 707              		.loc 1 241 14
 708 03a6 7B69     		ldr	r3, [r7, #20]
 709 03a8 0133     		adds	r3, r3, #1
 710 03aa 7B61     		str	r3, [r7, #20]
 242:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 711              		.loc 1 242 22 discriminator 2
 712 03ac 7B69     		ldr	r3, [r7, #20]
 713              		.loc 1 242 42 discriminator 2
 714 03ae B3F5803F 		cmp	r3, #65536
 715 03b2 03D0     		beq	.L31
 716              		.loc 1 242 42 is_stmt 0 discriminator 1
 717 03b4 D7F8D430 		ldr	r3, [r7, #212]
 718 03b8 002B     		cmp	r3, #0
 719 03ba EED1     		bne	.L32
 720              	.L31:
 243:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 244:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 721              		.loc 1 244 8 is_stmt 1
 722 03bc D7F8D430 		ldr	r3, [r7, #212]
 723 03c0 002B     		cmp	r3, #0
 724 03c2 03D0     		beq	.L33
 245:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 246:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 725              		.loc 1 246 15
 726 03c4 0023     		movs	r3, #0
 727 03c6 87F8E730 		strb	r3, [r7, #231]
 728 03ca 2BE0     		b	.L34
 729              	.L33:
 247:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 248:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 249:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 250:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 251:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 252:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
ARM GAS  /tmp/ccyCfjKp.s 			page 26


 730              		.loc 1 252 8
 731 03cc D7F8DC40 		ldr	r4, [r7, #220]
 732              		.loc 1 252 34
 733 03d0 FFF7FEFF 		bl	CRYP_DataOut
 734 03d4 0346     		mov	r3, r0
 735              		.loc 1 252 32 discriminator 1
 736 03d6 2360     		str	r3, [r4]
 253:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 737              		.loc 1 253 17
 738 03d8 D7F8DC30 		ldr	r3, [r7, #220]
 739 03dc 0433     		adds	r3, r3, #4
 740 03de C7F8DC30 		str	r3, [r7, #220]
 254:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 741              		.loc 1 254 8
 742 03e2 D7F8DC40 		ldr	r4, [r7, #220]
 743              		.loc 1 254 34
 744 03e6 FFF7FEFF 		bl	CRYP_DataOut
 745 03ea 0346     		mov	r3, r0
 746              		.loc 1 254 32 discriminator 1
 747 03ec 2360     		str	r3, [r4]
 255:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 748              		.loc 1 255 17
 749 03ee D7F8DC30 		ldr	r3, [r7, #220]
 750 03f2 0433     		adds	r3, r3, #4
 751 03f4 C7F8DC30 		str	r3, [r7, #220]
 256:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 752              		.loc 1 256 8
 753 03f8 D7F8DC40 		ldr	r4, [r7, #220]
 754              		.loc 1 256 34
 755 03fc FFF7FEFF 		bl	CRYP_DataOut
 756 0400 0346     		mov	r3, r0
 757              		.loc 1 256 32 discriminator 1
 758 0402 2360     		str	r3, [r4]
 257:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 759              		.loc 1 257 17
 760 0404 D7F8DC30 		ldr	r3, [r7, #220]
 761 0408 0433     		adds	r3, r3, #4
 762 040a C7F8DC30 		str	r3, [r7, #220]
 258:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 763              		.loc 1 258 8
 764 040e D7F8DC40 		ldr	r4, [r7, #220]
 765              		.loc 1 258 34
 766 0412 FFF7FEFF 		bl	CRYP_DataOut
 767 0416 0346     		mov	r3, r0
 768              		.loc 1 258 32 discriminator 1
 769 0418 2360     		str	r3, [r4]
 259:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 770              		.loc 1 259 17
 771 041a D7F8DC30 		ldr	r3, [r7, #220]
 772 041e 0433     		adds	r3, r3, #4
 773 0420 C7F8DC30 		str	r3, [r7, #220]
 774              	.L34:
 223:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 775              		.loc 1 223 49 discriminator 2
 776 0424 D7F8D830 		ldr	r3, [r7, #216]
 777 0428 1033     		adds	r3, r3, #16
 778 042a C7F8D830 		str	r3, [r7, #216]
ARM GAS  /tmp/ccyCfjKp.s 			page 27


 779              	.L30:
 223:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 780              		.loc 1 223 25 discriminator 1
 781 042e D7F8D820 		ldr	r2, [r7, #216]
 782 0432 D7F8F830 		ldr	r3, [r7, #248]
 783 0436 9A42     		cmp	r2, r3
 784 0438 04D2     		bcs	.L35
 223:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 785              		.loc 1 223 25 is_stmt 0 discriminator 3
 786 043a 97F8E730 		ldrb	r3, [r7, #231]	@ zero_extendqisi2
 787 043e 002B     		cmp	r3, #0
 788 0440 7FF47DAF 		bne	.L36
 789              	.L35:
 260:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 261:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 262:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 263:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 264:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 790              		.loc 1 264 3 is_stmt 1
 791 0444 0020     		movs	r0, #0
 792 0446 FFF7FEFF 		bl	CRYP_Cmd
 265:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 266:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status; 
 793              		.loc 1 266 10
 794 044a 97F8E730 		ldrb	r3, [r7, #231]	@ zero_extendqisi2
 267:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 795              		.loc 1 267 1
 796 044e 1846     		mov	r0, r3
 797 0450 EC37     		adds	r7, r7, #236
 798              	.LCFI3:
 799              		.cfi_def_cfa_offset 12
 800 0452 BD46     		mov	sp, r7
 801              	.LCFI4:
 802              		.cfi_def_cfa_register 13
 803              		@ sp needed
 804 0454 90BD     		pop	{r4, r7, pc}
 805              		.cfi_endproc
 806              	.LFE110:
 808              		.section	.text.CRYP_AES_CBC,"ax",%progbits
 809              		.align	1
 810              		.global	CRYP_AES_CBC
 811              		.syntax unified
 812              		.thumb
 813              		.thumb_func
 815              	CRYP_AES_CBC:
 816              	.LFB111:
 268:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 269:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
 270:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CBC Mode
 271:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 272:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 273:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 274:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 275:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 276:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 277:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 278:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
ARM GAS  /tmp/ccyCfjKp.s 			page 28


 279:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 280:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 281:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 282:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 283:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 284:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 285:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
 286:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 287:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 288:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
 817              		.loc 1 288 1
 818              		.cfi_startproc
 819              		@ args = 12, pretend = 0, frame = 280
 820              		@ frame_needed = 1, uses_anonymous_args = 0
 821 0000 90B5     		push	{r4, r7, lr}
 822              	.LCFI5:
 823              		.cfi_def_cfa_offset 12
 824              		.cfi_offset 4, -12
 825              		.cfi_offset 7, -8
 826              		.cfi_offset 14, -4
 827 0002 C7B0     		sub	sp, sp, #284
 828              	.LCFI6:
 829              		.cfi_def_cfa_offset 296
 830 0004 00AF     		add	r7, sp, #0
 831              	.LCFI7:
 832              		.cfi_def_cfa_register 7
 833 0006 0446     		mov	r4, r0
 834 0008 07F58C70 		add	r0, r7, #280
 835 000c A0F58870 		sub	r0, r0, #272
 836 0010 0160     		str	r1, [r0]
 837 0012 07F58C71 		add	r1, r7, #280
 838 0016 A1F58A71 		sub	r1, r1, #276
 839 001a 0A60     		str	r2, [r1]
 840 001c 1946     		mov	r1, r3
 841 001e 07F58C73 		add	r3, r7, #280
 842 0022 A3F20913 		subw	r3, r3, #265
 843 0026 2246     		mov	r2, r4
 844 0028 1A70     		strb	r2, [r3]
 845 002a 07F58C73 		add	r3, r7, #280
 846 002e A3F58673 		sub	r3, r3, #268
 847 0032 0A46     		mov	r2, r1	@ movhi
 848 0034 1A80     		strh	r2, [r3]	@ movhi
 289:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 290:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 291:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 292:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 849              		.loc 1 292 17
 850 0036 07F58C73 		add	r3, r7, #280
 851 003a A3F58473 		sub	r3, r3, #264
 852 003e 0022     		movs	r2, #0
 853 0040 1A60     		str	r2, [r3]
 293:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 854              		.loc 1 293 12
 855 0042 0023     		movs	r3, #0
 856 0044 C7F80431 		str	r3, [r7, #260]
 294:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 857              		.loc 1 294 15
ARM GAS  /tmp/ccyCfjKp.s 			page 29


 858 0048 0123     		movs	r3, #1
 859 004a 87F81731 		strb	r3, [r7, #279]
 295:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 860              		.loc 1 295 12
 861 004e 07F58C73 		add	r3, r7, #280
 862 0052 A3F58A73 		sub	r3, r3, #276
 863 0056 1B68     		ldr	r3, [r3]
 864 0058 C7F80031 		str	r3, [r7, #256]
 296:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 865              		.loc 1 296 12
 866 005c D7F82831 		ldr	r3, [r7, #296]
 867 0060 C7F81031 		str	r3, [r7, #272]
 297:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 868              		.loc 1 297 12
 869 0064 D7F83031 		ldr	r3, [r7, #304]
 870 0068 C7F80C31 		str	r3, [r7, #268]
 298:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 871              		.loc 1 298 12
 872 006c 07F58C73 		add	r3, r7, #280
 873 0070 A3F58873 		sub	r3, r3, #272
 874 0074 1B68     		ldr	r3, [r3]
 875 0076 C7F8FC30 		str	r3, [r7, #252]
 299:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 876              		.loc 1 299 12
 877 007a 0023     		movs	r3, #0
 878 007c C7F80831 		str	r3, [r7, #264]
 300:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 301:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 302:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 879              		.loc 1 302 3
 880 0080 07F12403 		add	r3, r7, #36
 881 0084 1846     		mov	r0, r3
 882 0086 FFF7FEFF 		bl	CRYP_KeyStructInit
 303:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 304:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 883              		.loc 1 304 3
 884 008a 07F58C73 		add	r3, r7, #280
 885 008e A3F58673 		sub	r3, r3, #268
 886 0092 1B88     		ldrh	r3, [r3]
 887 0094 B3F5807F 		cmp	r3, #256
 888 0098 00F0BC80 		beq	.L40
 889 009c B3F5807F 		cmp	r3, #256
 890 00a0 00F33E81 		bgt	.L80
 891 00a4 802B     		cmp	r3, #128
 892 00a6 02D0     		beq	.L42
 893 00a8 C02B     		cmp	r3, #192
 894 00aa 47D0     		beq	.L43
 305:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 306:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 307:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 308:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 309:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 310:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 311:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 312:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 313:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 314:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/ccyCfjKp.s 			page 30


 315:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 316:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 317:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 318:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 319:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 321:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 322:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 323:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 324:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 325:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 326:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 327:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 328:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 329:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 330:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 331:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 332:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 333:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 334:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 335:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 336:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 337:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 338:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 339:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 340:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 341:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 342:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 343:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 345:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 346:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 347:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 348:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 349:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 895              		.loc 1 349 5
 896 00ac 38E1     		b	.L80
 897              	.L42:
 307:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 898              		.loc 1 307 41
 899 00ae 0023     		movs	r3, #0
 900 00b0 A7F84A30 		strh	r3, [r7, #74]	@ movhi
 308:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 901              		.loc 1 308 54
 902 00b4 D7F80031 		ldr	r3, [r7, #256]
 308:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 903              		.loc 1 308 47
 904 00b8 1B68     		ldr	r3, [r3]
 905 00ba C7F8E030 		str	r3, [r7, #224]
 906              	.LBB162:
 907              	.LBB163:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 908              		.loc 2 352 3
 909 00be D7F8E030 		ldr	r3, [r7, #224]
 910              		.syntax unified
 911              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 912 00c2 1BBA     		rev r3, r3
ARM GAS  /tmp/ccyCfjKp.s 			page 31


 913              	@ 0 "" 2
 914              		.thumb
 915              		.syntax unified
 916 00c4 C7F8DC30 		str	r3, [r7, #220]
 917              		.loc 2 353 9
 918 00c8 D7F8DC30 		ldr	r3, [r7, #220]
 919              	.LBE163:
 920              	.LBE162:
 308:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 921              		.loc 1 308 45 discriminator 1
 922 00cc 7B63     		str	r3, [r7, #52]
 309:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 923              		.loc 1 309 12
 924 00ce D7F80031 		ldr	r3, [r7, #256]
 925 00d2 0433     		adds	r3, r3, #4
 926 00d4 C7F80031 		str	r3, [r7, #256]
 310:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 927              		.loc 1 310 54
 928 00d8 D7F80031 		ldr	r3, [r7, #256]
 310:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 929              		.loc 1 310 47
 930 00dc 1B68     		ldr	r3, [r3]
 931 00de C7F8E830 		str	r3, [r7, #232]
 932              	.LBB164:
 933              	.LBB165:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 934              		.loc 2 352 3
 935 00e2 D7F8E830 		ldr	r3, [r7, #232]
 936              		.syntax unified
 937              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 938 00e6 1BBA     		rev r3, r3
 939              	@ 0 "" 2
 940              		.thumb
 941              		.syntax unified
 942 00e8 C7F8E430 		str	r3, [r7, #228]
 943              		.loc 2 353 9
 944 00ec D7F8E430 		ldr	r3, [r7, #228]
 945              	.LBE165:
 946              	.LBE164:
 310:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 947              		.loc 1 310 45 discriminator 1
 948 00f0 BB63     		str	r3, [r7, #56]
 311:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 949              		.loc 1 311 12
 950 00f2 D7F80031 		ldr	r3, [r7, #256]
 951 00f6 0433     		adds	r3, r3, #4
 952 00f8 C7F80031 		str	r3, [r7, #256]
 312:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 953              		.loc 1 312 54
 954 00fc D7F80031 		ldr	r3, [r7, #256]
 312:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 955              		.loc 1 312 47
 956 0100 1B68     		ldr	r3, [r3]
 957 0102 C7F8F030 		str	r3, [r7, #240]
 958              	.LBB166:
 959              	.LBB167:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
ARM GAS  /tmp/ccyCfjKp.s 			page 32


 960              		.loc 2 352 3
 961 0106 D7F8F030 		ldr	r3, [r7, #240]
 962              		.syntax unified
 963              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 964 010a 1BBA     		rev r3, r3
 965              	@ 0 "" 2
 966              		.thumb
 967              		.syntax unified
 968 010c C7F8EC30 		str	r3, [r7, #236]
 969              		.loc 2 353 9
 970 0110 D7F8EC30 		ldr	r3, [r7, #236]
 971              	.LBE167:
 972              	.LBE166:
 312:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 973              		.loc 1 312 45 discriminator 1
 974 0114 FB63     		str	r3, [r7, #60]
 313:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 975              		.loc 1 313 12
 976 0116 D7F80031 		ldr	r3, [r7, #256]
 977 011a 0433     		adds	r3, r3, #4
 978 011c C7F80031 		str	r3, [r7, #256]
 314:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 979              		.loc 1 314 54
 980 0120 D7F80031 		ldr	r3, [r7, #256]
 314:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 981              		.loc 1 314 47
 982 0124 1B68     		ldr	r3, [r3]
 983 0126 C7F8F830 		str	r3, [r7, #248]
 984              	.LBB168:
 985              	.LBB169:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 986              		.loc 2 352 3
 987 012a D7F8F830 		ldr	r3, [r7, #248]
 988              		.syntax unified
 989              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 990 012e 1BBA     		rev r3, r3
 991              	@ 0 "" 2
 992              		.thumb
 993              		.syntax unified
 994 0130 C7F8F430 		str	r3, [r7, #244]
 995              		.loc 2 353 9
 996 0134 D7F8F430 		ldr	r3, [r7, #244]
 997              	.LBE169:
 998              	.LBE168:
 314:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 999              		.loc 1 314 45 discriminator 1
 1000 0138 3B64     		str	r3, [r7, #64]
 315:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 1001              		.loc 1 315 5
 1002 013a F2E0     		b	.L48
 1003              	.L43:
 317:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1004              		.loc 1 317 42
 1005 013c 4FF48073 		mov	r3, #256
 1006 0140 A7F84A30 		strh	r3, [r7, #74]	@ movhi
 318:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1007              		.loc 1 318 54
ARM GAS  /tmp/ccyCfjKp.s 			page 33


 1008 0144 D7F80031 		ldr	r3, [r7, #256]
 318:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1009              		.loc 1 318 47
 1010 0148 1B68     		ldr	r3, [r3]
 1011 014a C7F8B030 		str	r3, [r7, #176]
 1012              	.LBB170:
 1013              	.LBB171:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1014              		.loc 2 352 3
 1015 014e D7F8B030 		ldr	r3, [r7, #176]
 1016              		.syntax unified
 1017              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1018 0152 1BBA     		rev r3, r3
 1019              	@ 0 "" 2
 1020              		.thumb
 1021              		.syntax unified
 1022 0154 C7F8AC30 		str	r3, [r7, #172]
 1023              		.loc 2 353 9
 1024 0158 D7F8AC30 		ldr	r3, [r7, #172]
 1025              	.LBE171:
 1026              	.LBE170:
 318:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1027              		.loc 1 318 45 discriminator 1
 1028 015c FB62     		str	r3, [r7, #44]
 319:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1029              		.loc 1 319 12
 1030 015e D7F80031 		ldr	r3, [r7, #256]
 1031 0162 0433     		adds	r3, r3, #4
 1032 0164 C7F80031 		str	r3, [r7, #256]
 320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1033              		.loc 1 320 54
 1034 0168 D7F80031 		ldr	r3, [r7, #256]
 320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1035              		.loc 1 320 47
 1036 016c 1B68     		ldr	r3, [r3]
 1037 016e C7F8B830 		str	r3, [r7, #184]
 1038              	.LBB172:
 1039              	.LBB173:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1040              		.loc 2 352 3
 1041 0172 D7F8B830 		ldr	r3, [r7, #184]
 1042              		.syntax unified
 1043              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1044 0176 1BBA     		rev r3, r3
 1045              	@ 0 "" 2
 1046              		.thumb
 1047              		.syntax unified
 1048 0178 C7F8B430 		str	r3, [r7, #180]
 1049              		.loc 2 353 9
 1050 017c D7F8B430 		ldr	r3, [r7, #180]
 1051              	.LBE173:
 1052              	.LBE172:
 320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1053              		.loc 1 320 45 discriminator 1
 1054 0180 3B63     		str	r3, [r7, #48]
 321:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1055              		.loc 1 321 12
ARM GAS  /tmp/ccyCfjKp.s 			page 34


 1056 0182 D7F80031 		ldr	r3, [r7, #256]
 1057 0186 0433     		adds	r3, r3, #4
 1058 0188 C7F80031 		str	r3, [r7, #256]
 322:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1059              		.loc 1 322 54
 1060 018c D7F80031 		ldr	r3, [r7, #256]
 322:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1061              		.loc 1 322 47
 1062 0190 1B68     		ldr	r3, [r3]
 1063 0192 C7F8C030 		str	r3, [r7, #192]
 1064              	.LBB174:
 1065              	.LBB175:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1066              		.loc 2 352 3
 1067 0196 D7F8C030 		ldr	r3, [r7, #192]
 1068              		.syntax unified
 1069              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1070 019a 1BBA     		rev r3, r3
 1071              	@ 0 "" 2
 1072              		.thumb
 1073              		.syntax unified
 1074 019c C7F8BC30 		str	r3, [r7, #188]
 1075              		.loc 2 353 9
 1076 01a0 D7F8BC30 		ldr	r3, [r7, #188]
 1077              	.LBE175:
 1078              	.LBE174:
 322:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1079              		.loc 1 322 45 discriminator 1
 1080 01a4 7B63     		str	r3, [r7, #52]
 323:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1081              		.loc 1 323 12
 1082 01a6 D7F80031 		ldr	r3, [r7, #256]
 1083 01aa 0433     		adds	r3, r3, #4
 1084 01ac C7F80031 		str	r3, [r7, #256]
 324:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1085              		.loc 1 324 54
 1086 01b0 D7F80031 		ldr	r3, [r7, #256]
 324:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1087              		.loc 1 324 47
 1088 01b4 1B68     		ldr	r3, [r3]
 1089 01b6 C7F8C830 		str	r3, [r7, #200]
 1090              	.LBB176:
 1091              	.LBB177:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1092              		.loc 2 352 3
 1093 01ba D7F8C830 		ldr	r3, [r7, #200]
 1094              		.syntax unified
 1095              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1096 01be 1BBA     		rev r3, r3
 1097              	@ 0 "" 2
 1098              		.thumb
 1099              		.syntax unified
 1100 01c0 C7F8C430 		str	r3, [r7, #196]
 1101              		.loc 2 353 9
 1102 01c4 D7F8C430 		ldr	r3, [r7, #196]
 1103              	.LBE177:
 1104              	.LBE176:
ARM GAS  /tmp/ccyCfjKp.s 			page 35


 324:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1105              		.loc 1 324 45 discriminator 1
 1106 01c8 BB63     		str	r3, [r7, #56]
 325:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1107              		.loc 1 325 12
 1108 01ca D7F80031 		ldr	r3, [r7, #256]
 1109 01ce 0433     		adds	r3, r3, #4
 1110 01d0 C7F80031 		str	r3, [r7, #256]
 326:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1111              		.loc 1 326 54
 1112 01d4 D7F80031 		ldr	r3, [r7, #256]
 326:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1113              		.loc 1 326 47
 1114 01d8 1B68     		ldr	r3, [r3]
 1115 01da C7F8D030 		str	r3, [r7, #208]
 1116              	.LBB178:
 1117              	.LBB179:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1118              		.loc 2 352 3
 1119 01de D7F8D030 		ldr	r3, [r7, #208]
 1120              		.syntax unified
 1121              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1122 01e2 1BBA     		rev r3, r3
 1123              	@ 0 "" 2
 1124              		.thumb
 1125              		.syntax unified
 1126 01e4 C7F8CC30 		str	r3, [r7, #204]
 1127              		.loc 2 353 9
 1128 01e8 D7F8CC30 		ldr	r3, [r7, #204]
 1129              	.LBE179:
 1130              	.LBE178:
 326:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1131              		.loc 1 326 45 discriminator 1
 1132 01ec FB63     		str	r3, [r7, #60]
 327:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1133              		.loc 1 327 12
 1134 01ee D7F80031 		ldr	r3, [r7, #256]
 1135 01f2 0433     		adds	r3, r3, #4
 1136 01f4 C7F80031 		str	r3, [r7, #256]
 328:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1137              		.loc 1 328 54
 1138 01f8 D7F80031 		ldr	r3, [r7, #256]
 328:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1139              		.loc 1 328 47
 1140 01fc 1B68     		ldr	r3, [r3]
 1141 01fe C7F8D830 		str	r3, [r7, #216]
 1142              	.LBB180:
 1143              	.LBB181:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1144              		.loc 2 352 3
 1145 0202 D7F8D830 		ldr	r3, [r7, #216]
 1146              		.syntax unified
 1147              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1148 0206 1BBA     		rev r3, r3
 1149              	@ 0 "" 2
 1150              		.thumb
 1151              		.syntax unified
ARM GAS  /tmp/ccyCfjKp.s 			page 36


 1152 0208 C7F8D430 		str	r3, [r7, #212]
 1153              		.loc 2 353 9
 1154 020c D7F8D430 		ldr	r3, [r7, #212]
 1155              	.LBE181:
 1156              	.LBE180:
 328:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1157              		.loc 1 328 45 discriminator 1
 1158 0210 3B64     		str	r3, [r7, #64]
 329:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 1159              		.loc 1 329 5
 1160 0212 86E0     		b	.L48
 1161              	.L40:
 331:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1162              		.loc 1 331 42
 1163 0214 4FF40073 		mov	r3, #512
 1164 0218 A7F84A30 		strh	r3, [r7, #74]	@ movhi
 332:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1165              		.loc 1 332 54
 1166 021c D7F80031 		ldr	r3, [r7, #256]
 332:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1167              		.loc 1 332 47
 1168 0220 1B68     		ldr	r3, [r3]
 1169 0222 3B67     		str	r3, [r7, #112]
 1170              	.LBB182:
 1171              	.LBB183:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1172              		.loc 2 352 3
 1173 0224 3B6F     		ldr	r3, [r7, #112]
 1174              		.syntax unified
 1175              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1176 0226 1BBA     		rev r3, r3
 1177              	@ 0 "" 2
 1178              		.thumb
 1179              		.syntax unified
 1180 0228 FB66     		str	r3, [r7, #108]
 1181              		.loc 2 353 9
 1182 022a FB6E     		ldr	r3, [r7, #108]
 1183              	.LBE183:
 1184              	.LBE182:
 332:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1185              		.loc 1 332 45 discriminator 1
 1186 022c 7B62     		str	r3, [r7, #36]
 333:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1187              		.loc 1 333 12
 1188 022e D7F80031 		ldr	r3, [r7, #256]
 1189 0232 0433     		adds	r3, r3, #4
 1190 0234 C7F80031 		str	r3, [r7, #256]
 334:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1191              		.loc 1 334 54
 1192 0238 D7F80031 		ldr	r3, [r7, #256]
 334:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1193              		.loc 1 334 47
 1194 023c 1B68     		ldr	r3, [r3]
 1195 023e BB67     		str	r3, [r7, #120]
 1196              	.LBB184:
 1197              	.LBB185:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
ARM GAS  /tmp/ccyCfjKp.s 			page 37


 1198              		.loc 2 352 3
 1199 0240 BB6F     		ldr	r3, [r7, #120]
 1200              		.syntax unified
 1201              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1202 0242 1BBA     		rev r3, r3
 1203              	@ 0 "" 2
 1204              		.thumb
 1205              		.syntax unified
 1206 0244 7B67     		str	r3, [r7, #116]
 1207              		.loc 2 353 9
 1208 0246 7B6F     		ldr	r3, [r7, #116]
 1209              	.LBE185:
 1210              	.LBE184:
 334:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1211              		.loc 1 334 45 discriminator 1
 1212 0248 BB62     		str	r3, [r7, #40]
 335:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1213              		.loc 1 335 12
 1214 024a D7F80031 		ldr	r3, [r7, #256]
 1215 024e 0433     		adds	r3, r3, #4
 1216 0250 C7F80031 		str	r3, [r7, #256]
 336:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1217              		.loc 1 336 54
 1218 0254 D7F80031 		ldr	r3, [r7, #256]
 336:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1219              		.loc 1 336 47
 1220 0258 1B68     		ldr	r3, [r3]
 1221 025a C7F88030 		str	r3, [r7, #128]
 1222              	.LBB186:
 1223              	.LBB187:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1224              		.loc 2 352 3
 1225 025e D7F88030 		ldr	r3, [r7, #128]
 1226              		.syntax unified
 1227              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1228 0262 1BBA     		rev r3, r3
 1229              	@ 0 "" 2
 1230              		.thumb
 1231              		.syntax unified
 1232 0264 FB67     		str	r3, [r7, #124]
 1233              		.loc 2 353 9
 1234 0266 FB6F     		ldr	r3, [r7, #124]
 1235              	.LBE187:
 1236              	.LBE186:
 336:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1237              		.loc 1 336 45 discriminator 1
 1238 0268 FB62     		str	r3, [r7, #44]
 337:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1239              		.loc 1 337 12
 1240 026a D7F80031 		ldr	r3, [r7, #256]
 1241 026e 0433     		adds	r3, r3, #4
 1242 0270 C7F80031 		str	r3, [r7, #256]
 338:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1243              		.loc 1 338 54
 1244 0274 D7F80031 		ldr	r3, [r7, #256]
 338:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1245              		.loc 1 338 47
ARM GAS  /tmp/ccyCfjKp.s 			page 38


 1246 0278 1B68     		ldr	r3, [r3]
 1247 027a C7F88830 		str	r3, [r7, #136]
 1248              	.LBB188:
 1249              	.LBB189:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1250              		.loc 2 352 3
 1251 027e D7F88830 		ldr	r3, [r7, #136]
 1252              		.syntax unified
 1253              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1254 0282 1BBA     		rev r3, r3
 1255              	@ 0 "" 2
 1256              		.thumb
 1257              		.syntax unified
 1258 0284 C7F88430 		str	r3, [r7, #132]
 1259              		.loc 2 353 9
 1260 0288 D7F88430 		ldr	r3, [r7, #132]
 1261              	.LBE189:
 1262              	.LBE188:
 338:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1263              		.loc 1 338 45 discriminator 1
 1264 028c 3B63     		str	r3, [r7, #48]
 339:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1265              		.loc 1 339 12
 1266 028e D7F80031 		ldr	r3, [r7, #256]
 1267 0292 0433     		adds	r3, r3, #4
 1268 0294 C7F80031 		str	r3, [r7, #256]
 340:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1269              		.loc 1 340 54
 1270 0298 D7F80031 		ldr	r3, [r7, #256]
 340:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1271              		.loc 1 340 47
 1272 029c 1B68     		ldr	r3, [r3]
 1273 029e C7F89030 		str	r3, [r7, #144]
 1274              	.LBB190:
 1275              	.LBB191:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1276              		.loc 2 352 3
 1277 02a2 D7F89030 		ldr	r3, [r7, #144]
 1278              		.syntax unified
 1279              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1280 02a6 1BBA     		rev r3, r3
 1281              	@ 0 "" 2
 1282              		.thumb
 1283              		.syntax unified
 1284 02a8 C7F88C30 		str	r3, [r7, #140]
 1285              		.loc 2 353 9
 1286 02ac D7F88C30 		ldr	r3, [r7, #140]
 1287              	.LBE191:
 1288              	.LBE190:
 340:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1289              		.loc 1 340 45 discriminator 1
 1290 02b0 7B63     		str	r3, [r7, #52]
 341:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1291              		.loc 1 341 12
 1292 02b2 D7F80031 		ldr	r3, [r7, #256]
 1293 02b6 0433     		adds	r3, r3, #4
 1294 02b8 C7F80031 		str	r3, [r7, #256]
ARM GAS  /tmp/ccyCfjKp.s 			page 39


 342:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1295              		.loc 1 342 54
 1296 02bc D7F80031 		ldr	r3, [r7, #256]
 342:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1297              		.loc 1 342 47
 1298 02c0 1B68     		ldr	r3, [r3]
 1299 02c2 C7F89830 		str	r3, [r7, #152]
 1300              	.LBB192:
 1301              	.LBB193:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1302              		.loc 2 352 3
 1303 02c6 D7F89830 		ldr	r3, [r7, #152]
 1304              		.syntax unified
 1305              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1306 02ca 1BBA     		rev r3, r3
 1307              	@ 0 "" 2
 1308              		.thumb
 1309              		.syntax unified
 1310 02cc C7F89430 		str	r3, [r7, #148]
 1311              		.loc 2 353 9
 1312 02d0 D7F89430 		ldr	r3, [r7, #148]
 1313              	.LBE193:
 1314              	.LBE192:
 342:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1315              		.loc 1 342 45 discriminator 1
 1316 02d4 BB63     		str	r3, [r7, #56]
 343:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1317              		.loc 1 343 12
 1318 02d6 D7F80031 		ldr	r3, [r7, #256]
 1319 02da 0433     		adds	r3, r3, #4
 1320 02dc C7F80031 		str	r3, [r7, #256]
 344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1321              		.loc 1 344 54
 1322 02e0 D7F80031 		ldr	r3, [r7, #256]
 344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1323              		.loc 1 344 47
 1324 02e4 1B68     		ldr	r3, [r3]
 1325 02e6 C7F8A030 		str	r3, [r7, #160]
 1326              	.LBB194:
 1327              	.LBB195:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1328              		.loc 2 352 3
 1329 02ea D7F8A030 		ldr	r3, [r7, #160]
 1330              		.syntax unified
 1331              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1332 02ee 1BBA     		rev r3, r3
 1333              	@ 0 "" 2
 1334              		.thumb
 1335              		.syntax unified
 1336 02f0 C7F89C30 		str	r3, [r7, #156]
 1337              		.loc 2 353 9
 1338 02f4 D7F89C30 		ldr	r3, [r7, #156]
 1339              	.LBE195:
 1340              	.LBE194:
 344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1341              		.loc 1 344 45 discriminator 1
 1342 02f8 FB63     		str	r3, [r7, #60]
ARM GAS  /tmp/ccyCfjKp.s 			page 40


 345:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1343              		.loc 1 345 12
 1344 02fa D7F80031 		ldr	r3, [r7, #256]
 1345 02fe 0433     		adds	r3, r3, #4
 1346 0300 C7F80031 		str	r3, [r7, #256]
 346:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1347              		.loc 1 346 54
 1348 0304 D7F80031 		ldr	r3, [r7, #256]
 346:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1349              		.loc 1 346 47
 1350 0308 1B68     		ldr	r3, [r3]
 1351 030a C7F8A830 		str	r3, [r7, #168]
 1352              	.LBB196:
 1353              	.LBB197:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1354              		.loc 2 352 3
 1355 030e D7F8A830 		ldr	r3, [r7, #168]
 1356              		.syntax unified
 1357              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1358 0312 1BBA     		rev r3, r3
 1359              	@ 0 "" 2
 1360              		.thumb
 1361              		.syntax unified
 1362 0314 C7F8A430 		str	r3, [r7, #164]
 1363              		.loc 2 353 9
 1364 0318 D7F8A430 		ldr	r3, [r7, #164]
 1365              	.LBE197:
 1366              	.LBE196:
 346:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1367              		.loc 1 346 45 discriminator 1
 1368 031c 3B64     		str	r3, [r7, #64]
 347:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 1369              		.loc 1 347 5
 1370 031e 00E0     		b	.L48
 1371              	.L80:
 1372              		.loc 1 349 5
 1373 0320 00BF     		nop
 1374              	.L48:
 350:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 351:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 352:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 353:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1375              		.loc 1 353 50
 1376 0322 D7F8FC30 		ldr	r3, [r7, #252]
 1377              		.loc 1 353 43
 1378 0326 1B68     		ldr	r3, [r3]
 1379 0328 3B65     		str	r3, [r7, #80]
 1380              	.LBB198:
 1381              	.LBB199:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1382              		.loc 2 352 3
 1383 032a 3B6D     		ldr	r3, [r7, #80]
 1384              		.syntax unified
 1385              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1386 032c 1BBA     		rev r3, r3
 1387              	@ 0 "" 2
 1388              		.thumb
ARM GAS  /tmp/ccyCfjKp.s 			page 41


 1389              		.syntax unified
 1390 032e FB64     		str	r3, [r7, #76]
 1391              		.loc 2 353 9
 1392 0330 FA6C     		ldr	r2, [r7, #76]
 1393              	.LBE199:
 1394              	.LBE198:
 1395              		.loc 1 353 41 discriminator 1
 1396 0332 07F58C73 		add	r3, r7, #280
 1397 0336 A3F58273 		sub	r3, r3, #260
 1398 033a 1A60     		str	r2, [r3]
 354:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1399              		.loc 1 354 9
 1400 033c D7F8FC30 		ldr	r3, [r7, #252]
 1401 0340 0433     		adds	r3, r3, #4
 1402 0342 C7F8FC30 		str	r3, [r7, #252]
 355:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1403              		.loc 1 355 50
 1404 0346 D7F8FC30 		ldr	r3, [r7, #252]
 1405              		.loc 1 355 43
 1406 034a 1B68     		ldr	r3, [r3]
 1407 034c BB65     		str	r3, [r7, #88]
 1408              	.LBB200:
 1409              	.LBB201:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1410              		.loc 2 352 3
 1411 034e BB6D     		ldr	r3, [r7, #88]
 1412              		.syntax unified
 1413              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1414 0350 1BBA     		rev r3, r3
 1415              	@ 0 "" 2
 1416              		.thumb
 1417              		.syntax unified
 1418 0352 7B65     		str	r3, [r7, #84]
 1419              		.loc 2 353 9
 1420 0354 7A6D     		ldr	r2, [r7, #84]
 1421              	.LBE201:
 1422              	.LBE200:
 1423              		.loc 1 355 41 discriminator 1
 1424 0356 07F58C73 		add	r3, r7, #280
 1425 035a A3F58273 		sub	r3, r3, #260
 1426 035e 5A60     		str	r2, [r3, #4]
 356:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1427              		.loc 1 356 9
 1428 0360 D7F8FC30 		ldr	r3, [r7, #252]
 1429 0364 0433     		adds	r3, r3, #4
 1430 0366 C7F8FC30 		str	r3, [r7, #252]
 357:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1431              		.loc 1 357 50
 1432 036a D7F8FC30 		ldr	r3, [r7, #252]
 1433              		.loc 1 357 43
 1434 036e 1B68     		ldr	r3, [r3]
 1435 0370 3B66     		str	r3, [r7, #96]
 1436              	.LBB202:
 1437              	.LBB203:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1438              		.loc 2 352 3
 1439 0372 3B6E     		ldr	r3, [r7, #96]
ARM GAS  /tmp/ccyCfjKp.s 			page 42


 1440              		.syntax unified
 1441              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1442 0374 1BBA     		rev r3, r3
 1443              	@ 0 "" 2
 1444              		.thumb
 1445              		.syntax unified
 1446 0376 FB65     		str	r3, [r7, #92]
 1447              		.loc 2 353 9
 1448 0378 FA6D     		ldr	r2, [r7, #92]
 1449              	.LBE203:
 1450              	.LBE202:
 1451              		.loc 1 357 41 discriminator 1
 1452 037a 07F58C73 		add	r3, r7, #280
 1453 037e A3F58273 		sub	r3, r3, #260
 1454 0382 9A60     		str	r2, [r3, #8]
 358:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1455              		.loc 1 358 9
 1456 0384 D7F8FC30 		ldr	r3, [r7, #252]
 1457 0388 0433     		adds	r3, r3, #4
 1458 038a C7F8FC30 		str	r3, [r7, #252]
 359:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 1459              		.loc 1 359 50
 1460 038e D7F8FC30 		ldr	r3, [r7, #252]
 1461              		.loc 1 359 43
 1462 0392 1B68     		ldr	r3, [r3]
 1463 0394 BB66     		str	r3, [r7, #104]
 1464              	.LBB204:
 1465              	.LBB205:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1466              		.loc 2 352 3
 1467 0396 BB6E     		ldr	r3, [r7, #104]
 1468              		.syntax unified
 1469              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1470 0398 1BBA     		rev r3, r3
 1471              	@ 0 "" 2
 1472              		.thumb
 1473              		.syntax unified
 1474 039a 7B66     		str	r3, [r7, #100]
 1475              		.loc 2 353 9
 1476 039c 7A6E     		ldr	r2, [r7, #100]
 1477              	.LBE205:
 1478              	.LBE204:
 1479              		.loc 1 359 41 discriminator 1
 1480 039e 07F58C73 		add	r3, r7, #280
 1481 03a2 A3F58273 		sub	r3, r3, #260
 1482 03a6 DA60     		str	r2, [r3, #12]
 360:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 361:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 362:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 363:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1483              		.loc 1 363 5
 1484 03a8 07F58C73 		add	r3, r7, #280
 1485 03ac A3F20913 		subw	r3, r3, #265
 1486 03b0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1487 03b2 002B     		cmp	r3, #0
 1488 03b4 40D1     		bne	.L67
 364:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
ARM GAS  /tmp/ccyCfjKp.s 			page 43


 365:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 366:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 1489              		.loc 1 366 5
 1490 03b6 FFF7FEFF 		bl	CRYP_FIFOFlush
 367:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 368:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 369:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1491              		.loc 1 369 41
 1492 03ba 0423     		movs	r3, #4
 1493 03bc A7F84430 		strh	r3, [r7, #68]	@ movhi
 370:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 1494              		.loc 1 370 42
 1495 03c0 3823     		movs	r3, #56
 1496 03c2 A7F84630 		strh	r3, [r7, #70]	@ movhi
 371:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 1497              		.loc 1 371 42
 1498 03c6 0023     		movs	r3, #0
 1499 03c8 A7F84830 		strh	r3, [r7, #72]	@ movhi
 372:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 373:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 1500              		.loc 1 373 5
 1501 03cc 07F14403 		add	r3, r7, #68
 1502 03d0 1846     		mov	r0, r3
 1503 03d2 FFF7FEFF 		bl	CRYP_Init
 374:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 375:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 376:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1504              		.loc 1 376 5
 1505 03d6 07F12403 		add	r3, r7, #36
 1506 03da 1846     		mov	r0, r3
 1507 03dc FFF7FEFF 		bl	CRYP_KeyInit
 377:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 378:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 379:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 1508              		.loc 1 379 5
 1509 03e0 0120     		movs	r0, #1
 1510 03e2 FFF7FEFF 		bl	CRYP_Cmd
 1511              	.L69:
 380:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 381:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 382:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 383:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 384:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 1512              		.loc 1 384 20
 1513 03e6 1020     		movs	r0, #16
 1514 03e8 FFF7FEFF 		bl	CRYP_GetFlagStatus
 1515 03ec 0346     		mov	r3, r0
 1516              		.loc 1 384 18 discriminator 1
 1517 03ee C7F80431 		str	r3, [r7, #260]
 385:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 1518              		.loc 1 385 14
 1519 03f2 07F58C73 		add	r3, r7, #280
 1520 03f6 A3F58473 		sub	r3, r3, #264
 1521 03fa 1B68     		ldr	r3, [r3]
 1522 03fc 5A1C     		adds	r2, r3, #1
 1523 03fe 07F58C73 		add	r3, r7, #280
 1524 0402 A3F58473 		sub	r3, r3, #264
ARM GAS  /tmp/ccyCfjKp.s 			page 44


 1525 0406 1A60     		str	r2, [r3]
 386:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1526              		.loc 1 386 22 discriminator 2
 1527 0408 07F58C73 		add	r3, r7, #280
 1528 040c A3F58473 		sub	r3, r3, #264
 1529 0410 1B68     		ldr	r3, [r3]
 1530              		.loc 1 386 42 discriminator 2
 1531 0412 B3F5803F 		cmp	r3, #65536
 1532 0416 03D0     		beq	.L68
 1533              		.loc 1 386 42 is_stmt 0 discriminator 1
 1534 0418 D7F80431 		ldr	r3, [r7, #260]
 1535 041c 002B     		cmp	r3, #0
 1536 041e E2D1     		bne	.L69
 1537              	.L68:
 387:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 388:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1538              		.loc 1 388 8 is_stmt 1
 1539 0420 D7F80431 		ldr	r3, [r7, #260]
 1540 0424 002B     		cmp	r3, #0
 1541 0426 03D0     		beq	.L70
 389:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 390:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1542              		.loc 1 390 15
 1543 0428 0023     		movs	r3, #0
 1544 042a 87F81731 		strb	r3, [r7, #279]
 1545 042e 0BE0     		b	.L71
 1546              	.L70:
 391:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 392:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 393:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 394:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 395:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1547              		.loc 1 395 43
 1548 0430 0423     		movs	r3, #4
 1549 0432 A7F84430 		strh	r3, [r7, #68]	@ movhi
 1550 0436 07E0     		b	.L71
 1551              	.L67:
 396:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 397:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 398:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 399:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 400:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 401:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1552              		.loc 1 401 5
 1553 0438 07F12403 		add	r3, r7, #36
 1554 043c 1846     		mov	r0, r3
 1555 043e FFF7FEFF 		bl	CRYP_KeyInit
 402:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 403:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 404:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 1556              		.loc 1 404 42
 1557 0442 0023     		movs	r3, #0
 1558 0444 A7F84430 		strh	r3, [r7, #68]	@ movhi
 1559              	.L71:
 405:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 406:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 1560              		.loc 1 406 40
ARM GAS  /tmp/ccyCfjKp.s 			page 45


 1561 0448 2823     		movs	r3, #40
 1562 044a A7F84630 		strh	r3, [r7, #70]	@ movhi
 407:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1563              		.loc 1 407 40
 1564 044e 8023     		movs	r3, #128
 1565 0450 A7F84830 		strh	r3, [r7, #72]	@ movhi
 408:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1566              		.loc 1 408 3
 1567 0454 07F14403 		add	r3, r7, #68
 1568 0458 1846     		mov	r0, r3
 1569 045a FFF7FEFF 		bl	CRYP_Init
 409:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 410:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 411:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1570              		.loc 1 411 3
 1571 045e 07F11403 		add	r3, r7, #20
 1572 0462 1846     		mov	r0, r3
 1573 0464 FFF7FEFF 		bl	CRYP_IVInit
 412:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 413:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 414:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1574              		.loc 1 414 3
 1575 0468 FFF7FEFF 		bl	CRYP_FIFOFlush
 415:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 416:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 417:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1576              		.loc 1 417 3
 1577 046c 0120     		movs	r0, #1
 1578 046e FFF7FEFF 		bl	CRYP_Cmd
 418:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 419:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 420:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1579              		.loc 1 420 8
 1580 0472 0023     		movs	r3, #0
 1581 0474 C7F80831 		str	r3, [r7, #264]
 1582              		.loc 1 420 3
 1583 0478 87E0     		b	.L72
 1584              	.L78:
 421:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 422:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 423:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 424:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1585              		.loc 1 424 18
 1586 047a D7F81031 		ldr	r3, [r7, #272]
 1587              		.loc 1 424 5
 1588 047e 1B68     		ldr	r3, [r3]
 1589 0480 1846     		mov	r0, r3
 1590 0482 FFF7FEFF 		bl	CRYP_DataIn
 425:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1591              		.loc 1 425 14
 1592 0486 D7F81031 		ldr	r3, [r7, #272]
 1593 048a 0433     		adds	r3, r3, #4
 1594 048c C7F81031 		str	r3, [r7, #272]
 426:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1595              		.loc 1 426 18
 1596 0490 D7F81031 		ldr	r3, [r7, #272]
 1597              		.loc 1 426 5
ARM GAS  /tmp/ccyCfjKp.s 			page 46


 1598 0494 1B68     		ldr	r3, [r3]
 1599 0496 1846     		mov	r0, r3
 1600 0498 FFF7FEFF 		bl	CRYP_DataIn
 427:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1601              		.loc 1 427 14
 1602 049c D7F81031 		ldr	r3, [r7, #272]
 1603 04a0 0433     		adds	r3, r3, #4
 1604 04a2 C7F81031 		str	r3, [r7, #272]
 428:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1605              		.loc 1 428 18
 1606 04a6 D7F81031 		ldr	r3, [r7, #272]
 1607              		.loc 1 428 5
 1608 04aa 1B68     		ldr	r3, [r3]
 1609 04ac 1846     		mov	r0, r3
 1610 04ae FFF7FEFF 		bl	CRYP_DataIn
 429:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1611              		.loc 1 429 14
 1612 04b2 D7F81031 		ldr	r3, [r7, #272]
 1613 04b6 0433     		adds	r3, r3, #4
 1614 04b8 C7F81031 		str	r3, [r7, #272]
 430:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1615              		.loc 1 430 18
 1616 04bc D7F81031 		ldr	r3, [r7, #272]
 1617              		.loc 1 430 5
 1618 04c0 1B68     		ldr	r3, [r3]
 1619 04c2 1846     		mov	r0, r3
 1620 04c4 FFF7FEFF 		bl	CRYP_DataIn
 431:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1621              		.loc 1 431 14
 1622 04c8 D7F81031 		ldr	r3, [r7, #272]
 1623 04cc 0433     		adds	r3, r3, #4
 1624 04ce C7F81031 		str	r3, [r7, #272]
 432:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 433:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 1625              		.loc 1 433 13
 1626 04d2 07F58C73 		add	r3, r7, #280
 1627 04d6 A3F58473 		sub	r3, r3, #264
 1628 04da 0022     		movs	r2, #0
 1629 04dc 1A60     		str	r2, [r3]
 1630              	.L74:
 434:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 435:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 436:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 1631              		.loc 1 436 20
 1632 04de 1020     		movs	r0, #16
 1633 04e0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 1634 04e4 0346     		mov	r3, r0
 1635              		.loc 1 436 18 discriminator 1
 1636 04e6 C7F80431 		str	r3, [r7, #260]
 437:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 1637              		.loc 1 437 14
 1638 04ea 07F58C73 		add	r3, r7, #280
 1639 04ee A3F58473 		sub	r3, r3, #264
 1640 04f2 1B68     		ldr	r3, [r3]
 1641 04f4 5A1C     		adds	r2, r3, #1
 1642 04f6 07F58C73 		add	r3, r7, #280
 1643 04fa A3F58473 		sub	r3, r3, #264
ARM GAS  /tmp/ccyCfjKp.s 			page 47


 1644 04fe 1A60     		str	r2, [r3]
 438:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1645              		.loc 1 438 22 discriminator 2
 1646 0500 07F58C73 		add	r3, r7, #280
 1647 0504 A3F58473 		sub	r3, r3, #264
 1648 0508 1B68     		ldr	r3, [r3]
 1649              		.loc 1 438 42 discriminator 2
 1650 050a B3F5803F 		cmp	r3, #65536
 1651 050e 03D0     		beq	.L73
 1652              		.loc 1 438 42 is_stmt 0 discriminator 1
 1653 0510 D7F80431 		ldr	r3, [r7, #260]
 1654 0514 002B     		cmp	r3, #0
 1655 0516 E2D1     		bne	.L74
 1656              	.L73:
 439:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 440:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1657              		.loc 1 440 8 is_stmt 1
 1658 0518 D7F80431 		ldr	r3, [r7, #260]
 1659 051c 002B     		cmp	r3, #0
 1660 051e 03D0     		beq	.L75
 441:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 442:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1661              		.loc 1 442 15
 1662 0520 0023     		movs	r3, #0
 1663 0522 87F81731 		strb	r3, [r7, #279]
 1664 0526 2BE0     		b	.L76
 1665              	.L75:
 443:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 444:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 445:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 446:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 447:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 448:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1666              		.loc 1 448 8
 1667 0528 D7F80C41 		ldr	r4, [r7, #268]
 1668              		.loc 1 448 34
 1669 052c FFF7FEFF 		bl	CRYP_DataOut
 1670 0530 0346     		mov	r3, r0
 1671              		.loc 1 448 32 discriminator 1
 1672 0532 2360     		str	r3, [r4]
 449:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1673              		.loc 1 449 17
 1674 0534 D7F80C31 		ldr	r3, [r7, #268]
 1675 0538 0433     		adds	r3, r3, #4
 1676 053a C7F80C31 		str	r3, [r7, #268]
 450:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1677              		.loc 1 450 8
 1678 053e D7F80C41 		ldr	r4, [r7, #268]
 1679              		.loc 1 450 34
 1680 0542 FFF7FEFF 		bl	CRYP_DataOut
 1681 0546 0346     		mov	r3, r0
 1682              		.loc 1 450 32 discriminator 1
 1683 0548 2360     		str	r3, [r4]
 451:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1684              		.loc 1 451 17
 1685 054a D7F80C31 		ldr	r3, [r7, #268]
 1686 054e 0433     		adds	r3, r3, #4
ARM GAS  /tmp/ccyCfjKp.s 			page 48


 1687 0550 C7F80C31 		str	r3, [r7, #268]
 452:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1688              		.loc 1 452 8
 1689 0554 D7F80C41 		ldr	r4, [r7, #268]
 1690              		.loc 1 452 34
 1691 0558 FFF7FEFF 		bl	CRYP_DataOut
 1692 055c 0346     		mov	r3, r0
 1693              		.loc 1 452 32 discriminator 1
 1694 055e 2360     		str	r3, [r4]
 453:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1695              		.loc 1 453 17
 1696 0560 D7F80C31 		ldr	r3, [r7, #268]
 1697 0564 0433     		adds	r3, r3, #4
 1698 0566 C7F80C31 		str	r3, [r7, #268]
 454:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1699              		.loc 1 454 8
 1700 056a D7F80C41 		ldr	r4, [r7, #268]
 1701              		.loc 1 454 34
 1702 056e FFF7FEFF 		bl	CRYP_DataOut
 1703 0572 0346     		mov	r3, r0
 1704              		.loc 1 454 32 discriminator 1
 1705 0574 2360     		str	r3, [r4]
 455:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1706              		.loc 1 455 17
 1707 0576 D7F80C31 		ldr	r3, [r7, #268]
 1708 057a 0433     		adds	r3, r3, #4
 1709 057c C7F80C31 		str	r3, [r7, #268]
 1710              	.L76:
 420:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1711              		.loc 1 420 49 discriminator 2
 1712 0580 D7F80831 		ldr	r3, [r7, #264]
 1713 0584 1033     		adds	r3, r3, #16
 1714 0586 C7F80831 		str	r3, [r7, #264]
 1715              	.L72:
 420:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1716              		.loc 1 420 25 discriminator 1
 1717 058a D7F80821 		ldr	r2, [r7, #264]
 1718 058e D7F82C31 		ldr	r3, [r7, #300]
 1719 0592 9A42     		cmp	r2, r3
 1720 0594 04D2     		bcs	.L77
 420:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1721              		.loc 1 420 25 is_stmt 0 discriminator 3
 1722 0596 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1723 059a 002B     		cmp	r3, #0
 1724 059c 7FF46DAF 		bne	.L78
 1725              	.L77:
 456:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 457:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 458:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 459:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 460:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 1726              		.loc 1 460 3 is_stmt 1
 1727 05a0 0020     		movs	r0, #0
 1728 05a2 FFF7FEFF 		bl	CRYP_Cmd
 461:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 462:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status;
 1729              		.loc 1 462 10
ARM GAS  /tmp/ccyCfjKp.s 			page 49


 1730 05a6 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 463:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 1731              		.loc 1 463 1
 1732 05aa 1846     		mov	r0, r3
 1733 05ac 07F58E77 		add	r7, r7, #284
 1734              	.LCFI8:
 1735              		.cfi_def_cfa_offset 12
 1736 05b0 BD46     		mov	sp, r7
 1737              	.LCFI9:
 1738              		.cfi_def_cfa_register 13
 1739              		@ sp needed
 1740 05b2 90BD     		pop	{r4, r7, pc}
 1741              		.cfi_endproc
 1742              	.LFE111:
 1744              		.section	.text.CRYP_AES_CTR,"ax",%progbits
 1745              		.align	1
 1746              		.global	CRYP_AES_CTR
 1747              		.syntax unified
 1748              		.thumb
 1749              		.thumb_func
 1751              	CRYP_AES_CTR:
 1752              	.LFB112:
 464:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 465:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
 466:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CTR Mode
 467:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 468:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *           This parameter can be one of the following values:
 469:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 470:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 471:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 472:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 473:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 474:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 475:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 476:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 477:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 478:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 479:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 480:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 481:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
 482:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 483:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 484:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
 1753              		.loc 1 484 1
 1754              		.cfi_startproc
 1755              		@ args = 12, pretend = 0, frame = 280
 1756              		@ frame_needed = 1, uses_anonymous_args = 0
 1757 0000 90B5     		push	{r4, r7, lr}
 1758              	.LCFI10:
 1759              		.cfi_def_cfa_offset 12
 1760              		.cfi_offset 4, -12
 1761              		.cfi_offset 7, -8
 1762              		.cfi_offset 14, -4
 1763 0002 C7B0     		sub	sp, sp, #284
 1764              	.LCFI11:
 1765              		.cfi_def_cfa_offset 296
 1766 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccyCfjKp.s 			page 50


 1767              	.LCFI12:
 1768              		.cfi_def_cfa_register 7
 1769 0006 0446     		mov	r4, r0
 1770 0008 07F58C70 		add	r0, r7, #280
 1771 000c A0F58870 		sub	r0, r0, #272
 1772 0010 0160     		str	r1, [r0]
 1773 0012 07F58C71 		add	r1, r7, #280
 1774 0016 A1F58A71 		sub	r1, r1, #276
 1775 001a 0A60     		str	r2, [r1]
 1776 001c 1946     		mov	r1, r3
 1777 001e 07F58C73 		add	r3, r7, #280
 1778 0022 A3F20913 		subw	r3, r3, #265
 1779 0026 2246     		mov	r2, r4
 1780 0028 1A70     		strb	r2, [r3]
 1781 002a 07F58C73 		add	r3, r7, #280
 1782 002e A3F58673 		sub	r3, r3, #268
 1783 0032 0A46     		mov	r2, r1	@ movhi
 1784 0034 1A80     		strh	r2, [r3]	@ movhi
 485:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 486:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 487:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 488:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 1785              		.loc 1 488 17
 1786 0036 07F58C73 		add	r3, r7, #280
 1787 003a A3F58473 		sub	r3, r3, #264
 1788 003e 0022     		movs	r2, #0
 1789 0040 1A60     		str	r2, [r3]
 489:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1790              		.loc 1 489 12
 1791 0042 0023     		movs	r3, #0
 1792 0044 C7F80431 		str	r3, [r7, #260]
 490:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 1793              		.loc 1 490 15
 1794 0048 0123     		movs	r3, #1
 1795 004a 87F81731 		strb	r3, [r7, #279]
 491:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1796              		.loc 1 491 12
 1797 004e 07F58C73 		add	r3, r7, #280
 1798 0052 A3F58A73 		sub	r3, r3, #276
 1799 0056 1B68     		ldr	r3, [r3]
 1800 0058 C7F80031 		str	r3, [r7, #256]
 492:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 1801              		.loc 1 492 12
 1802 005c D7F82831 		ldr	r3, [r7, #296]
 1803 0060 C7F81031 		str	r3, [r7, #272]
 493:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 1804              		.loc 1 493 12
 1805 0064 D7F83031 		ldr	r3, [r7, #304]
 1806 0068 C7F80C31 		str	r3, [r7, #268]
 494:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 1807              		.loc 1 494 12
 1808 006c 07F58C73 		add	r3, r7, #280
 1809 0070 A3F58873 		sub	r3, r3, #272
 1810 0074 1B68     		ldr	r3, [r3]
 1811 0076 C7F8FC30 		str	r3, [r7, #252]
 495:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 1812              		.loc 1 495 12
ARM GAS  /tmp/ccyCfjKp.s 			page 51


 1813 007a 0023     		movs	r3, #0
 1814 007c C7F80831 		str	r3, [r7, #264]
 496:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 497:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 498:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1815              		.loc 1 498 3
 1816 0080 07F12403 		add	r3, r7, #36
 1817 0084 1846     		mov	r0, r3
 1818 0086 FFF7FEFF 		bl	CRYP_KeyStructInit
 499:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 500:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1819              		.loc 1 500 3
 1820 008a 07F58C73 		add	r3, r7, #280
 1821 008e A3F58673 		sub	r3, r3, #268
 1822 0092 1B88     		ldrh	r3, [r3]
 1823 0094 B3F5807F 		cmp	r3, #256
 1824 0098 00F0BC80 		beq	.L82
 1825 009c B3F5807F 		cmp	r3, #256
 1826 00a0 00F33E81 		bgt	.L119
 1827 00a4 802B     		cmp	r3, #128
 1828 00a6 02D0     		beq	.L84
 1829 00a8 C02B     		cmp	r3, #192
 1830 00aa 47D0     		beq	.L85
 501:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 502:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 503:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 505:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 506:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 507:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 508:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 509:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 510:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 511:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 512:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 513:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 514:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 515:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 516:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 517:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 518:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 519:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 520:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 521:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 522:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 523:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 524:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 525:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 526:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 527:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 528:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 529:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 530:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 531:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 532:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 533:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 534:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/ccyCfjKp.s 			page 52


 535:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 536:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 537:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 538:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 539:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 540:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 541:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 542:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 543:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 544:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 545:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1831              		.loc 1 545 5
 1832 00ac 38E1     		b	.L119
 1833              	.L84:
 503:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1834              		.loc 1 503 41
 1835 00ae 0023     		movs	r3, #0
 1836 00b0 A7F84A30 		strh	r3, [r7, #74]	@ movhi
 504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1837              		.loc 1 504 54
 1838 00b4 D7F80031 		ldr	r3, [r7, #256]
 504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1839              		.loc 1 504 47
 1840 00b8 1B68     		ldr	r3, [r3]
 1841 00ba C7F8E030 		str	r3, [r7, #224]
 1842              	.LBB206:
 1843              	.LBB207:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1844              		.loc 2 352 3
 1845 00be D7F8E030 		ldr	r3, [r7, #224]
 1846              		.syntax unified
 1847              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1848 00c2 1BBA     		rev r3, r3
 1849              	@ 0 "" 2
 1850              		.thumb
 1851              		.syntax unified
 1852 00c4 C7F8DC30 		str	r3, [r7, #220]
 1853              		.loc 2 353 9
 1854 00c8 D7F8DC30 		ldr	r3, [r7, #220]
 1855              	.LBE207:
 1856              	.LBE206:
 504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1857              		.loc 1 504 45 discriminator 1
 1858 00cc 7B63     		str	r3, [r7, #52]
 505:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1859              		.loc 1 505 12
 1860 00ce D7F80031 		ldr	r3, [r7, #256]
 1861 00d2 0433     		adds	r3, r3, #4
 1862 00d4 C7F80031 		str	r3, [r7, #256]
 506:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1863              		.loc 1 506 54
 1864 00d8 D7F80031 		ldr	r3, [r7, #256]
 506:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1865              		.loc 1 506 47
 1866 00dc 1B68     		ldr	r3, [r3]
 1867 00de C7F8E830 		str	r3, [r7, #232]
 1868              	.LBB208:
ARM GAS  /tmp/ccyCfjKp.s 			page 53


 1869              	.LBB209:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1870              		.loc 2 352 3
 1871 00e2 D7F8E830 		ldr	r3, [r7, #232]
 1872              		.syntax unified
 1873              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1874 00e6 1BBA     		rev r3, r3
 1875              	@ 0 "" 2
 1876              		.thumb
 1877              		.syntax unified
 1878 00e8 C7F8E430 		str	r3, [r7, #228]
 1879              		.loc 2 353 9
 1880 00ec D7F8E430 		ldr	r3, [r7, #228]
 1881              	.LBE209:
 1882              	.LBE208:
 506:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1883              		.loc 1 506 45 discriminator 1
 1884 00f0 BB63     		str	r3, [r7, #56]
 507:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1885              		.loc 1 507 12
 1886 00f2 D7F80031 		ldr	r3, [r7, #256]
 1887 00f6 0433     		adds	r3, r3, #4
 1888 00f8 C7F80031 		str	r3, [r7, #256]
 508:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1889              		.loc 1 508 54
 1890 00fc D7F80031 		ldr	r3, [r7, #256]
 508:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1891              		.loc 1 508 47
 1892 0100 1B68     		ldr	r3, [r3]
 1893 0102 C7F8F030 		str	r3, [r7, #240]
 1894              	.LBB210:
 1895              	.LBB211:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1896              		.loc 2 352 3
 1897 0106 D7F8F030 		ldr	r3, [r7, #240]
 1898              		.syntax unified
 1899              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1900 010a 1BBA     		rev r3, r3
 1901              	@ 0 "" 2
 1902              		.thumb
 1903              		.syntax unified
 1904 010c C7F8EC30 		str	r3, [r7, #236]
 1905              		.loc 2 353 9
 1906 0110 D7F8EC30 		ldr	r3, [r7, #236]
 1907              	.LBE211:
 1908              	.LBE210:
 508:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1909              		.loc 1 508 45 discriminator 1
 1910 0114 FB63     		str	r3, [r7, #60]
 509:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1911              		.loc 1 509 12
 1912 0116 D7F80031 		ldr	r3, [r7, #256]
 1913 011a 0433     		adds	r3, r3, #4
 1914 011c C7F80031 		str	r3, [r7, #256]
 510:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1915              		.loc 1 510 54
 1916 0120 D7F80031 		ldr	r3, [r7, #256]
ARM GAS  /tmp/ccyCfjKp.s 			page 54


 510:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1917              		.loc 1 510 47
 1918 0124 1B68     		ldr	r3, [r3]
 1919 0126 C7F8F830 		str	r3, [r7, #248]
 1920              	.LBB212:
 1921              	.LBB213:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1922              		.loc 2 352 3
 1923 012a D7F8F830 		ldr	r3, [r7, #248]
 1924              		.syntax unified
 1925              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1926 012e 1BBA     		rev r3, r3
 1927              	@ 0 "" 2
 1928              		.thumb
 1929              		.syntax unified
 1930 0130 C7F8F430 		str	r3, [r7, #244]
 1931              		.loc 2 353 9
 1932 0134 D7F8F430 		ldr	r3, [r7, #244]
 1933              	.LBE213:
 1934              	.LBE212:
 510:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1935              		.loc 1 510 45 discriminator 1
 1936 0138 3B64     		str	r3, [r7, #64]
 511:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 1937              		.loc 1 511 5
 1938 013a F2E0     		b	.L90
 1939              	.L85:
 513:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1940              		.loc 1 513 42
 1941 013c 4FF48073 		mov	r3, #256
 1942 0140 A7F84A30 		strh	r3, [r7, #74]	@ movhi
 514:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1943              		.loc 1 514 54
 1944 0144 D7F80031 		ldr	r3, [r7, #256]
 514:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1945              		.loc 1 514 47
 1946 0148 1B68     		ldr	r3, [r3]
 1947 014a C7F8B030 		str	r3, [r7, #176]
 1948              	.LBB214:
 1949              	.LBB215:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1950              		.loc 2 352 3
 1951 014e D7F8B030 		ldr	r3, [r7, #176]
 1952              		.syntax unified
 1953              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1954 0152 1BBA     		rev r3, r3
 1955              	@ 0 "" 2
 1956              		.thumb
 1957              		.syntax unified
 1958 0154 C7F8AC30 		str	r3, [r7, #172]
 1959              		.loc 2 353 9
 1960 0158 D7F8AC30 		ldr	r3, [r7, #172]
 1961              	.LBE215:
 1962              	.LBE214:
 514:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1963              		.loc 1 514 45 discriminator 1
 1964 015c FB62     		str	r3, [r7, #44]
ARM GAS  /tmp/ccyCfjKp.s 			page 55


 515:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1965              		.loc 1 515 12
 1966 015e D7F80031 		ldr	r3, [r7, #256]
 1967 0162 0433     		adds	r3, r3, #4
 1968 0164 C7F80031 		str	r3, [r7, #256]
 516:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1969              		.loc 1 516 54
 1970 0168 D7F80031 		ldr	r3, [r7, #256]
 516:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1971              		.loc 1 516 47
 1972 016c 1B68     		ldr	r3, [r3]
 1973 016e C7F8B830 		str	r3, [r7, #184]
 1974              	.LBB216:
 1975              	.LBB217:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 1976              		.loc 2 352 3
 1977 0172 D7F8B830 		ldr	r3, [r7, #184]
 1978              		.syntax unified
 1979              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 1980 0176 1BBA     		rev r3, r3
 1981              	@ 0 "" 2
 1982              		.thumb
 1983              		.syntax unified
 1984 0178 C7F8B430 		str	r3, [r7, #180]
 1985              		.loc 2 353 9
 1986 017c D7F8B430 		ldr	r3, [r7, #180]
 1987              	.LBE217:
 1988              	.LBE216:
 516:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1989              		.loc 1 516 45 discriminator 1
 1990 0180 3B63     		str	r3, [r7, #48]
 517:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1991              		.loc 1 517 12
 1992 0182 D7F80031 		ldr	r3, [r7, #256]
 1993 0186 0433     		adds	r3, r3, #4
 1994 0188 C7F80031 		str	r3, [r7, #256]
 518:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1995              		.loc 1 518 54
 1996 018c D7F80031 		ldr	r3, [r7, #256]
 518:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1997              		.loc 1 518 47
 1998 0190 1B68     		ldr	r3, [r3]
 1999 0192 C7F8C030 		str	r3, [r7, #192]
 2000              	.LBB218:
 2001              	.LBB219:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2002              		.loc 2 352 3
 2003 0196 D7F8C030 		ldr	r3, [r7, #192]
 2004              		.syntax unified
 2005              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2006 019a 1BBA     		rev r3, r3
 2007              	@ 0 "" 2
 2008              		.thumb
 2009              		.syntax unified
 2010 019c C7F8BC30 		str	r3, [r7, #188]
 2011              		.loc 2 353 9
 2012 01a0 D7F8BC30 		ldr	r3, [r7, #188]
ARM GAS  /tmp/ccyCfjKp.s 			page 56


 2013              	.LBE219:
 2014              	.LBE218:
 518:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2015              		.loc 1 518 45 discriminator 1
 2016 01a4 7B63     		str	r3, [r7, #52]
 519:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2017              		.loc 1 519 12
 2018 01a6 D7F80031 		ldr	r3, [r7, #256]
 2019 01aa 0433     		adds	r3, r3, #4
 2020 01ac C7F80031 		str	r3, [r7, #256]
 520:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2021              		.loc 1 520 54
 2022 01b0 D7F80031 		ldr	r3, [r7, #256]
 520:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2023              		.loc 1 520 47
 2024 01b4 1B68     		ldr	r3, [r3]
 2025 01b6 C7F8C830 		str	r3, [r7, #200]
 2026              	.LBB220:
 2027              	.LBB221:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2028              		.loc 2 352 3
 2029 01ba D7F8C830 		ldr	r3, [r7, #200]
 2030              		.syntax unified
 2031              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2032 01be 1BBA     		rev r3, r3
 2033              	@ 0 "" 2
 2034              		.thumb
 2035              		.syntax unified
 2036 01c0 C7F8C430 		str	r3, [r7, #196]
 2037              		.loc 2 353 9
 2038 01c4 D7F8C430 		ldr	r3, [r7, #196]
 2039              	.LBE221:
 2040              	.LBE220:
 520:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2041              		.loc 1 520 45 discriminator 1
 2042 01c8 BB63     		str	r3, [r7, #56]
 521:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2043              		.loc 1 521 12
 2044 01ca D7F80031 		ldr	r3, [r7, #256]
 2045 01ce 0433     		adds	r3, r3, #4
 2046 01d0 C7F80031 		str	r3, [r7, #256]
 522:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2047              		.loc 1 522 54
 2048 01d4 D7F80031 		ldr	r3, [r7, #256]
 522:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2049              		.loc 1 522 47
 2050 01d8 1B68     		ldr	r3, [r3]
 2051 01da C7F8D030 		str	r3, [r7, #208]
 2052              	.LBB222:
 2053              	.LBB223:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2054              		.loc 2 352 3
 2055 01de D7F8D030 		ldr	r3, [r7, #208]
 2056              		.syntax unified
 2057              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2058 01e2 1BBA     		rev r3, r3
 2059              	@ 0 "" 2
ARM GAS  /tmp/ccyCfjKp.s 			page 57


 2060              		.thumb
 2061              		.syntax unified
 2062 01e4 C7F8CC30 		str	r3, [r7, #204]
 2063              		.loc 2 353 9
 2064 01e8 D7F8CC30 		ldr	r3, [r7, #204]
 2065              	.LBE223:
 2066              	.LBE222:
 522:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2067              		.loc 1 522 45 discriminator 1
 2068 01ec FB63     		str	r3, [r7, #60]
 523:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2069              		.loc 1 523 12
 2070 01ee D7F80031 		ldr	r3, [r7, #256]
 2071 01f2 0433     		adds	r3, r3, #4
 2072 01f4 C7F80031 		str	r3, [r7, #256]
 524:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 2073              		.loc 1 524 54
 2074 01f8 D7F80031 		ldr	r3, [r7, #256]
 524:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 2075              		.loc 1 524 47
 2076 01fc 1B68     		ldr	r3, [r3]
 2077 01fe C7F8D830 		str	r3, [r7, #216]
 2078              	.LBB224:
 2079              	.LBB225:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2080              		.loc 2 352 3
 2081 0202 D7F8D830 		ldr	r3, [r7, #216]
 2082              		.syntax unified
 2083              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2084 0206 1BBA     		rev r3, r3
 2085              	@ 0 "" 2
 2086              		.thumb
 2087              		.syntax unified
 2088 0208 C7F8D430 		str	r3, [r7, #212]
 2089              		.loc 2 353 9
 2090 020c D7F8D430 		ldr	r3, [r7, #212]
 2091              	.LBE225:
 2092              	.LBE224:
 524:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 2093              		.loc 1 524 45 discriminator 1
 2094 0210 3B64     		str	r3, [r7, #64]
 525:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 2095              		.loc 1 525 5
 2096 0212 86E0     		b	.L90
 2097              	.L82:
 527:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2098              		.loc 1 527 42
 2099 0214 4FF40073 		mov	r3, #512
 2100 0218 A7F84A30 		strh	r3, [r7, #74]	@ movhi
 528:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2101              		.loc 1 528 54
 2102 021c D7F80031 		ldr	r3, [r7, #256]
 528:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2103              		.loc 1 528 47
 2104 0220 1B68     		ldr	r3, [r3]
 2105 0222 3B67     		str	r3, [r7, #112]
 2106              	.LBB226:
ARM GAS  /tmp/ccyCfjKp.s 			page 58


 2107              	.LBB227:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2108              		.loc 2 352 3
 2109 0224 3B6F     		ldr	r3, [r7, #112]
 2110              		.syntax unified
 2111              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2112 0226 1BBA     		rev r3, r3
 2113              	@ 0 "" 2
 2114              		.thumb
 2115              		.syntax unified
 2116 0228 FB66     		str	r3, [r7, #108]
 2117              		.loc 2 353 9
 2118 022a FB6E     		ldr	r3, [r7, #108]
 2119              	.LBE227:
 2120              	.LBE226:
 528:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2121              		.loc 1 528 45 discriminator 1
 2122 022c 7B62     		str	r3, [r7, #36]
 529:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 2123              		.loc 1 529 12
 2124 022e D7F80031 		ldr	r3, [r7, #256]
 2125 0232 0433     		adds	r3, r3, #4
 2126 0234 C7F80031 		str	r3, [r7, #256]
 530:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2127              		.loc 1 530 54
 2128 0238 D7F80031 		ldr	r3, [r7, #256]
 530:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2129              		.loc 1 530 47
 2130 023c 1B68     		ldr	r3, [r3]
 2131 023e BB67     		str	r3, [r7, #120]
 2132              	.LBB228:
 2133              	.LBB229:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2134              		.loc 2 352 3
 2135 0240 BB6F     		ldr	r3, [r7, #120]
 2136              		.syntax unified
 2137              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2138 0242 1BBA     		rev r3, r3
 2139              	@ 0 "" 2
 2140              		.thumb
 2141              		.syntax unified
 2142 0244 7B67     		str	r3, [r7, #116]
 2143              		.loc 2 353 9
 2144 0246 7B6F     		ldr	r3, [r7, #116]
 2145              	.LBE229:
 2146              	.LBE228:
 530:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2147              		.loc 1 530 45 discriminator 1
 2148 0248 BB62     		str	r3, [r7, #40]
 531:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2149              		.loc 1 531 12
 2150 024a D7F80031 		ldr	r3, [r7, #256]
 2151 024e 0433     		adds	r3, r3, #4
 2152 0250 C7F80031 		str	r3, [r7, #256]
 532:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2153              		.loc 1 532 54
 2154 0254 D7F80031 		ldr	r3, [r7, #256]
ARM GAS  /tmp/ccyCfjKp.s 			page 59


 532:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2155              		.loc 1 532 47
 2156 0258 1B68     		ldr	r3, [r3]
 2157 025a C7F88030 		str	r3, [r7, #128]
 2158              	.LBB230:
 2159              	.LBB231:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2160              		.loc 2 352 3
 2161 025e D7F88030 		ldr	r3, [r7, #128]
 2162              		.syntax unified
 2163              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2164 0262 1BBA     		rev r3, r3
 2165              	@ 0 "" 2
 2166              		.thumb
 2167              		.syntax unified
 2168 0264 FB67     		str	r3, [r7, #124]
 2169              		.loc 2 353 9
 2170 0266 FB6F     		ldr	r3, [r7, #124]
 2171              	.LBE231:
 2172              	.LBE230:
 532:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2173              		.loc 1 532 45 discriminator 1
 2174 0268 FB62     		str	r3, [r7, #44]
 533:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2175              		.loc 1 533 12
 2176 026a D7F80031 		ldr	r3, [r7, #256]
 2177 026e 0433     		adds	r3, r3, #4
 2178 0270 C7F80031 		str	r3, [r7, #256]
 534:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2179              		.loc 1 534 54
 2180 0274 D7F80031 		ldr	r3, [r7, #256]
 534:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2181              		.loc 1 534 47
 2182 0278 1B68     		ldr	r3, [r3]
 2183 027a C7F88830 		str	r3, [r7, #136]
 2184              	.LBB232:
 2185              	.LBB233:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2186              		.loc 2 352 3
 2187 027e D7F88830 		ldr	r3, [r7, #136]
 2188              		.syntax unified
 2189              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2190 0282 1BBA     		rev r3, r3
 2191              	@ 0 "" 2
 2192              		.thumb
 2193              		.syntax unified
 2194 0284 C7F88430 		str	r3, [r7, #132]
 2195              		.loc 2 353 9
 2196 0288 D7F88430 		ldr	r3, [r7, #132]
 2197              	.LBE233:
 2198              	.LBE232:
 534:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2199              		.loc 1 534 45 discriminator 1
 2200 028c 3B63     		str	r3, [r7, #48]
 535:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2201              		.loc 1 535 12
 2202 028e D7F80031 		ldr	r3, [r7, #256]
ARM GAS  /tmp/ccyCfjKp.s 			page 60


 2203 0292 0433     		adds	r3, r3, #4
 2204 0294 C7F80031 		str	r3, [r7, #256]
 536:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2205              		.loc 1 536 54
 2206 0298 D7F80031 		ldr	r3, [r7, #256]
 536:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2207              		.loc 1 536 47
 2208 029c 1B68     		ldr	r3, [r3]
 2209 029e C7F89030 		str	r3, [r7, #144]
 2210              	.LBB234:
 2211              	.LBB235:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2212              		.loc 2 352 3
 2213 02a2 D7F89030 		ldr	r3, [r7, #144]
 2214              		.syntax unified
 2215              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2216 02a6 1BBA     		rev r3, r3
 2217              	@ 0 "" 2
 2218              		.thumb
 2219              		.syntax unified
 2220 02a8 C7F88C30 		str	r3, [r7, #140]
 2221              		.loc 2 353 9
 2222 02ac D7F88C30 		ldr	r3, [r7, #140]
 2223              	.LBE235:
 2224              	.LBE234:
 536:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2225              		.loc 1 536 45 discriminator 1
 2226 02b0 7B63     		str	r3, [r7, #52]
 537:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2227              		.loc 1 537 12
 2228 02b2 D7F80031 		ldr	r3, [r7, #256]
 2229 02b6 0433     		adds	r3, r3, #4
 2230 02b8 C7F80031 		str	r3, [r7, #256]
 538:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2231              		.loc 1 538 54
 2232 02bc D7F80031 		ldr	r3, [r7, #256]
 538:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2233              		.loc 1 538 47
 2234 02c0 1B68     		ldr	r3, [r3]
 2235 02c2 C7F89830 		str	r3, [r7, #152]
 2236              	.LBB236:
 2237              	.LBB237:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2238              		.loc 2 352 3
 2239 02c6 D7F89830 		ldr	r3, [r7, #152]
 2240              		.syntax unified
 2241              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2242 02ca 1BBA     		rev r3, r3
 2243              	@ 0 "" 2
 2244              		.thumb
 2245              		.syntax unified
 2246 02cc C7F89430 		str	r3, [r7, #148]
 2247              		.loc 2 353 9
 2248 02d0 D7F89430 		ldr	r3, [r7, #148]
 2249              	.LBE237:
 2250              	.LBE236:
 538:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccyCfjKp.s 			page 61


 2251              		.loc 1 538 45 discriminator 1
 2252 02d4 BB63     		str	r3, [r7, #56]
 539:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2253              		.loc 1 539 12
 2254 02d6 D7F80031 		ldr	r3, [r7, #256]
 2255 02da 0433     		adds	r3, r3, #4
 2256 02dc C7F80031 		str	r3, [r7, #256]
 540:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2257              		.loc 1 540 54
 2258 02e0 D7F80031 		ldr	r3, [r7, #256]
 540:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2259              		.loc 1 540 47
 2260 02e4 1B68     		ldr	r3, [r3]
 2261 02e6 C7F8A030 		str	r3, [r7, #160]
 2262              	.LBB238:
 2263              	.LBB239:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2264              		.loc 2 352 3
 2265 02ea D7F8A030 		ldr	r3, [r7, #160]
 2266              		.syntax unified
 2267              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2268 02ee 1BBA     		rev r3, r3
 2269              	@ 0 "" 2
 2270              		.thumb
 2271              		.syntax unified
 2272 02f0 C7F89C30 		str	r3, [r7, #156]
 2273              		.loc 2 353 9
 2274 02f4 D7F89C30 		ldr	r3, [r7, #156]
 2275              	.LBE239:
 2276              	.LBE238:
 540:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2277              		.loc 1 540 45 discriminator 1
 2278 02f8 FB63     		str	r3, [r7, #60]
 541:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2279              		.loc 1 541 12
 2280 02fa D7F80031 		ldr	r3, [r7, #256]
 2281 02fe 0433     		adds	r3, r3, #4
 2282 0300 C7F80031 		str	r3, [r7, #256]
 542:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 2283              		.loc 1 542 54
 2284 0304 D7F80031 		ldr	r3, [r7, #256]
 542:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 2285              		.loc 1 542 47
 2286 0308 1B68     		ldr	r3, [r3]
 2287 030a C7F8A830 		str	r3, [r7, #168]
 2288              	.LBB240:
 2289              	.LBB241:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2290              		.loc 2 352 3
 2291 030e D7F8A830 		ldr	r3, [r7, #168]
 2292              		.syntax unified
 2293              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2294 0312 1BBA     		rev r3, r3
 2295              	@ 0 "" 2
 2296              		.thumb
 2297              		.syntax unified
 2298 0314 C7F8A430 		str	r3, [r7, #164]
ARM GAS  /tmp/ccyCfjKp.s 			page 62


 2299              		.loc 2 353 9
 2300 0318 D7F8A430 		ldr	r3, [r7, #164]
 2301              	.LBE241:
 2302              	.LBE240:
 542:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 2303              		.loc 1 542 45 discriminator 1
 2304 031c 3B64     		str	r3, [r7, #64]
 543:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 2305              		.loc 1 543 5
 2306 031e 00E0     		b	.L90
 2307              	.L119:
 2308              		.loc 1 545 5
 2309 0320 00BF     		nop
 2310              	.L90:
 546:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 547:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 548:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 2311              		.loc 1 548 50
 2312 0322 D7F8FC30 		ldr	r3, [r7, #252]
 2313              		.loc 1 548 43
 2314 0326 1B68     		ldr	r3, [r3]
 2315 0328 3B65     		str	r3, [r7, #80]
 2316              	.LBB242:
 2317              	.LBB243:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2318              		.loc 2 352 3
 2319 032a 3B6D     		ldr	r3, [r7, #80]
 2320              		.syntax unified
 2321              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2322 032c 1BBA     		rev r3, r3
 2323              	@ 0 "" 2
 2324              		.thumb
 2325              		.syntax unified
 2326 032e FB64     		str	r3, [r7, #76]
 2327              		.loc 2 353 9
 2328 0330 FA6C     		ldr	r2, [r7, #76]
 2329              	.LBE243:
 2330              	.LBE242:
 2331              		.loc 1 548 41 discriminator 1
 2332 0332 07F58C73 		add	r3, r7, #280
 2333 0336 A3F58273 		sub	r3, r3, #260
 2334 033a 1A60     		str	r2, [r3]
 549:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2335              		.loc 1 549 9
 2336 033c D7F8FC30 		ldr	r3, [r7, #252]
 2337 0340 0433     		adds	r3, r3, #4
 2338 0342 C7F8FC30 		str	r3, [r7, #252]
 550:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 2339              		.loc 1 550 50
 2340 0346 D7F8FC30 		ldr	r3, [r7, #252]
 2341              		.loc 1 550 43
 2342 034a 1B68     		ldr	r3, [r3]
 2343 034c BB65     		str	r3, [r7, #88]
 2344              	.LBB244:
 2345              	.LBB245:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2346              		.loc 2 352 3
ARM GAS  /tmp/ccyCfjKp.s 			page 63


 2347 034e BB6D     		ldr	r3, [r7, #88]
 2348              		.syntax unified
 2349              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2350 0350 1BBA     		rev r3, r3
 2351              	@ 0 "" 2
 2352              		.thumb
 2353              		.syntax unified
 2354 0352 7B65     		str	r3, [r7, #84]
 2355              		.loc 2 353 9
 2356 0354 7A6D     		ldr	r2, [r7, #84]
 2357              	.LBE245:
 2358              	.LBE244:
 2359              		.loc 1 550 41 discriminator 1
 2360 0356 07F58C73 		add	r3, r7, #280
 2361 035a A3F58273 		sub	r3, r3, #260
 2362 035e 5A60     		str	r2, [r3, #4]
 551:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2363              		.loc 1 551 9
 2364 0360 D7F8FC30 		ldr	r3, [r7, #252]
 2365 0364 0433     		adds	r3, r3, #4
 2366 0366 C7F8FC30 		str	r3, [r7, #252]
 552:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 2367              		.loc 1 552 50
 2368 036a D7F8FC30 		ldr	r3, [r7, #252]
 2369              		.loc 1 552 43
 2370 036e 1B68     		ldr	r3, [r3]
 2371 0370 3B66     		str	r3, [r7, #96]
 2372              	.LBB246:
 2373              	.LBB247:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2374              		.loc 2 352 3
 2375 0372 3B6E     		ldr	r3, [r7, #96]
 2376              		.syntax unified
 2377              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2378 0374 1BBA     		rev r3, r3
 2379              	@ 0 "" 2
 2380              		.thumb
 2381              		.syntax unified
 2382 0376 FB65     		str	r3, [r7, #92]
 2383              		.loc 2 353 9
 2384 0378 FA6D     		ldr	r2, [r7, #92]
 2385              	.LBE247:
 2386              	.LBE246:
 2387              		.loc 1 552 41 discriminator 1
 2388 037a 07F58C73 		add	r3, r7, #280
 2389 037e A3F58273 		sub	r3, r3, #260
 2390 0382 9A60     		str	r2, [r3, #8]
 553:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2391              		.loc 1 553 9
 2392 0384 D7F8FC30 		ldr	r3, [r7, #252]
 2393 0388 0433     		adds	r3, r3, #4
 2394 038a C7F8FC30 		str	r3, [r7, #252]
 554:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 2395              		.loc 1 554 50
 2396 038e D7F8FC30 		ldr	r3, [r7, #252]
 2397              		.loc 1 554 43
 2398 0392 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccyCfjKp.s 			page 64


 2399 0394 BB66     		str	r3, [r7, #104]
 2400              	.LBB248:
 2401              	.LBB249:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 2402              		.loc 2 352 3
 2403 0396 BB6E     		ldr	r3, [r7, #104]
 2404              		.syntax unified
 2405              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 2406 0398 1BBA     		rev r3, r3
 2407              	@ 0 "" 2
 2408              		.thumb
 2409              		.syntax unified
 2410 039a 7B66     		str	r3, [r7, #100]
 2411              		.loc 2 353 9
 2412 039c 7A6E     		ldr	r2, [r7, #100]
 2413              	.LBE249:
 2414              	.LBE248:
 2415              		.loc 1 554 41 discriminator 1
 2416 039e 07F58C73 		add	r3, r7, #280
 2417 03a2 A3F58273 		sub	r3, r3, #260
 2418 03a6 DA60     		str	r2, [r3, #12]
 555:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 556:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Key Initialisation */
 557:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 2419              		.loc 1 557 3
 2420 03a8 07F12403 		add	r3, r7, #36
 2421 03ac 1846     		mov	r0, r3
 2422 03ae FFF7FEFF 		bl	CRYP_KeyInit
 558:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 559:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 560:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 2423              		.loc 1 560 5
 2424 03b2 07F58C73 		add	r3, r7, #280
 2425 03b6 A3F20913 		subw	r3, r3, #265
 2426 03ba 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2427 03bc 002B     		cmp	r3, #0
 2428 03be 03D1     		bne	.L109
 561:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 562:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for decryption process */
 563:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 2429              		.loc 1 563 41
 2430 03c0 0423     		movs	r3, #4
 2431 03c2 A7F84430 		strh	r3, [r7, #68]	@ movhi
 2432 03c6 02E0     		b	.L110
 2433              	.L109:
 564:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 565:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 566:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 567:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 568:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 569:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 2434              		.loc 1 569 41
 2435 03c8 0023     		movs	r3, #0
 2436 03ca A7F84430 		strh	r3, [r7, #68]	@ movhi
 2437              	.L110:
 570:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 571:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
ARM GAS  /tmp/ccyCfjKp.s 			page 65


 2438              		.loc 1 571 40
 2439 03ce 3023     		movs	r3, #48
 2440 03d0 A7F84630 		strh	r3, [r7, #70]	@ movhi
 572:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2441              		.loc 1 572 40
 2442 03d4 8023     		movs	r3, #128
 2443 03d6 A7F84830 		strh	r3, [r7, #72]	@ movhi
 573:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 2444              		.loc 1 573 3
 2445 03da 07F14403 		add	r3, r7, #68
 2446 03de 1846     		mov	r0, r3
 2447 03e0 FFF7FEFF 		bl	CRYP_Init
 574:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 575:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 576:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 2448              		.loc 1 576 3
 2449 03e4 07F11403 		add	r3, r7, #20
 2450 03e8 1846     		mov	r0, r3
 2451 03ea FFF7FEFF 		bl	CRYP_IVInit
 577:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 578:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 579:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 2452              		.loc 1 579 3
 2453 03ee FFF7FEFF 		bl	CRYP_FIFOFlush
 580:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 581:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 582:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 2454              		.loc 1 582 3
 2455 03f2 0120     		movs	r0, #1
 2456 03f4 FFF7FEFF 		bl	CRYP_Cmd
 583:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 584:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 2457              		.loc 1 584 8
 2458 03f8 0023     		movs	r3, #0
 2459 03fa C7F80831 		str	r3, [r7, #264]
 2460              		.loc 1 584 3
 2461 03fe 87E0     		b	.L111
 2462              	.L117:
 585:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 586:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 587:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 588:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2463              		.loc 1 588 18
 2464 0400 D7F81031 		ldr	r3, [r7, #272]
 2465              		.loc 1 588 5
 2466 0404 1B68     		ldr	r3, [r3]
 2467 0406 1846     		mov	r0, r3
 2468 0408 FFF7FEFF 		bl	CRYP_DataIn
 589:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2469              		.loc 1 589 14
 2470 040c D7F81031 		ldr	r3, [r7, #272]
 2471 0410 0433     		adds	r3, r3, #4
 2472 0412 C7F81031 		str	r3, [r7, #272]
 590:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2473              		.loc 1 590 18
 2474 0416 D7F81031 		ldr	r3, [r7, #272]
 2475              		.loc 1 590 5
ARM GAS  /tmp/ccyCfjKp.s 			page 66


 2476 041a 1B68     		ldr	r3, [r3]
 2477 041c 1846     		mov	r0, r3
 2478 041e FFF7FEFF 		bl	CRYP_DataIn
 591:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2479              		.loc 1 591 14
 2480 0422 D7F81031 		ldr	r3, [r7, #272]
 2481 0426 0433     		adds	r3, r3, #4
 2482 0428 C7F81031 		str	r3, [r7, #272]
 592:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2483              		.loc 1 592 18
 2484 042c D7F81031 		ldr	r3, [r7, #272]
 2485              		.loc 1 592 5
 2486 0430 1B68     		ldr	r3, [r3]
 2487 0432 1846     		mov	r0, r3
 2488 0434 FFF7FEFF 		bl	CRYP_DataIn
 593:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2489              		.loc 1 593 14
 2490 0438 D7F81031 		ldr	r3, [r7, #272]
 2491 043c 0433     		adds	r3, r3, #4
 2492 043e C7F81031 		str	r3, [r7, #272]
 594:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2493              		.loc 1 594 18
 2494 0442 D7F81031 		ldr	r3, [r7, #272]
 2495              		.loc 1 594 5
 2496 0446 1B68     		ldr	r3, [r3]
 2497 0448 1846     		mov	r0, r3
 2498 044a FFF7FEFF 		bl	CRYP_DataIn
 595:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2499              		.loc 1 595 14
 2500 044e D7F81031 		ldr	r3, [r7, #272]
 2501 0452 0433     		adds	r3, r3, #4
 2502 0454 C7F81031 		str	r3, [r7, #272]
 596:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 597:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 2503              		.loc 1 597 13
 2504 0458 07F58C73 		add	r3, r7, #280
 2505 045c A3F58473 		sub	r3, r3, #264
 2506 0460 0022     		movs	r2, #0
 2507 0462 1A60     		str	r2, [r3]
 2508              	.L113:
 598:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 599:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 600:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 2509              		.loc 1 600 20
 2510 0464 1020     		movs	r0, #16
 2511 0466 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2512 046a 0346     		mov	r3, r0
 2513              		.loc 1 600 18 discriminator 1
 2514 046c C7F80431 		str	r3, [r7, #260]
 601:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 2515              		.loc 1 601 14
 2516 0470 07F58C73 		add	r3, r7, #280
 2517 0474 A3F58473 		sub	r3, r3, #264
 2518 0478 1B68     		ldr	r3, [r3]
 2519 047a 5A1C     		adds	r2, r3, #1
 2520 047c 07F58C73 		add	r3, r7, #280
 2521 0480 A3F58473 		sub	r3, r3, #264
ARM GAS  /tmp/ccyCfjKp.s 			page 67


 2522 0484 1A60     		str	r2, [r3]
 602:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2523              		.loc 1 602 22 discriminator 2
 2524 0486 07F58C73 		add	r3, r7, #280
 2525 048a A3F58473 		sub	r3, r3, #264
 2526 048e 1B68     		ldr	r3, [r3]
 2527              		.loc 1 602 42 discriminator 2
 2528 0490 B3F5803F 		cmp	r3, #65536
 2529 0494 03D0     		beq	.L112
 2530              		.loc 1 602 42 is_stmt 0 discriminator 1
 2531 0496 D7F80431 		ldr	r3, [r7, #260]
 2532 049a 002B     		cmp	r3, #0
 2533 049c E2D1     		bne	.L113
 2534              	.L112:
 603:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 604:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 2535              		.loc 1 604 8 is_stmt 1
 2536 049e D7F80431 		ldr	r3, [r7, #260]
 2537 04a2 002B     		cmp	r3, #0
 2538 04a4 03D0     		beq	.L114
 605:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 606:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 2539              		.loc 1 606 15
 2540 04a6 0023     		movs	r3, #0
 2541 04a8 87F81731 		strb	r3, [r7, #279]
 2542 04ac 2BE0     		b	.L115
 2543              	.L114:
 607:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 608:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 609:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 610:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 611:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 612:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2544              		.loc 1 612 8
 2545 04ae D7F80C41 		ldr	r4, [r7, #268]
 2546              		.loc 1 612 34
 2547 04b2 FFF7FEFF 		bl	CRYP_DataOut
 2548 04b6 0346     		mov	r3, r0
 2549              		.loc 1 612 32 discriminator 1
 2550 04b8 2360     		str	r3, [r4]
 613:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2551              		.loc 1 613 17
 2552 04ba D7F80C31 		ldr	r3, [r7, #268]
 2553 04be 0433     		adds	r3, r3, #4
 2554 04c0 C7F80C31 		str	r3, [r7, #268]
 614:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2555              		.loc 1 614 8
 2556 04c4 D7F80C41 		ldr	r4, [r7, #268]
 2557              		.loc 1 614 34
 2558 04c8 FFF7FEFF 		bl	CRYP_DataOut
 2559 04cc 0346     		mov	r3, r0
 2560              		.loc 1 614 32 discriminator 1
 2561 04ce 2360     		str	r3, [r4]
 615:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2562              		.loc 1 615 17
 2563 04d0 D7F80C31 		ldr	r3, [r7, #268]
 2564 04d4 0433     		adds	r3, r3, #4
ARM GAS  /tmp/ccyCfjKp.s 			page 68


 2565 04d6 C7F80C31 		str	r3, [r7, #268]
 616:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2566              		.loc 1 616 8
 2567 04da D7F80C41 		ldr	r4, [r7, #268]
 2568              		.loc 1 616 34
 2569 04de FFF7FEFF 		bl	CRYP_DataOut
 2570 04e2 0346     		mov	r3, r0
 2571              		.loc 1 616 32 discriminator 1
 2572 04e4 2360     		str	r3, [r4]
 617:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2573              		.loc 1 617 17
 2574 04e6 D7F80C31 		ldr	r3, [r7, #268]
 2575 04ea 0433     		adds	r3, r3, #4
 2576 04ec C7F80C31 		str	r3, [r7, #268]
 618:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2577              		.loc 1 618 8
 2578 04f0 D7F80C41 		ldr	r4, [r7, #268]
 2579              		.loc 1 618 34
 2580 04f4 FFF7FEFF 		bl	CRYP_DataOut
 2581 04f8 0346     		mov	r3, r0
 2582              		.loc 1 618 32 discriminator 1
 2583 04fa 2360     		str	r3, [r4]
 619:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2584              		.loc 1 619 17
 2585 04fc D7F80C31 		ldr	r3, [r7, #268]
 2586 0500 0433     		adds	r3, r3, #4
 2587 0502 C7F80C31 		str	r3, [r7, #268]
 2588              	.L115:
 584:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 2589              		.loc 1 584 49 discriminator 2
 2590 0506 D7F80831 		ldr	r3, [r7, #264]
 2591 050a 1033     		adds	r3, r3, #16
 2592 050c C7F80831 		str	r3, [r7, #264]
 2593              	.L111:
 584:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 2594              		.loc 1 584 25 discriminator 1
 2595 0510 D7F80821 		ldr	r2, [r7, #264]
 2596 0514 D7F82C31 		ldr	r3, [r7, #300]
 2597 0518 9A42     		cmp	r2, r3
 2598 051a 04D2     		bcs	.L116
 584:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 2599              		.loc 1 584 25 is_stmt 0 discriminator 3
 2600 051c 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 2601 0520 002B     		cmp	r3, #0
 2602 0522 7FF46DAF 		bne	.L117
 2603              	.L116:
 620:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 621:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 622:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 623:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 2604              		.loc 1 623 3 is_stmt 1
 2605 0526 0020     		movs	r0, #0
 2606 0528 FFF7FEFF 		bl	CRYP_Cmd
 624:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 625:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status;
 2607              		.loc 1 625 10
 2608 052c 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
ARM GAS  /tmp/ccyCfjKp.s 			page 69


 626:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 2609              		.loc 1 626 1
 2610 0530 1846     		mov	r0, r3
 2611 0532 07F58E77 		add	r7, r7, #284
 2612              	.LCFI13:
 2613              		.cfi_def_cfa_offset 12
 2614 0536 BD46     		mov	sp, r7
 2615              	.LCFI14:
 2616              		.cfi_def_cfa_register 13
 2617              		@ sp needed
 2618 0538 90BD     		pop	{r4, r7, pc}
 2619              		.cfi_endproc
 2620              	.LFE112:
 2622              		.text
 2623              	.Letext0:
 2624              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2625              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2626              		.file 5 "../Shared/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2627              		.file 6 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h"
ARM GAS  /tmp/ccyCfjKp.s 			page 70


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_cryp_aes.c
     /tmp/ccyCfjKp.s:21     .text.CRYP_AES_ECB:00000000 $t
     /tmp/ccyCfjKp.s:27     .text.CRYP_AES_ECB:00000000 CRYP_AES_ECB
     /tmp/ccyCfjKp.s:809    .text.CRYP_AES_CBC:00000000 $t
     /tmp/ccyCfjKp.s:815    .text.CRYP_AES_CBC:00000000 CRYP_AES_CBC
     /tmp/ccyCfjKp.s:1745   .text.CRYP_AES_CTR:00000000 $t
     /tmp/ccyCfjKp.s:1751   .text.CRYP_AES_CTR:00000000 CRYP_AES_CTR
                           .group:00000000 wm4.0.62e24ee945655210df7a12269291771b
                           .group:00000000 wm4.stm32f4xx.h.54.f84a67a8e71ba9719846fdff1868826c
                           .group:00000000 wm4.core_cm4.h.32.5f62939b60122629d60d85d0c4a14709
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.2eefb68b261e70563a8ac654e712169f
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.289.fa68dcae75666a037ce29b5a1b57e3b3
                           .group:00000000 wm4.stm32f4xx_conf.h.3.bc52e76ab6b5c9037500dbf5bb8f9be4
                           .group:00000000 wm4.misc.h.86.a3996e7f17199502fad3c7f62e5cdb3f
                           .group:00000000 wm4.stm32f4xx_adc.h.31.d96d805acd0f0c0392ec4633757dead3
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.stm32f4xx_dac.h.31.b8d45e7eaf71ee4bf01c1317dbc06f77
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.30.70a81ec54c2707baa9fca77391eeeaaa
                           .group:00000000 wm4.stm32f4xx_dcmi.h.30.9d0942d58c357d2eed15e044bf9b4a77
                           .group:00000000 wm4.stm32f4xx_dma.h.31.815bb924b30b1c776b3cd51113fdfe60
                           .group:00000000 wm4.stm32f4xx_exti.h.31.86bd18e979f97217bb1d3b80fde0231e
                           .group:00000000 wm4.stm32f4xx_flash.h.31.74f2ed42d890f144ca7eb5ae8172f0d0
                           .group:00000000 wm4.stm32f4xx_fsmc.h.31.ff58629e0c603fb2f9b3f00c0657fdfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.31.d9aeae10cfa353d85d475c0d4900c452
                           .group:00000000 wm4.stm32f4xx_hash.h.31.5c109425d30f0b9cc0a26ad38182d91f
                           .group:00000000 wm4.stm32f4xx_i2c.h.31.edf5baa611075c49ae13f56be9040be3
                           .group:00000000 wm4.stm32f4xx_iwdg.h.31.30e376e6d8d424aab7fddd66cf691c7b
                           .group:00000000 wm4.stm32f4xx_pwr.h.31.bb774fc1b632cb8d2ecaec8c6524d2c0
                           .group:00000000 wm4.stm32f4xx_rcc.h.30.820e94551583d2b835c8cf3ad722e16c
                           .group:00000000 wm4.stm32f4xx_rng.h.31.1ec493d56b7a8e5a71238519cae6dea7
                           .group:00000000 wm4.stm32f4xx_rtc.h.31.bddeb98c63c8fa06fac80b5dd8296471
                           .group:00000000 wm4.stm32f4xx_sdio.h.31.8c6dff42ffa718b444c3420717601ff2
                           .group:00000000 wm4.stm32f4xx_spi.h.31.fb1b2c8214b87a47d4457633b7c31c3c
                           .group:00000000 wm4.stm32f4xx_syscfg.h.31.5a680f88d55b7816ae613c20f199cbd9
                           .group:00000000 wm4.stm32f4xx_tim.h.31.b1d608fbde729347e4ccf70799e654d2
                           .group:00000000 wm4.stm32f4xx_usart.h.31.f8d29b14aa4d39de5495adcc92749d3c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.31.b45a80fa1ec64984adf786f7e489f31b
                           .group:00000000 wm4.stm32f4xx.h.6975.cdbdae9d5de06f1ba6b770f59cbe4d6c
                           .group:00000000 wm4.stm32f4xx_cryp.h.125.59051ea0c9977c45a9bf7528170ecab2

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_FIFOFlush
CRYP_Init
CRYP_KeyInit
CRYP_Cmd
CRYP_GetFlagStatus
CRYP_DataIn
ARM GAS  /tmp/ccyCfjKp.s 			page 71


CRYP_DataOut
CRYP_IVInit
