Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-03-08/28-openroad-globalplacement/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080695    0.131038    0.258566    0.259239 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.131039    0.000624    0.259863 v sign (out)
                                              0.259863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.259863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.109863   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080695    0.131038    0.258566    0.259239 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.131038    0.000204    0.259443 v _127_/A (sg13g2_inv_8)
     1    0.054439    0.051927    0.063757    0.323199 ^ _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.051947    0.000835    0.324034 ^ signB (out)
                                              0.324034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.324034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174034   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003789    0.022495    0.152747    0.153377 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022495    0.000003    0.153380 v fanout78/A (sg13g2_buf_4)
     7    0.036224    0.040952    0.088703    0.242083 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.040952    0.000063    0.242146 v _192_/A (sg13g2_xnor2_1)
     1    0.003121    0.034195    0.065908    0.308054 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.034195    0.000014    0.308068 v _294_/D (sg13g2_dfrbpq_1)
                                              0.308068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150652   clock uncertainty
                                  0.000000    0.150652   clock reconvergence pessimism
                                 -0.042776    0.107875   library hold time
                                              0.107875   data required time
---------------------------------------------------------------------------------------------
                                              0.107875   data required time
                                             -0.308068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.200193   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.004103    0.029067    0.156979    0.157609 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029067    0.000004    0.157612 ^ fanout78/A (sg13g2_buf_4)
     7    0.037261    0.052146    0.106082    0.263694 ^ fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.052146    0.000081    0.263775 ^ _128_/A (sg13g2_inv_2)
     5    0.021709    0.044212    0.054651    0.318426 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044212    0.000012    0.318438 v _293_/D (sg13g2_dfrbpq_1)
                                              0.318438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150629   clock uncertainty
                                  0.000000    0.150629   clock reconvergence pessimism
                                 -0.045955    0.104675   library hold time
                                              0.104675   data required time
---------------------------------------------------------------------------------------------
                                              0.104675   data required time
                                             -0.318438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213763   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022263    0.152593    0.153269 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022263    0.000002    0.153271 v fanout55/A (sg13g2_buf_4)
     6    0.024833    0.032641    0.080699    0.233970 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.032641    0.000019    0.233989 v _213_/A (sg13g2_nand3_1)
     2    0.009134    0.052319    0.054298    0.288287 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.052319    0.000015    0.288302 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002043    0.029631    0.057532    0.345834 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029631    0.000004    0.345838 v _300_/D (sg13g2_dfrbpq_2)
                                              0.345838   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150672   clock uncertainty
                                  0.000000    0.150672   clock reconvergence pessimism
                                 -0.041381    0.109291   library hold time
                                              0.109291   data required time
---------------------------------------------------------------------------------------------
                                              0.109291   data required time
                                             -0.345838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236547   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053633    0.000342    0.285994 ^ _148_/B1 (sg13g2_a21oi_2)
     1    0.052594    0.089592    0.100368    0.386362 v _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.089620    0.000474    0.386836 v sine_out[16] (out)
                                              0.386836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.386836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236836   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022263    0.152593    0.153269 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022263    0.000002    0.153271 v fanout55/A (sg13g2_buf_4)
     6    0.024833    0.032641    0.080699    0.233970 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.032641    0.000021    0.233991 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003204    0.043444    0.087470    0.321461 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.043444    0.000003    0.321464 ^ _219_/A (sg13g2_inv_1)
     1    0.001874    0.017575    0.028553    0.350017 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017575    0.000003    0.350020 v _301_/D (sg13g2_dfrbpq_1)
                                              0.350020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150676   clock uncertainty
                                  0.000000    0.150676   clock reconvergence pessimism
                                 -0.037508    0.113168   library hold time
                                              0.113168   data required time
---------------------------------------------------------------------------------------------
                                              0.113168   data required time
                                             -0.350020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236852   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053633    0.000351    0.286003 ^ _160_/A (sg13g2_nor2_2)
     1    0.053381    0.092344    0.105147    0.391149 v _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.092373    0.000631    0.391780 v sine_out[19] (out)
                                              0.391780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.391780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241780   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053632    0.000132    0.285784 ^ _281_/A (sg13g2_nor2_2)
     1    0.056785    0.094649    0.108663    0.394448 v _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.094675    0.001333    0.395781 v sine_out[8] (out)
                                              0.395781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.395781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245781   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000064    0.258143 v _210_/B (sg13g2_xnor2_1)
     1    0.005152    0.045690    0.067848    0.325992 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.045690    0.000002    0.325993 v _211_/B (sg13g2_xnor2_1)
     1    0.001814    0.027179    0.054284    0.380278 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027179    0.000002    0.380280 v _299_/D (sg13g2_dfrbpq_1)
                                              0.380280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150333   clock uncertainty
                                  0.000000    0.150333   clock reconvergence pessimism
                                 -0.040689    0.109643   library hold time
                                              0.109643   data required time
---------------------------------------------------------------------------------------------
                                              0.109643   data required time
                                             -0.380280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270637   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003647    0.022088    0.152348    0.152924 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022088    0.000001    0.152925 v fanout73/A (sg13g2_buf_4)
     8    0.039020    0.043097    0.090337    0.243261 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.043097    0.000092    0.243353 v _195_/A (sg13g2_xor2_1)
     2    0.008519    0.043716    0.086044    0.329397 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043716    0.000008    0.329405 v _196_/B (sg13g2_xor2_1)
     1    0.001904    0.025049    0.052501    0.381906 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025049    0.000003    0.381909 v _295_/D (sg13g2_dfrbpq_1)
                                              0.381909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150576   clock uncertainty
                                  0.000000    0.150576   clock reconvergence pessimism
                                 -0.039914    0.110662   library hold time
                                              0.110662   data required time
---------------------------------------------------------------------------------------------
                                              0.110662   data required time
                                             -0.381909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271247   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000059    0.239441 v _199_/A (sg13g2_xnor2_1)
     2    0.008777    0.065314    0.092106    0.331547 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065314    0.000012    0.331559 v _200_/B (sg13g2_xor2_1)
     1    0.001904    0.024721    0.060775    0.392333 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024721    0.000003    0.392336 v _296_/D (sg13g2_dfrbpq_1)
                                              0.392336   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150543   clock uncertainty
                                  0.000000    0.150543   clock reconvergence pessimism
                                 -0.039824    0.110719   library hold time
                                              0.110719   data required time
---------------------------------------------------------------------------------------------
                                              0.110719   data required time
                                             -0.392336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281617   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000055    0.239437 v _198_/A (sg13g2_nand2_1)
     1    0.003394    0.029356    0.037397    0.276835 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.029356    0.000001    0.276836 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.009162    0.064165    0.068896    0.345732 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.064165    0.000031    0.345763 v _204_/B (sg13g2_xor2_1)
     1    0.001591    0.023904    0.058902    0.404665 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023904    0.000000    0.404666 v _297_/D (sg13g2_dfrbpq_1)
                                              0.404666   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150411   clock uncertainty
                                  0.000000    0.150411   clock reconvergence pessimism
                                 -0.039620    0.110791   library hold time
                                              0.110791   data required time
---------------------------------------------------------------------------------------------
                                              0.110791   data required time
                                             -0.404666   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293876   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053632    0.000298    0.285950 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.052994    0.170837    0.163890    0.449840 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.170840    0.000554    0.450394 v sine_out[17] (out)
                                              0.450394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450394   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300394   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000017    0.157696 v fanout64/A (sg13g2_buf_1)
     4    0.017179    0.061345    0.096245    0.253941 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061345    0.000052    0.253992 v _206_/A (sg13g2_xnor2_1)
     2    0.009078    0.066947    0.100136    0.354129 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.066947    0.000003    0.354132 v _208_/A (sg13g2_xor2_1)
     1    0.001740    0.024371    0.065559    0.419691 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024371    0.000002    0.419692 v _298_/D (sg13g2_dfrbpq_1)
                                              0.419692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150359   clock uncertainty
                                  0.000000    0.150359   clock reconvergence pessimism
                                 -0.039790    0.110569   library hold time
                                              0.110569   data required time
---------------------------------------------------------------------------------------------
                                              0.110569   data required time
                                             -0.419692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309123   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048538    0.000552    0.281646 ^ _143_/A (sg13g2_nor2_2)
     2    0.011253    0.034029    0.048565    0.330212 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.034029    0.000008    0.330220 v _147_/A (sg13g2_nand2_2)
     2    0.011776    0.036465    0.040820    0.371040 ^ _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.036465    0.000000    0.371040 ^ _275_/B (sg13g2_nor2_2)
     1    0.052452    0.087340    0.090311    0.461352 v _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.087343    0.000445    0.461797 v sine_out[3] (out)
                                              0.461797   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.461797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311797   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000194    0.258273 v fanout57/A (sg13g2_buf_1)
     4    0.014493    0.054195    0.096190    0.354463 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.054195    0.000009    0.354473 v _180_/A (sg13g2_nand2_2)
     1    0.052998    0.116583    0.114558    0.469031 ^ _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.116587    0.000546    0.469577 ^ sine_out[28] (out)
                                              0.469577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319577   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048538    0.000552    0.281646 ^ _143_/A (sg13g2_nor2_2)
     2    0.011253    0.034029    0.048565    0.330212 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.034029    0.000007    0.330219 v _144_/B (sg13g2_nand2_2)
     2    0.011846    0.039630    0.045844    0.376064 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.039630    0.000005    0.376068 ^ _212_/B (sg13g2_nor2_2)
     2    0.058026    0.096164    0.098591    0.474659 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.096168    0.000515    0.475174 v sine_out[2] (out)
                                              0.475174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.475174   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325174   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000160    0.365348 v _172_/A (sg13g2_nand2_2)
     1    0.053249    0.116760    0.112975    0.478323 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.116764    0.000608    0.478932 ^ sine_out[25] (out)
                                              0.478932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.478932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328932   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000171    0.365360 v _170_/A (sg13g2_nand2_2)
     1    0.053322    0.116905    0.113069    0.478428 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.116910    0.000623    0.479051 ^ sine_out[24] (out)
                                              0.479051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.479051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329051   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000027    0.365215 v _175_/A (sg13g2_nand2_2)
     1    0.053579    0.117413    0.113408    0.478623 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.117418    0.000661    0.479284 ^ sine_out[26] (out)
                                              0.479284   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.479284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329284   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000005    0.334382 v _284_/A (sg13g2_and2_2)
     1    0.054449    0.093741    0.152691    0.487074 v _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.093747    0.000838    0.487912 v sine_out[12] (out)
                                              0.487912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.487912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337912   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000016    0.334394 v _136_/B (sg13g2_nand2b_2)
     4    0.024250    0.060216    0.062298    0.396692 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060216    0.000025    0.396716 ^ _276_/A (sg13g2_nor2_2)
     1    0.052778    0.094457    0.108486    0.505203 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.094489    0.000512    0.505714 v sine_out[4] (out)
                                              0.505714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355714   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000016    0.334394 v _136_/B (sg13g2_nand2b_2)
     4    0.024250    0.060216    0.062298    0.396692 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060216    0.000071    0.396762 ^ _279_/A (sg13g2_nor2_2)
     1    0.052952    0.093424    0.108668    0.505430 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.093426    0.000546    0.505977 v sine_out[7] (out)
                                              0.505977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355977   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000016    0.334394 v _136_/B (sg13g2_nand2b_2)
     4    0.024250    0.060216    0.062298    0.396692 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060216    0.000077    0.396769 ^ _278_/A (sg13g2_nor2_2)
     1    0.053254    0.095200    0.108983    0.505752 v _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.095206    0.000608    0.506361 v sine_out[6] (out)
                                              0.506361   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506361   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356361   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000016    0.334394 v _136_/B (sg13g2_nand2b_2)
     4    0.024250    0.060216    0.062298    0.396692 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060216    0.000079    0.396771 ^ _277_/A (sg13g2_nor2_2)
     1    0.053509    0.095584    0.109250    0.506021 v _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.095591    0.000660    0.506681 v sine_out[5] (out)
                                              0.506681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356681   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000023    0.163128 v fanout59/A (sg13g2_buf_4)
     8    0.032568    0.038535    0.091284    0.254413 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.038543    0.000545    0.254957 v _143_/A (sg13g2_nor2_2)
     2    0.011916    0.067899    0.078836    0.333794 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.067899    0.000008    0.333802 ^ _147_/A (sg13g2_nand2_2)
     2    0.011004    0.052860    0.065803    0.399605 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.052860    0.000000    0.399606 v _149_/B (sg13g2_nand2_2)
     1    0.054142    0.122112    0.119168    0.518773 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.122119    0.000790    0.519564 ^ sine_out[15] (out)
                                              0.519564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.519564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369564   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000092    0.365280 v _165_/B1 (sg13g2_a21oi_2)
     1    0.052585    0.170880    0.154684    0.519964 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.170882    0.000472    0.520435 ^ sine_out[22] (out)
                                              0.520435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.520435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370435   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000108    0.365296 v _162_/B1 (sg13g2_a21oi_2)
     1    0.053424    0.173401    0.156364    0.521661 ^ _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.173404    0.000633    0.522294 ^ sine_out[20] (out)
                                              0.522294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.522294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372294   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000011    0.365199 v _164_/B1 (sg13g2_a21oi_2)
     1    0.053662    0.174119    0.156836    0.522036 ^ _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.174123    0.000688    0.522723 ^ sine_out[21] (out)
                                              0.522723   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.522723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372723   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000023    0.163128 v fanout59/A (sg13g2_buf_4)
     8    0.032568    0.038535    0.091284    0.254413 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.038543    0.000545    0.254957 v _143_/A (sg13g2_nor2_2)
     2    0.011916    0.067899    0.078836    0.333794 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.067899    0.000008    0.333801 ^ _144_/B (sg13g2_nand2_2)
     2    0.011074    0.049258    0.072339    0.406140 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.049258    0.000003    0.406143 v _145_/B (sg13g2_nand2_2)
     1    0.053991    0.121496    0.116966    0.523109 ^ _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.121503    0.000758    0.523867 ^ sine_out[14] (out)
                                              0.523867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523867   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373867   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000010    0.365198 v _157_/B1 (sg13g2_a21oi_2)
     1    0.054232    0.175834    0.157974    0.523172 ^ _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.175839    0.000806    0.523979 ^ sine_out[18] (out)
                                              0.523979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373979   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053632    0.000214    0.285866 ^ fanout56/A (sg13g2_buf_4)
     8    0.050171    0.065087    0.129959    0.415825 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.065087    0.000189    0.416014 ^ _167_/A (sg13g2_nor2_2)
     1    0.053713    0.095640    0.112404    0.528419 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.095644    0.000698    0.529117 v sine_out[23] (out)
                                              0.529117   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.529117   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379117   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000283    0.265687 ^ _126_/A (sg13g2_inv_2)
     3    0.014925    0.034057    0.045844    0.311531 v _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.034057    0.000043    0.311574 v _161_/B (sg13g2_nand2_2)
     3    0.018955    0.051906    0.056639    0.368213 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.051906    0.000014    0.368227 ^ _280_/A2 (sg13g2_a21oi_2)
     1    0.055035    0.115541    0.170221    0.538448 v _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.115548    0.000967    0.539415 v sine_out[9] (out)
                                              0.539415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.539415   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389415   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048536    0.000506    0.281600 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.054556    0.313997    0.270815    0.552415 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.314000    0.000854    0.553269 v sine_out[1] (out)
                                              0.553269   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.553269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403269   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003789    0.022495    0.152747    0.153377 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022495    0.000003    0.153380 v fanout78/A (sg13g2_buf_4)
     7    0.036224    0.040952    0.088703    0.242083 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.040952    0.000079    0.242162 v _128_/A (sg13g2_inv_2)
     5    0.021911    0.053769    0.056143    0.298306 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.053770    0.000161    0.298467 ^ _138_/A (sg13g2_nor2_2)
     2    0.012632    0.035823    0.052839    0.351306 v _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.035823    0.000047    0.351353 v _139_/A2 (sg13g2_a21oi_2)
     1    0.052805    0.178352    0.210090    0.561443 ^ _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.178354    0.000516    0.561959 ^ sine_out[13] (out)
                                              0.561959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.561959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411959   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045181    0.000293    0.364829 v _282_/A1 (sg13g2_a21oi_2)
     1    0.053004    0.178932    0.207189    0.572018 ^ _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.178935    0.000555    0.572573 ^ sine_out[10] (out)
                                              0.572573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.572573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422573   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000090    0.364626 v _283_/A1 (sg13g2_a21oi_2)
     1    0.053948    0.181692    0.209800    0.574427 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.181696    0.000750    0.575177 ^ sine_out[11] (out)
                                              0.575177   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.575177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425177   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000194    0.258273 v fanout57/A (sg13g2_buf_1)
     4    0.014493    0.054195    0.096190    0.354463 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.054195    0.000002    0.354465 v _176_/B1 (sg13g2_o21ai_1)
     1    0.052719    0.261273    0.222085    0.576550 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.261274    0.000496    0.577047 ^ sine_out[27] (out)
                                              0.577047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.577047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427047   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000017    0.157696 v fanout64/A (sg13g2_buf_1)
     4    0.017179    0.061345    0.096245    0.253941 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061345    0.000027    0.253968 v fanout63/A (sg13g2_buf_1)
     4    0.012987    0.049336    0.100614    0.354582 v fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.049336    0.000025    0.354607 v _181_/A (sg13g2_and2_2)
     4    0.018610    0.042715    0.109536    0.464143 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042715    0.000027    0.464170 v _184_/B1 (sg13g2_a21oi_2)
     1    0.052409    0.169978    0.150343    0.614513 ^ _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.169979    0.000436    0.614949 ^ sine_out[29] (out)
                                              0.614949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464949   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000017    0.157696 v fanout64/A (sg13g2_buf_1)
     4    0.017179    0.061345    0.096245    0.253941 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061345    0.000027    0.253968 v fanout63/A (sg13g2_buf_1)
     4    0.012987    0.049336    0.100614    0.354582 v fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.049336    0.000025    0.354607 v _181_/A (sg13g2_and2_2)
     4    0.018610    0.042715    0.109536    0.464143 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042715    0.000027    0.464171 v _186_/B1 (sg13g2_a21oi_2)
     1    0.052554    0.170416    0.150633    0.614804 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.170418    0.000465    0.615269 ^ sine_out[30] (out)
                                              0.615269   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.615269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.465269   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005885    0.034636    0.161891    0.162250 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034636    0.000021    0.162272 ^ fanout61/A (sg13g2_buf_1)
     4    0.017543    0.079107    0.104985    0.267257 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079107    0.000159    0.267416 ^ _231_/B1 (sg13g2_a21oi_1)
     1    0.003293    0.029766    0.045593    0.313009 v _231_/Y (sg13g2_a21oi_1)
                                                         _056_ (net)
                      0.029766    0.000002    0.313011 v _232_/B1 (sg13g2_o21ai_1)
     1    0.004122    0.032568    0.040825    0.353836 ^ _232_/Y (sg13g2_o21ai_1)
                                                         _057_ (net)
                      0.032568    0.000014    0.353850 ^ _256_/A1 (sg13g2_a22oi_1)
     1    0.056360    0.323734    0.281639    0.635489 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.323740    0.001239    0.636727 v sine_out[0] (out)
                                              0.636727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486727   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000225    0.265630 ^ fanout72/A (sg13g2_buf_4)
     8    0.035073    0.050855    0.118368    0.383997 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.050855    0.000220    0.384218 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.053739    0.311082    0.281331    0.665549 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.311085    0.000703    0.666252 v sine_out[31] (out)
                                              0.666252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516253   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000017    0.157696 v fanout64/A (sg13g2_buf_1)
     4    0.017179    0.061345    0.096245    0.253941 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061345    0.000027    0.253968 v fanout63/A (sg13g2_buf_1)
     4    0.012987    0.049336    0.100614    0.354582 v fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.049336    0.000025    0.354607 v _181_/A (sg13g2_and2_2)
     4    0.018610    0.042715    0.109536    0.464143 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042715    0.000013    0.464157 v _189_/B1 (sg13g2_o21ai_1)
     1    0.053145    0.263130    0.216883    0.681040 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.263132    0.000582    0.681622 ^ sine_out[32] (out)
                                              0.681622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.681622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531622   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000048    0.326604 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022463    0.247658    0.230650    0.557254 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.247658    0.000183    0.557437 ^ _185_/B (sg13g2_nor2_2)
     5    0.025711    0.092334    0.135468    0.692905 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092334    0.000066    0.692970 v _254_/B (sg13g2_nor3_1)
     1    0.003639    0.091470    0.118930    0.811900 ^ _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.091470    0.000009    0.811909 ^ _255_/D (sg13g2_nor4_1)
     1    0.003254    0.040682    0.056599    0.868508 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.040682    0.000003    0.868512 v _256_/B2 (sg13g2_a22oi_1)
     1    0.056360    0.490191    0.380593    1.249104 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.490195    0.001239    1.250343 ^ sine_out[0] (out)
                                              1.250343   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.250343   data arrival time
---------------------------------------------------------------------------------------------
                                              1.599657   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000199    0.555405 v _259_/B (sg13g2_or2_1)
     1    0.003284    0.030921    0.129866    0.685271 v _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.030921    0.000002    0.685273 v _260_/B1 (sg13g2_o21ai_1)
     1    0.003078    0.084799    0.037460    0.722733 ^ _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.084799    0.000001    0.722735 ^ _261_/B1 (sg13g2_a21oi_1)
     1    0.002914    0.044447    0.046972    0.769707 v _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.044447    0.000000    0.769708 v _262_/B (sg13g2_nor2_1)
     1    0.003261    0.050567    0.056806    0.826514 ^ _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.050567    0.000003    0.826517 ^ _265_/B (sg13g2_nor3_1)
     1    0.003451    0.032001    0.045142    0.871658 v _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.032001    0.000005    0.871663 v _274_/A2 (sg13g2_a22oi_1)
     1    0.054556    0.475354    0.376585    1.248248 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.475356    0.000854    1.249102 ^ sine_out[1] (out)
                                              1.249102   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.249102   data arrival time
---------------------------------------------------------------------------------------------
                                              1.600898   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000048    0.326604 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022463    0.247658    0.230650    0.557254 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.247658    0.000183    0.557437 ^ _185_/B (sg13g2_nor2_2)
     5    0.025711    0.092334    0.135468    0.692905 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092334    0.000223    0.693128 v _189_/A2 (sg13g2_o21ai_1)
     1    0.053145    0.538929    0.454639    1.147767 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.538930    0.000582    1.148350 ^ sine_out[32] (out)
                                              1.148350   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.148350   data arrival time
---------------------------------------------------------------------------------------------
                                              1.701650   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036560    0.000048    0.334243 v _125_/A (sg13g2_inv_1)
     3    0.009557    0.049538    0.051617    0.385861 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.049538    0.000003    0.385863 ^ fanout53/A (sg13g2_buf_4)
     8    0.038216    0.053634    0.117864    0.503727 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053635    0.000306    0.504033 ^ _152_/A (sg13g2_nor2_2)
     4    0.022383    0.066659    0.067700    0.571733 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.066659    0.000076    0.571809 v _155_/B1 (sg13g2_a221oi_1)
     1    0.052994    0.703074    0.575492    1.147301 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.703074    0.000554    1.147855 ^ sine_out[17] (out)
                                              1.147855   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.147855   data arrival time
---------------------------------------------------------------------------------------------
                                              1.702145   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000093    0.250926 v fanout68/A (sg13g2_buf_1)
     5    0.021597    0.075337    0.124904    0.375831 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.075337    0.000019    0.375850 v fanout67/A (sg13g2_buf_4)
     8    0.029656    0.037496    0.109696    0.485546 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.037496    0.000134    0.485680 v _156_/A_N (sg13g2_nand2b_2)
     2    0.011484    0.059175    0.117243    0.602922 v _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.059175    0.000087    0.603009 v _176_/A2 (sg13g2_o21ai_1)
     1    0.052719    0.534806    0.436447    1.039456 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.534806    0.000496    1.039952 ^ sine_out[27] (out)
                                              1.039952   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.039952   data arrival time
---------------------------------------------------------------------------------------------
                                              1.810048   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000065    0.555271 v _187_/A2 (sg13g2_o21ai_1)
     1    0.053739    0.544886    0.468641    1.023912 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.544887    0.000703    1.024616 ^ sine_out[31] (out)
                                              1.024616   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.024616   data arrival time
---------------------------------------------------------------------------------------------
                                              1.825385   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004164    0.029300    0.157177    0.157828 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029300    0.000004    0.157833 ^ fanout76/A (sg13g2_buf_4)
     6    0.027083    0.042689    0.097889    0.255722 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.042689    0.000104    0.255826 ^ fanout74/A (sg13g2_buf_4)
     8    0.033669    0.049170    0.110486    0.366312 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.049170    0.000090    0.366402 ^ _132_/A (sg13g2_nand2_2)
     4    0.013977    0.056101    0.066749    0.433151 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.056101    0.000039    0.433190 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028356    0.302748    0.267575    0.700765 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.302748    0.000188    0.700954 ^ _184_/A1 (sg13g2_a21oi_2)
     1    0.052409    0.208496    0.274557    0.975511 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.208496    0.000436    0.975947 v sine_out[29] (out)
                                              0.975947   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.975947   data arrival time
---------------------------------------------------------------------------------------------
                                              1.874053   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004164    0.029300    0.157177    0.157828 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029300    0.000004    0.157833 ^ fanout76/A (sg13g2_buf_4)
     6    0.027083    0.042689    0.097889    0.255722 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.042689    0.000104    0.255826 ^ fanout74/A (sg13g2_buf_4)
     8    0.033669    0.049170    0.110486    0.366312 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.049170    0.000090    0.366402 ^ _132_/A (sg13g2_nand2_2)
     4    0.013977    0.056101    0.066749    0.433151 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.056101    0.000039    0.433190 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028356    0.302748    0.267575    0.700765 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.302748    0.000182    0.700948 ^ _164_/A2 (sg13g2_a21oi_2)
     1    0.053662    0.196557    0.267513    0.968460 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.196557    0.000688    0.969148 v sine_out[21] (out)
                                              0.969148   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.969148   data arrival time
---------------------------------------------------------------------------------------------
                                              1.880852   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004164    0.029300    0.157177    0.157828 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029300    0.000004    0.157833 ^ fanout76/A (sg13g2_buf_4)
     6    0.027083    0.042689    0.097889    0.255722 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.042689    0.000104    0.255826 ^ fanout74/A (sg13g2_buf_4)
     8    0.033669    0.049170    0.110486    0.366312 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.049170    0.000090    0.366402 ^ _132_/A (sg13g2_nand2_2)
     4    0.013977    0.056101    0.066749    0.433151 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.056101    0.000039    0.433190 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028356    0.302748    0.267575    0.700765 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.302748    0.000068    0.700834 ^ _282_/A2 (sg13g2_a21oi_2)
     1    0.053004    0.194765    0.266042    0.966875 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.194765    0.000555    0.967431 v sine_out[10] (out)
                                              0.967431   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.967431   data arrival time
---------------------------------------------------------------------------------------------
                                              1.882569   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000214    0.555420 v _143_/B (sg13g2_nor2_2)
     2    0.011916    0.081421    0.095760    0.651180 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.081421    0.000008    0.651188 ^ _144_/B (sg13g2_nand2_2)
     2    0.011074    0.061934    0.076969    0.728157 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.061934    0.000004    0.728161 v _212_/B (sg13g2_nor2_2)
     2    0.058268    0.251428    0.220128    0.948289 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.251429    0.000515    0.948804 ^ sine_out[2] (out)
                                              0.948804   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.948804   data arrival time
---------------------------------------------------------------------------------------------
                                              1.901196   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000214    0.555420 v _143_/B (sg13g2_nor2_2)
     2    0.011916    0.081421    0.095760    0.651180 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.081421    0.000008    0.651188 ^ _147_/A (sg13g2_nand2_2)
     2    0.011004    0.070799    0.070203    0.721391 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.070799    0.000000    0.721392 v _275_/B (sg13g2_nor2_2)
     1    0.052452    0.228395    0.207228    0.928620 ^ _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.228396    0.000446    0.929066 ^ sine_out[3] (out)
                                              0.929066   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.929066   data arrival time
---------------------------------------------------------------------------------------------
                                              1.920935   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000048    0.326604 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022463    0.247658    0.230650    0.557254 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.247658    0.000183    0.557437 ^ _185_/B (sg13g2_nor2_2)
     5    0.025711    0.092334    0.135468    0.692905 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092334    0.000230    0.693134 v _186_/A2 (sg13g2_a21oi_2)
     1    0.052554    0.235578    0.233418    0.926553 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.235579    0.000465    0.927018 ^ sine_out[30] (out)
                                              0.927018   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.927018   data arrival time
---------------------------------------------------------------------------------------------
                                              1.922982   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036560    0.000048    0.334243 v _125_/A (sg13g2_inv_1)
     3    0.009557    0.049538    0.051617    0.385861 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.049538    0.000003    0.385863 ^ fanout53/A (sg13g2_buf_4)
     8    0.038216    0.053634    0.117864    0.503727 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053635    0.000282    0.504009 ^ _163_/B1 (sg13g2_o21ai_1)
     4    0.027808    0.174577    0.161345    0.665354 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174577    0.000063    0.665417 v _276_/B (sg13g2_nor2_2)
     1    0.052778    0.239901    0.253623    0.919040 ^ _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.239903    0.000512    0.919552 ^ sine_out[4] (out)
                                              0.919552   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.919552   data arrival time
---------------------------------------------------------------------------------------------
                                              1.930448   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036560    0.000048    0.334243 v _125_/A (sg13g2_inv_1)
     3    0.009557    0.049538    0.051617    0.385861 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.049538    0.000003    0.385863 ^ fanout53/A (sg13g2_buf_4)
     8    0.038216    0.053634    0.117864    0.503727 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053634    0.000071    0.503799 ^ _161_/A (sg13g2_nand2_2)
     3    0.018112    0.069911    0.078223    0.582022 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.069911    0.000002    0.582024 v _177_/B (sg13g2_nand2_2)
     3    0.012389    0.047523    0.059957    0.641981 ^ _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.047523    0.000007    0.641988 ^ _179_/A (sg13g2_nand2_2)
     2    0.012242    0.052292    0.062076    0.704064 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.052292    0.000046    0.704109 v _281_/B (sg13g2_nor2_2)
     1    0.056785    0.245470    0.210874    0.914983 ^ _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.245481    0.001334    0.916317 ^ sine_out[8] (out)
                                              0.916317   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.916317   data arrival time
---------------------------------------------------------------------------------------------
                                              1.933683   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000048    0.326604 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022463    0.247658    0.230650    0.557254 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.247658    0.000183    0.557437 ^ _185_/B (sg13g2_nor2_2)
     5    0.025711    0.092334    0.135468    0.692905 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092334    0.000006    0.692910 v _278_/B (sg13g2_nor2_2)
     1    0.053254    0.232176    0.219181    0.912091 ^ _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.232178    0.000608    0.912700 ^ sine_out[6] (out)
                                              0.912700   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.912700   data arrival time
---------------------------------------------------------------------------------------------
                                              1.937300   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000225    0.265630 ^ fanout72/A (sg13g2_buf_4)
     8    0.035073    0.050855    0.118368    0.383997 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.050855    0.000196    0.384193 ^ _137_/C (sg13g2_nand3_1)
     5    0.021032    0.193549    0.190888    0.575081 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193549    0.000025    0.575106 v _138_/B (sg13g2_nor2_2)
     2    0.013108    0.097483    0.119678    0.694784 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.097483    0.000049    0.694833 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.052805    0.165954    0.187782    0.882615 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.166003    0.000516    0.883131 v sine_out[13] (out)
                                              0.883131   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.883131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.966869   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000170    0.265525 ^ fanout65/A (sg13g2_buf_4)
     8    0.040177    0.056575    0.141755    0.407281 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.056575    0.000042    0.407322 ^ _142_/A (sg13g2_or2_1)
     7    0.034812    0.146635    0.172380    0.579703 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.146635    0.000103    0.579805 ^ _168_/B (sg13g2_nor2_1)
     2    0.006317    0.050316    0.072245    0.652051 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.050316    0.000008    0.652058 v _171_/B (sg13g2_nand2_1)
     1    0.006015    0.057507    0.052817    0.704876 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.057507    0.000001    0.704877 ^ _172_/B (sg13g2_nand2_2)
     1    0.053249    0.166040    0.164991    0.869868 v _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.166043    0.000608    0.870476 v sine_out[25] (out)
                                              0.870476   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.870476   data arrival time
---------------------------------------------------------------------------------------------
                                              1.979524   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000170    0.265525 ^ fanout65/A (sg13g2_buf_4)
     8    0.040177    0.056575    0.141755    0.407281 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.056575    0.000042    0.407322 ^ _142_/A (sg13g2_or2_1)
     7    0.034812    0.146635    0.172380    0.579703 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.146635    0.000223    0.579926 ^ _143_/B (sg13g2_nor2_2)
     2    0.011253    0.048914    0.071920    0.651846 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.048914    0.000008    0.651854 v _147_/A (sg13g2_nand2_2)
     2    0.011776    0.058984    0.045439    0.697293 ^ _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.058984    0.000000    0.697294 ^ _149_/B (sg13g2_nand2_2)
     1    0.054142    0.182410    0.167476    0.864770 v _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.182411    0.000791    0.865561 v sine_out[15] (out)
                                              0.865561   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.865561   data arrival time
---------------------------------------------------------------------------------------------
                                              1.984439   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000170    0.265525 ^ fanout65/A (sg13g2_buf_4)
     8    0.040177    0.056575    0.141755    0.407281 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.056575    0.000042    0.407322 ^ _142_/A (sg13g2_or2_1)
     7    0.034812    0.146635    0.172380    0.579703 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.146635    0.000103    0.579805 ^ _168_/B (sg13g2_nor2_1)
     2    0.006317    0.050316    0.072245    0.652051 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.050316    0.000011    0.652061 v _169_/B (sg13g2_nand2_1)
     1    0.006036    0.043694    0.052883    0.704945 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.043694    0.000002    0.704947 ^ _170_/B (sg13g2_nand2_2)
     1    0.053322    0.166251    0.158562    0.863509 v _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.166254    0.000623    0.864132 v sine_out[24] (out)
                                              0.864132   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.864132   data arrival time
---------------------------------------------------------------------------------------------
                                              1.985868   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000170    0.265525 ^ fanout65/A (sg13g2_buf_4)
     8    0.040177    0.056575    0.141755    0.407281 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.056575    0.000042    0.407322 ^ _142_/A (sg13g2_or2_1)
     7    0.034812    0.146635    0.172380    0.579703 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.146635    0.000223    0.579926 ^ _143_/B (sg13g2_nor2_2)
     2    0.011253    0.048914    0.071920    0.651846 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.048914    0.000007    0.651854 v _144_/B (sg13g2_nand2_2)
     2    0.011846    0.042667    0.051314    0.703168 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.042667    0.000003    0.703172 ^ _145_/B (sg13g2_nand2_2)
     1    0.053991    0.181991    0.159407    0.862579 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.181992    0.000758    0.863337 v sine_out[14] (out)
                                              0.863337   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.863337   data arrival time
---------------------------------------------------------------------------------------------
                                              1.986663   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000099    0.265455 ^ fanout68/A (sg13g2_buf_1)
     5    0.022067    0.097474    0.142656    0.408111 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.097474    0.000020    0.408131 ^ fanout67/A (sg13g2_buf_4)
     8    0.030402    0.047879    0.137241    0.545372 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.047879    0.000070    0.545442 ^ _150_/B (sg13g2_and2_2)
     3    0.019004    0.055425    0.129681    0.675123 ^ _150_/X (sg13g2_and2_2)
                                                         _116_ (net)
                      0.055425    0.000035    0.675158 ^ _162_/A1 (sg13g2_a21oi_2)
     1    0.053424    0.166992    0.166718    0.841876 v _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.166995    0.000633    0.842509 v sine_out[20] (out)
                                              0.842509   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.842509   data arrival time
---------------------------------------------------------------------------------------------
                                              2.007491   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000099    0.265455 ^ fanout68/A (sg13g2_buf_1)
     5    0.022067    0.097474    0.142656    0.408111 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.097474    0.000020    0.408131 ^ fanout67/A (sg13g2_buf_4)
     8    0.030402    0.047879    0.137241    0.545372 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.047879    0.000070    0.545442 ^ _150_/B (sg13g2_and2_2)
     3    0.019004    0.055425    0.129681    0.675123 ^ _150_/X (sg13g2_and2_2)
                                                         _116_ (net)
                      0.055425    0.000045    0.675169 ^ _165_/A1 (sg13g2_a21oi_2)
     1    0.052585    0.167059    0.165094    0.840262 v _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.167059    0.000472    0.840734 v sine_out[22] (out)
                                              0.840734   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.840734   data arrival time
---------------------------------------------------------------------------------------------
                                              2.009266   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002711    0.023726    0.152851    0.153393 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023726    0.000000    0.153394 ^ fanout71/A (sg13g2_buf_2)
     5    0.022425    0.055295    0.091312    0.244706 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.055295    0.000109    0.244815 ^ fanout70/A (sg13g2_buf_4)
     8    0.030164    0.046309    0.114361    0.359176 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.046309    0.000049    0.359225 ^ _125_/A (sg13g2_inv_1)
     3    0.009173    0.039099    0.049345    0.408571 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.039099    0.000003    0.408573 v fanout53/A (sg13g2_buf_4)
     8    0.037624    0.042425    0.097646    0.506219 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.042425    0.000070    0.506289 v _161_/A (sg13g2_nand2_2)
     3    0.018955    0.053939    0.054965    0.561254 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.053939    0.000003    0.561256 ^ _177_/B (sg13g2_nand2_2)
     3    0.011909    0.052009    0.069484    0.630741 v _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.052009    0.000007    0.630747 v _179_/A (sg13g2_nand2_2)
     2    0.013014    0.046547    0.048445    0.679193 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.046547    0.000053    0.679245 ^ _180_/B (sg13g2_nand2_2)
     1    0.052998    0.165695    0.159282    0.838528 v _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.165698    0.000546    0.839074 v sine_out[28] (out)
                                              0.839074   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.839074   data arrival time
---------------------------------------------------------------------------------------------
                                              2.010926   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000093    0.250926 v fanout68/A (sg13g2_buf_1)
     5    0.021597    0.075337    0.124904    0.375831 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.075337    0.000019    0.375850 v fanout67/A (sg13g2_buf_4)
     8    0.029656    0.037496    0.109696    0.485546 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.037496    0.000134    0.485680 v _156_/A_N (sg13g2_nand2b_2)
     2    0.011484    0.059175    0.117243    0.602922 v _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.059175    0.000090    0.603012 v _157_/A2 (sg13g2_a21oi_2)
     1    0.054232    0.242398    0.223965    0.826977 ^ _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.242402    0.000806    0.827784 ^ sine_out[18] (out)
                                              0.827784   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.827784   data arrival time
---------------------------------------------------------------------------------------------
                                              2.022216   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000225    0.265630 ^ fanout72/A (sg13g2_buf_4)
     8    0.035073    0.050855    0.118368    0.383997 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.050855    0.000196    0.384193 ^ _137_/C (sg13g2_nand3_1)
     5    0.021032    0.193549    0.190888    0.575081 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193549    0.000025    0.575106 v _138_/B (sg13g2_nor2_2)
     2    0.013108    0.097483    0.119678    0.694784 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.097483    0.000044    0.694828 ^ _279_/B (sg13g2_nor2_2)
     1    0.052952    0.097681    0.127025    0.821853 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.097682    0.000546    0.822399 v sine_out[7] (out)
                                              0.822399   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.822399   data arrival time
---------------------------------------------------------------------------------------------
                                              2.027601   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002711    0.023726    0.152851    0.153393 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023726    0.000000    0.153394 ^ fanout71/A (sg13g2_buf_2)
     5    0.022425    0.055295    0.091312    0.244706 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.055295    0.000109    0.244815 ^ fanout70/A (sg13g2_buf_4)
     8    0.030164    0.046309    0.114361    0.359176 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.046309    0.000049    0.359225 ^ _125_/A (sg13g2_inv_1)
     3    0.009173    0.039099    0.049345    0.408571 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.039099    0.000003    0.408573 v fanout53/A (sg13g2_buf_4)
     8    0.037624    0.042425    0.097646    0.506219 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.042426    0.000305    0.506523 v _152_/A (sg13g2_nor2_2)
     4    0.023024    0.111983    0.114382    0.620905 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.111983    0.000077    0.620982 ^ _283_/A2 (sg13g2_a21oi_2)
     1    0.053948    0.170753    0.196158    0.817140 v _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.170807    0.000750    0.817891 v sine_out[11] (out)
                                              0.817891   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.817891   data arrival time
---------------------------------------------------------------------------------------------
                                              2.032110   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000225    0.265630 ^ fanout72/A (sg13g2_buf_4)
     8    0.035073    0.050855    0.118368    0.383997 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.050855    0.000196    0.384193 ^ _137_/C (sg13g2_nand3_1)
     5    0.021032    0.193549    0.190888    0.575081 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193549    0.000021    0.575102 v _166_/A (sg13g2_nor2_1)
     1    0.006204    0.088146    0.116868    0.691970 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.088146    0.000010    0.691979 ^ _167_/B (sg13g2_nor2_2)
     1    0.053713    0.097293    0.122424    0.814403 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.097297    0.000698    0.815102 v sine_out[23] (out)
                                              0.815102   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.815102   data arrival time
---------------------------------------------------------------------------------------------
                                              2.034898   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036560    0.000048    0.334243 v _125_/A (sg13g2_inv_1)
     3    0.009557    0.049538    0.051617    0.385861 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.049538    0.000003    0.385863 ^ fanout53/A (sg13g2_buf_4)
     8    0.038216    0.053634    0.117864    0.503727 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053634    0.000071    0.503799 ^ _161_/A (sg13g2_nand2_2)
     3    0.018112    0.069911    0.078223    0.582022 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.069911    0.000014    0.582035 v _280_/A2 (sg13g2_a21oi_2)
     1    0.055035    0.249358    0.230754    0.812790 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.249363    0.000968    0.813757 ^ sine_out[9] (out)
                                              0.813757   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.813757   data arrival time
---------------------------------------------------------------------------------------------
                                              2.036243   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000126    0.555332 v _148_/A2 (sg13g2_a21oi_2)
     1    0.052594    0.236857    0.241719    0.797051 ^ _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.236858    0.000474    0.797525 ^ sine_out[16] (out)
                                              0.797525   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.797525   data arrival time
---------------------------------------------------------------------------------------------
                                              2.052476   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000021    0.157700 v fanout61/A (sg13g2_buf_1)
     4    0.016863    0.060430    0.095375    0.253075 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.060430    0.000201    0.253276 v fanout60/A (sg13g2_buf_4)
     8    0.036954    0.042414    0.107546    0.360822 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.042414    0.000142    0.360964 v _130_/A (sg13g2_nor2_1)
     2    0.009470    0.098207    0.099558    0.460522 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098207    0.000017    0.460539 ^ _136_/B (sg13g2_nand2b_2)
     4    0.024616    0.094082    0.111819    0.572358 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.094082    0.000080    0.572439 v _277_/A (sg13g2_nor2_2)
     1    0.053509    0.232558    0.223803    0.796241 ^ _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.232560    0.000660    0.796902 ^ sine_out[5] (out)
                                              0.796902   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.796902   data arrival time
---------------------------------------------------------------------------------------------
                                              2.053098   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000037    0.326593 v _141_/A (sg13g2_or2_1)
     3    0.009306    0.046458    0.129290    0.455882 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.046458    0.000011    0.455894 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008077    0.118063    0.119569    0.575463 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.118063    0.000031    0.575494 ^ _174_/B (sg13g2_nand2_1)
     1    0.005886    0.056109    0.087665    0.663159 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.056109    0.000008    0.663167 v _175_/B (sg13g2_nand2_2)
     1    0.053579    0.121285    0.120263    0.783431 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.121291    0.000661    0.784091 ^ sine_out[26] (out)
                                              0.784091   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.784091   data arrival time
---------------------------------------------------------------------------------------------
                                              2.065909   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000104    0.239486 v fanout70/A (sg13g2_buf_4)
     8    0.029438    0.036560    0.094709    0.334195 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.036561    0.000258    0.334454 v _158_/A (sg13g2_nor2_1)
     3    0.012023    0.118299    0.112693    0.447147 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.118299    0.000013    0.447160 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.005733    0.068064    0.100401    0.547561 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.068064    0.000005    0.547566 v _160_/B (sg13g2_nor2_2)
     1    0.053381    0.232076    0.208571    0.756137 ^ _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.232078    0.000631    0.756768 ^ sine_out[19] (out)
                                              0.756768   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.756768   data arrival time
---------------------------------------------------------------------------------------------
                                              2.093232   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003487    0.026056    0.154976    0.155387 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026056    0.000013    0.155399 ^ fanout69/A (sg13g2_buf_1)
     4    0.020498    0.090714    0.109956    0.265356 ^ fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.090714    0.000069    0.265425 ^ fanout66/A (sg13g2_buf_4)
     8    0.032824    0.049845    0.135659    0.401085 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.049846    0.000271    0.401356 ^ _215_/A (sg13g2_nand3_1)
     2    0.006959    0.085535    0.091616    0.492972 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.085535    0.000022    0.492994 v _284_/B (sg13g2_and2_2)
     1    0.054449    0.094377    0.182102    0.675095 v _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.094383    0.000838    0.675933 v sine_out[12] (out)
                                              0.675933   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.675933   data arrival time
---------------------------------------------------------------------------------------------
                                              2.174067   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081564    0.170965    0.279119    0.279792 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170965    0.000206    0.279998 ^ _127_/A (sg13g2_inv_8)
     1    0.054439    0.050778    0.070046    0.350044 v _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.050817    0.000835    0.350879 v signB (out)
                                              0.350879   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.350879   data arrival time
---------------------------------------------------------------------------------------------
                                              2.499121   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081564    0.170965    0.279119    0.279792 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170965    0.000627    0.280418 ^ sign (out)
                                              0.280418   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.280418   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569582   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000214    0.555420 v _143_/B (sg13g2_nor2_2)
     2    0.011916    0.081421    0.095760    0.651180 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.081421    0.000008    0.651188 ^ _144_/B (sg13g2_nand2_2)
     2    0.011074    0.061934    0.076969    0.728157 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.061934    0.000004    0.728161 v _212_/B (sg13g2_nor2_2)
     2    0.058268    0.251428    0.220128    0.948289 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.251428    0.000040    0.948329 ^ _213_/C (sg13g2_nand3_1)
     2    0.008911    0.115542    0.168460    1.116789 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115542    0.000015    1.116805 v _214_/B (sg13g2_xnor2_1)
     1    0.002043    0.048014    0.113421    1.230225 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.048014    0.000004    1.230229 v _300_/D (sg13g2_dfrbpq_2)
                                              1.230229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    5.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850672   clock uncertainty
                                  0.000000    4.850672   clock reconvergence pessimism
                                 -0.127476    4.723196   library setup time
                                              4.723196   data required time
---------------------------------------------------------------------------------------------
                                              4.723196   data required time
                                             -1.230229   data arrival time
---------------------------------------------------------------------------------------------
                                              3.492967   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000042    0.364578 v _142_/A (sg13g2_or2_1)
     7    0.033385    0.114218    0.190628    0.555206 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.114218    0.000214    0.555420 v _143_/B (sg13g2_nor2_2)
     2    0.011916    0.081421    0.095760    0.651180 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.081421    0.000008    0.651188 ^ _144_/B (sg13g2_nand2_2)
     2    0.011074    0.061934    0.076969    0.728157 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.061934    0.000004    0.728161 v _212_/B (sg13g2_nor2_2)
     2    0.058268    0.251428    0.220128    0.948289 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.251428    0.000040    0.948329 ^ _213_/C (sg13g2_nand3_1)
     2    0.008911    0.115542    0.168460    1.116789 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115542    0.000003    1.116792 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003204    0.070081    0.063197    1.179989 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.070081    0.000003    1.179993 ^ _219_/A (sg13g2_inv_1)
     1    0.001874    0.022595    0.035660    1.215652 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022595    0.000003    1.215655 v _301_/D (sg13g2_dfrbpq_1)
                                              1.215655   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000675    5.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850676   clock uncertainty
                                  0.000000    4.850676   clock reconvergence pessimism
                                 -0.118325    4.732350   library setup time
                                              4.732350   data required time
---------------------------------------------------------------------------------------------
                                              4.732350   data required time
                                             -1.215655   data arrival time
---------------------------------------------------------------------------------------------
                                              3.516695   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028756    0.156788    0.157464 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.028756    0.000002    0.157466 ^ fanout55/A (sg13g2_buf_4)
     6    0.025918    0.041602    0.096643    0.254109 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.041602    0.000129    0.254238 ^ fanout54/A (sg13g2_buf_4)
     8    0.037777    0.052986    0.113264    0.367502 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.052986    0.000118    0.367620 ^ _195_/B (sg13g2_xor2_1)
     2    0.008774    0.101860    0.133587    0.501207 ^ _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.101860    0.000000    0.501208 ^ _197_/A2 (sg13g2_a21oi_1)
     2    0.009802    0.094112    0.114664    0.615872 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094112    0.000017    0.615889 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009417    0.133309    0.154774    0.770662 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133309    0.000032    0.770695 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008864    0.083183    0.119918    0.890613 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083183    0.000016    0.890630 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005901    0.102094    0.118510    1.009139 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102094    0.000005    1.009145 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001794    0.055409    0.107862    1.117007 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.055409    0.000002    1.117009 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.117009   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    5.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850333   clock uncertainty
                                  0.000000    4.850333   clock reconvergence pessimism
                                 -0.127093    4.723240   library setup time
                                              4.723240   data required time
---------------------------------------------------------------------------------------------
                                              4.723240   data required time
                                             -1.117009   data arrival time
---------------------------------------------------------------------------------------------
                                              3.606231   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028756    0.156788    0.157464 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.028756    0.000002    0.157466 ^ fanout55/A (sg13g2_buf_4)
     6    0.025918    0.041602    0.096643    0.254109 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.041602    0.000129    0.254238 ^ fanout54/A (sg13g2_buf_4)
     8    0.037777    0.052986    0.113264    0.367502 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.052986    0.000118    0.367620 ^ _195_/B (sg13g2_xor2_1)
     2    0.008774    0.101860    0.133587    0.501207 ^ _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.101860    0.000000    0.501208 ^ _197_/A2 (sg13g2_a21oi_1)
     2    0.009802    0.094112    0.114664    0.615872 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094112    0.000017    0.615889 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009417    0.133309    0.154774    0.770662 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133309    0.000032    0.770695 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008864    0.083183    0.119918    0.890613 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083183    0.000018    0.890631 v _208_/B (sg13g2_xor2_1)
     1    0.001740    0.048053    0.108860    0.999492 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.048053    0.000002    0.999493 v _298_/D (sg13g2_dfrbpq_1)
                                              0.999493   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    5.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850359   clock uncertainty
                                  0.000000    4.850359   clock reconvergence pessimism
                                 -0.127650    4.722709   library setup time
                                              4.722709   data required time
---------------------------------------------------------------------------------------------
                                              4.722709   data required time
                                             -0.999493   data arrival time
---------------------------------------------------------------------------------------------
                                              3.723216   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028756    0.156788    0.157464 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.028756    0.000002    0.157466 ^ fanout55/A (sg13g2_buf_4)
     6    0.025918    0.041602    0.096643    0.254109 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.041602    0.000129    0.254238 ^ fanout54/A (sg13g2_buf_4)
     8    0.037777    0.052986    0.113264    0.367502 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.052986    0.000118    0.367620 ^ _195_/B (sg13g2_xor2_1)
     2    0.008774    0.101860    0.133587    0.501207 ^ _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.101860    0.000000    0.501208 ^ _197_/A2 (sg13g2_a21oi_1)
     2    0.009802    0.094112    0.114664    0.615872 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094112    0.000017    0.615889 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009417    0.133309    0.154774    0.770662 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133309    0.000032    0.770695 ^ _204_/B (sg13g2_xor2_1)
     1    0.001570    0.048001    0.119602    0.890297 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.048001    0.000000    0.890298 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.890298   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    5.000412 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850411   clock uncertainty
                                  0.000000    4.850411   clock reconvergence pessimism
                                 -0.124653    4.725758   library setup time
                                              4.725758   data required time
---------------------------------------------------------------------------------------------
                                              4.725758   data required time
                                             -0.890298   data arrival time
---------------------------------------------------------------------------------------------
                                              3.835460   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028756    0.156788    0.157464 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.028756    0.000002    0.157466 ^ fanout55/A (sg13g2_buf_4)
     6    0.025918    0.041602    0.096643    0.254109 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.041602    0.000129    0.254238 ^ fanout54/A (sg13g2_buf_4)
     8    0.037777    0.052986    0.113264    0.367502 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.052986    0.000118    0.367620 ^ _195_/B (sg13g2_xor2_1)
     2    0.008774    0.101860    0.133587    0.501207 ^ _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.101860    0.000000    0.501208 ^ _197_/A2 (sg13g2_a21oi_1)
     2    0.009802    0.094112    0.114664    0.615872 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094112    0.000012    0.615884 v _200_/A (sg13g2_xor2_1)
     1    0.001904    0.049327    0.118182    0.734066 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.049327    0.000003    0.734069 v _296_/D (sg13g2_dfrbpq_1)
                                              0.734069   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    5.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850543   clock uncertainty
                                  0.000000    4.850543   clock reconvergence pessimism
                                 -0.128015    4.722528   library setup time
                                              4.722528   data required time
---------------------------------------------------------------------------------------------
                                              4.722528   data required time
                                             -0.734069   data arrival time
---------------------------------------------------------------------------------------------
                                              3.988459   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000039    0.235447 v _191_/A (sg13g2_xnor2_1)
     2    0.008593    0.071472    0.110844    0.346291 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071472    0.000005    0.346296 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010076    0.139207    0.144101    0.490397 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139207    0.000028    0.490425 ^ _196_/A (sg13g2_xor2_1)
     1    0.001883    0.054050    0.127651    0.618076 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.054050    0.000003    0.618079 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.618079   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    5.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850576   clock uncertainty
                                  0.000000    4.850576   clock reconvergence pessimism
                                 -0.126578    4.723998   library setup time
                                              4.723998   data required time
---------------------------------------------------------------------------------------------
                                              4.723998   data required time
                                             -0.618079   data arrival time
---------------------------------------------------------------------------------------------
                                              4.105919   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004164    0.029300    0.157177    0.157828 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029300    0.000004    0.157833 ^ fanout76/A (sg13g2_buf_4)
     6    0.027083    0.042689    0.097889    0.255722 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.042689    0.000041    0.255762 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009010    0.106339    0.110618    0.366381 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.106339    0.000008    0.366388 ^ _192_/B (sg13g2_xnor2_1)
     1    0.003100    0.069230    0.109432    0.475821 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.069230    0.000014    0.475835 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.475835   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000651    5.000651 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850652   clock uncertainty
                                  0.000000    4.850652   clock reconvergence pessimism
                                 -0.131507    4.719144   library setup time
                                              4.719144   data required time
---------------------------------------------------------------------------------------------
                                              4.719144   data required time
                                             -0.475835   data arrival time
---------------------------------------------------------------------------------------------
                                              4.243309   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.004103    0.029067    0.156979    0.157609 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029067    0.000004    0.157612 ^ fanout78/A (sg13g2_buf_4)
     7    0.037261    0.052146    0.106082    0.263694 ^ fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.052146    0.000081    0.263775 ^ _128_/A (sg13g2_inv_2)
     5    0.021709    0.044212    0.054651    0.318426 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044212    0.000012    0.318438 v _293_/D (sg13g2_dfrbpq_1)
                                              0.318438   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038442    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    5.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850629   clock uncertainty
                                  0.000000    4.850629   clock reconvergence pessimism
                                 -0.126130    4.724500   library setup time
                                              4.724500   data required time
---------------------------------------------------------------------------------------------
                                              4.724500   data required time
                                             -0.318438   data arrival time
---------------------------------------------------------------------------------------------
                                              4.406062   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003849    0.022669    0.152917    0.153568 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022669    0.000004    0.153572 v fanout76/A (sg13g2_buf_4)
     6    0.026187    0.033610    0.081835    0.235408 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.033610    0.000103    0.235511 v fanout75/A (sg13g2_buf_1)
     4    0.013952    0.051706    0.091045    0.326556 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.051706    0.000048    0.326604 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022463    0.247658    0.230650    0.557254 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.247658    0.000183    0.557437 ^ _185_/B (sg13g2_nor2_2)
     5    0.025711    0.092334    0.135468    0.692905 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092334    0.000066    0.692970 v _254_/B (sg13g2_nor3_1)
     1    0.003639    0.091470    0.118930    0.811900 ^ _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.091470    0.000009    0.811909 ^ _255_/D (sg13g2_nor4_1)
     1    0.003254    0.040682    0.056599    0.868508 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.040682    0.000003    0.868512 v _256_/B2 (sg13g2_a22oi_1)
     1    0.056360    0.490191    0.380593    1.249104 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.490195    0.001239    1.250343 ^ sine_out[0] (out)
                                              1.250343   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.250343   data arrival time
---------------------------------------------------------------------------------------------
                                              1.599657   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.493022e-05 0.000000e+00 4.490155e-09 9.493471e-05  99.0%
Combinational        2.951793e-07 6.769528e-07 3.071813e-08 1.002850e-06   1.0%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                9.522540e-05 6.769528e-07 3.520829e-08 9.593756e-05 100.0%
                            99.3%         0.7%         0.0%
Writing metric power__internal__total: 9.522539767203853e-5
Writing metric power__switching__total: 6.769528226868715e-7
Writing metric power__leakage__total: 3.52082913934737e-8
Writing metric power__total: 9.593756112735718e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15034299231092818
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.000333 source latency _299_/CLK ^
-0.000676 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150343 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15034299231092818
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.000676 source latency _301_/CLK ^
-0.000333 target latency _299_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150343 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.1098630245651284
nom_typ_1p20V_25C: 0.1098630245651284
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 1.5996570076890717
nom_typ_1p20V_25C: 1.5996570076890717
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.200193
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.492967
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.000333         network latency _299_/CLK
        0.000676 network latency _301_/CLK
---------------
0.000333 0.000676 latency
        0.000343 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.000297         network latency _299_/CLK
        0.000602 network latency _301_/CLK
---------------
0.000297 0.000602 latency
        0.000305 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.51 fmax = 663.56
%OL_END_REPORT
