COMMENT ---System Centroid--- This file is a internal script file generated by schmian.
LANGUAGE VHDL
MODULE alu_add
FILENAME ""
BIRTHDAY 2015-12-21 ¿ÀÀü 2:45:05

1 ENTITY alu_add
2 PORT En in std_logic
3 PORT start in std_logic
4 PORT R1 [31:0] in std_logic_vector
5 PORT R2 [31:0] in std_logic_vector
6 PORT result [31:0] out std_logic_vector
7 PORT Sig_overflow out std_logic
8 PORT done_cal out std_logic
