// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module encode_bit (
        ap_ready,
        b_V_read,
        ap_return
);


output   ap_ready;
input  [0:0] b_V_read;
output  [1:0] ap_return;

assign ap_ready = 1'b1;

assign ap_return = ((b_V_read[0:0] === 1'b1) ? 2'd3 : 2'd1);

endmodule //encode_bit
