

================================================================
== Vivado HLS Report for 'merge'
================================================================
* Date:           Wed Mar 18 11:36:34 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |    57967|   115206| 2.898 ms | 5.760 ms |  57962|  115206| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+-----------------------+---------+---------+----------+----------+-------+--------+---------+
        |                         |                       |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
        |         Instance        |         Module        |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
        +-------------------------+-----------------------+---------+---------+----------+----------+-------+--------+---------+
        |merge_Loop_Read_Mat_U0   |merge_Loop_Read_Mat_s  |        7|   115205| 0.350 us | 5.760 ms |      7|  115205|   none  |
        |xfChannelCombine_U0      |xfChannelCombine       |    57961|    57961| 2.898 ms | 2.898 ms |  57961|   57961|   none  |
        |merge_Loop_Write_Mat_U0  |merge_Loop_Write_Mat   |    57602|    57602| 2.880 ms | 2.880 ms |  57602|   57602|   none  |
        |merge_Block_crit_e_U0    |merge_Block_crit_e     |        0|        0|   0 ns   |   0 ns   |      0|       0|   none  |
        +-------------------------+-----------------------+---------+---------+----------+----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      30|    140|    -|
|Instance         |        -|      1|     166|    620|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|       7|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     203|    837|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |merge_Block_crit_e_U0    |merge_Block_crit_e     |        0|      0|   2|   20|    0|
    |merge_Loop_Read_Mat_U0   |merge_Loop_Read_Mat_s  |        0|      1|  86|  290|    0|
    |merge_Loop_Write_Mat_U0  |merge_Loop_Write_Mat   |        0|      0|  25|  142|    0|
    |xfChannelCombine_U0      |xfChannelCombine       |        0|      0|  53|  168|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |Total                    |                       |        0|      1| 166|  620|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |p_in1_V_V_U                |        0|  5|   0|    -|     2|    8|       16|
    |p_in2_V_V_U                |        0|  5|   0|    -|     2|    8|       16|
    |p_in3_V_V_U                |        0|  5|   0|    -|     2|    8|       16|
    |p_out_V_V_U                |        0|  5|   0|    -|     2|   24|       48|
    |p_src1_cols_load7_loc_1_U  |        0|  5|   0|    -|     2|   10|       20|
    |p_src1_cols_load7_loc_U    |        0|  5|   0|    -|     2|   10|       20|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |Total                      |        0| 30|   0|    0|    12|   68|      136|
    +---------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |merge_Block_crit_e_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |merge_Loop_Read_Mat_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                            |    and   |      0|  0|   2|           1|           1|
    |merge_Block_crit_e_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |merge_Loop_Read_Mat_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_merge_Block_crit_e_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_merge_Loop_Read_Mat_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  32|          10|           8|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_merge_Block_crit_e_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready  |   9|          2|    1|          2|
    |merge_Block_crit_e_U0_ap_ready_count         |   9|          2|    2|          4|
    |merge_Loop_Read_Mat_U0_ap_ready_count        |   9|          2|    2|          4|
    |real_start                                   |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  45|         10|    7|         14|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_merge_Block_crit_e_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready  |  1|   0|    1|          0|
    |merge_Block_crit_e_U0_ap_ready_count         |  2|   0|    2|          0|
    |merge_Loop_Read_Mat_U0_ap_ready_count        |  2|   0|    2|          0|
    |start_once_reg                               |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  7|   0|    7|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_start               |  in |    1| ap_ctrl_hs |     merge     | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |     merge     | return value |
|start_out              | out |    1| ap_ctrl_hs |     merge     | return value |
|start_write            | out |    1| ap_ctrl_hs |     merge     | return value |
|ap_clk                 |  in |    1| ap_ctrl_hs |     merge     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     merge     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     merge     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     merge     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     merge     | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |     merge     | return value |
|p_src1_data_V_dout     |  in |    8|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src1_data_V_empty_n  |  in |    1|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src1_data_V_read     | out |    1|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src2_data_V_dout     |  in |    8|   ap_fifo  | p_src2_data_V |    pointer   |
|p_src2_data_V_empty_n  |  in |    1|   ap_fifo  | p_src2_data_V |    pointer   |
|p_src2_data_V_read     | out |    1|   ap_fifo  | p_src2_data_V |    pointer   |
|p_dst_data_V_din       | out |   24|   ap_fifo  |  p_dst_data_V |    pointer   |
|p_dst_data_V_full_n    |  in |    1|   ap_fifo  |  p_dst_data_V |    pointer   |
|p_dst_data_V_write     | out |    1|   ap_fifo  |  p_dst_data_V |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_src1_cols_load7_loc = alloca i10, align 2"   --->   Operation 8 'alloca' 'p_src1_cols_load7_loc' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_src1_cols_load7_loc_1 = alloca i10, align 2"   --->   Operation 9 'alloca' 'p_src1_cols_load7_loc_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_in1_V_V = alloca i8, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:308]   --->   Operation 10 'alloca' 'p_in1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_in2_V_V = alloca i8, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:309]   --->   Operation 11 'alloca' 'p_in2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_in3_V_V = alloca i8, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:310]   --->   Operation 12 'alloca' 'p_in3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_out_V_V = alloca i24, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:311]   --->   Operation 13 'alloca' 'p_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call fastcc void @merge_Block_._crit_e(i10* %p_src1_cols_load7_loc_1)"   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @merge_Loop_Read_Mat_(i10* %p_src1_cols_load7_loc_1, i8* %p_src1_data_V, i8* %p_in1_V_V, i8* %p_src2_data_V, i8* %p_in2_V_V, i8* %p_in3_V_V, i10* %p_src1_cols_load7_loc)"   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @merge_Loop_Read_Mat_(i10* %p_src1_cols_load7_loc_1, i8* %p_src1_data_V, i8* %p_in1_V_V, i8* %p_src2_data_V, i8* %p_in2_V_V, i8* %p_in3_V_V, i10* %p_src1_cols_load7_loc)"   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @xfChannelCombine(i8* %p_in1_V_V, i8* %p_in2_V_V, i8* %p_in3_V_V, i24* %p_out_V_V, i10* %p_src1_cols_load7_loc)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @xfChannelCombine(i8* %p_in1_V_V, i8* %p_in2_V_V, i8* %p_in3_V_V, i24* %p_out_V_V, i10* %p_src1_cols_load7_loc)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @merge_Loop_Write_Mat(i24* %p_out_V_V, i24* %p_dst_data_V)"   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:314]   --->   Operation 23 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @p_in1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_in1_V_V, i8* %p_in1_V_V)"   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @p_in2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_in2_V_V, i8* %p_in2_V_V)"   --->   Operation 26 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @p_in3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_in3_V_V, i8* %p_in3_V_V)"   --->   Operation 28 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @p_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* %p_out_V_V, i24* %p_out_V_V)"   --->   Operation 30 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @p_src1_OC_cols_OC_loa_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %p_src1_cols_load7_loc_1, i10* %p_src1_cols_load7_loc_1)"   --->   Operation 32 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src1_cols_load7_loc_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @p_src1_OC_cols_OC_loa, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %p_src1_cols_load7_loc, i10* %p_src1_cols_load7_loc)"   --->   Operation 34 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src1_cols_load7_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @merge_Loop_Write_Mat(i24* %p_out_V_V, i24* %p_dst_data_V)"   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:344]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src1_cols_load7_loc      (alloca              ) [ 00111111]
p_src1_cols_load7_loc_1    (alloca              ) [ 01111111]
p_in1_V_V                  (alloca              ) [ 00111111]
p_in2_V_V                  (alloca              ) [ 00111111]
p_in3_V_V                  (alloca              ) [ 00111111]
p_out_V_V                  (alloca              ) [ 00111111]
call_ln0                   (call                ) [ 00000000]
call_ln0                   (call                ) [ 00000000]
call_ln330                 (call                ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specdataflowpipeline_ln314 (specdataflowpipeline) [ 00000000]
empty                      (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_136                  (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_137                  (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_138                  (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_139                  (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_140                  (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
call_ln0                   (call                ) [ 00000000]
ret_ln344                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src2_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src2_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_dst_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge_Block_._crit_e"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge_Loop_Read_Mat_"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfChannelCombine"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge_Loop_Write_Mat"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in2_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in3_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_OC_cols_OC_loa_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_OC_cols_OC_loa"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_src1_cols_load7_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src1_cols_load7_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_src1_cols_load7_loc_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src1_cols_load7_loc_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_in1_V_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_in1_V_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_in2_V_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_in2_V_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_in3_V_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_in3_V_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_out_V_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_out_V_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_merge_Loop_Read_Mat_s_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="1"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="0" index="3" bw="8" slack="1"/>
<pin id="77" dir="0" index="4" bw="8" slack="0"/>
<pin id="78" dir="0" index="5" bw="8" slack="1"/>
<pin id="79" dir="0" index="6" bw="8" slack="1"/>
<pin id="80" dir="0" index="7" bw="10" slack="1"/>
<pin id="81" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_xfChannelCombine_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="3"/>
<pin id="88" dir="0" index="2" bw="8" slack="3"/>
<pin id="89" dir="0" index="3" bw="8" slack="3"/>
<pin id="90" dir="0" index="4" bw="24" slack="3"/>
<pin id="91" dir="0" index="5" bw="10" slack="3"/>
<pin id="92" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln330/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_merge_Loop_Write_Mat_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="5"/>
<pin id="97" dir="0" index="2" bw="24" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="call_ln0_merge_Block_crit_e_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="10" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="p_src1_cols_load7_loc_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="1"/>
<pin id="108" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_src1_cols_load7_loc "/>
</bind>
</comp>

<comp id="112" class="1005" name="p_src1_cols_load7_loc_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_src1_cols_load7_loc_1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_in1_V_V_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_in1_V_V "/>
</bind>
</comp>

<comp id="124" class="1005" name="p_in2_V_V_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="1"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_in2_V_V "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_in3_V_V_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_in3_V_V "/>
</bind>
</comp>

<comp id="136" class="1005" name="p_out_V_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="3"/>
<pin id="138" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="p_out_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="48" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="72" pin=7"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="85" pin=5"/></net>

<net id="115"><net_src comp="52" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="121"><net_src comp="56" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="127"><net_src comp="60" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="133"><net_src comp="64" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="72" pin=6"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="85" pin=3"/></net>

<net id="139"><net_src comp="68" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="85" pin=4"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_V | {6 7 }
 - Input state : 
	Port: merge : p_src1_data_V | {2 3 }
	Port: merge : p_src2_data_V | {2 3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |   grp_merge_Loop_Read_Mat_s_fu_72  |    1    |  3.538  |    89   |    61   |
|   call   |     grp_xfChannelCombine_fu_85     |    0    |    0    |    64   |    62   |
|          |   grp_merge_Loop_Write_Mat_fu_94   |    0    |    0    |    33   |    36   |
|          | call_ln0_merge_Block_crit_e_fu_101 |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    1    |  3.538  |   186   |   159   |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       p_in1_V_V_reg_118       |    8   |
|       p_in2_V_V_reg_124       |    8   |
|       p_in3_V_V_reg_130       |    8   |
|       p_out_V_V_reg_136       |   24   |
|p_src1_cols_load7_loc_1_reg_112|   10   |
| p_src1_cols_load7_loc_reg_106 |   10   |
+-------------------------------+--------+
|             Total             |   68   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    3   |   186  |   159  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   68   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   254  |   159  |
+-----------+--------+--------+--------+--------+
