

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s'
================================================================
* Date:           Wed Feb 26 01:36:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.972 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     747|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|       -|    -|
|Register             |        -|     -|        -|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        0|     747|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln58_15_fu_592_p2  |         +|   0|  0|  17|          13|          13|
    |add_ln58_16_fu_598_p2  |         +|   0|  0|  17|          12|           8|
    |add_ln58_17_fu_604_p2  |         +|   0|  0|  17|          12|          12|
    |add_ln58_18_fu_614_p2  |         +|   0|  0|  17|          13|          13|
    |add_ln58_19_fu_620_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln58_20_fu_640_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln58_21_fu_650_p2  |         +|   0|  0|  18|          10|          10|
    |add_ln58_22_fu_670_p2  |         +|   0|  0|  17|          12|          12|
    |add_ln58_23_fu_676_p2  |         +|   0|  0|  17|          12|          12|
    |add_ln58_24_fu_704_p2  |         +|   0|  0|  17|          12|          12|
    |add_ln58_25_fu_720_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln58_26_fu_730_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln58_27_fu_736_p2  |         +|   0|  0|  17|          12|          12|
    |add_ln58_28_fu_742_p2  |         +|   0|  0|  17|          12|          12|
    |add_ln58_29_fu_762_p2  |         +|   0|  0|  18|          11|           5|
    |add_ln58_30_fu_772_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln58_31_fu_782_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln58_32_fu_788_p2  |         +|   0|  0|  17|          12|          12|
    |add_ln58_33_fu_794_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln58_34_fu_804_p2  |         +|   0|  0|  17|          12|          12|
    |add_ln58_35_fu_814_p2  |         +|   0|  0|  17|          11|          11|
    |add_ln58_36_fu_834_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln58_37_fu_844_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln58_fu_586_p2     |         +|   0|  0|  20|          13|          13|
    |sub_ln42_10_fu_502_p2  |         -|   0|  0|  17|          11|          11|
    |sub_ln42_11_fu_520_p2  |         -|   0|  0|  18|           1|          11|
    |sub_ln42_1_fu_208_p2   |         -|   0|  0|  18|           1|          11|
    |sub_ln42_2_fu_218_p2   |         -|   0|  0|  14|           1|           7|
    |sub_ln42_3_fu_292_p2   |         -|   0|  0|  19|          12|          12|
    |sub_ln42_4_fu_318_p2   |         -|   0|  0|  18|           1|          11|
    |sub_ln42_5_fu_360_p2   |         -|   0|  0|  14|           1|           7|
    |sub_ln42_6_fu_394_p2   |         -|   0|  0|  18|          11|          11|
    |sub_ln42_7_fu_416_p2   |         -|   0|  0|  16|           1|           9|
    |sub_ln42_8_fu_450_p2   |         -|   0|  0|  18|          10|          10|
    |sub_ln42_9_fu_472_p2   |         -|   0|  0|  16|           9|           9|
    |sub_ln42_fu_186_p2     |         -|   0|  0|  16|           9|           9|
    |sub_ln58_10_fu_660_p2  |         -|   0|  0|  18|           6|          11|
    |sub_ln58_11_fu_752_p2  |         -|   0|  0|  18|          11|          11|
    |sub_ln58_12_fu_824_p2  |         -|   0|  0|  18|           6|          11|
    |sub_ln58_9_fu_630_p2   |         -|   0|  0|  17|          10|          10|
    |sub_ln58_fu_710_p2     |         -|   0|  0|  17|          12|          12|
    |tmp65_fu_686_p2        |         -|   0|  0|  14|           7|           7|
    |tmp8_fu_568_p2         |         -|   0|  0|  13|           6|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 747|         412|         462|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>|  return value|
|ap_return_0  |  out|   12|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>|  return value|
|ap_return_1  |  out|   12|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>|  return value|
|ap_return_2  |  out|   12|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>|  return value|
|ap_return_3  |  out|   12|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>|  return value|
|ap_return_4  |  out|   12|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>|  return value|
|data_0_val   |   in|    5|     ap_none|                                                                   data_0_val|        scalar|
|data_5_val   |   in|    4|     ap_none|                                                                   data_5_val|        scalar|
|data_11_val  |   in|    8|     ap_none|                                                                  data_11_val|        scalar|
|data_12_val  |   in|    6|     ap_none|                                                                  data_12_val|        scalar|
|data_13_val  |   in|    4|     ap_none|                                                                  data_13_val|        scalar|
|data_17_val  |   in|    5|     ap_none|                                                                  data_17_val|        scalar|
|data_21_val  |   in|    6|     ap_none|                                                                  data_21_val|        scalar|
|data_28_val  |   in|    6|     ap_none|                                                                  data_28_val|        scalar|
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

