// Seed: 2428754105
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1
);
  final begin
    if (1) begin
      id_0 <= 1;
      id_1 <= id_3;
    end else id_1 <= 1;
    id_0 <= id_4;
  end
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  assign id_0 = 1;
  supply1 id_6 = 1;
  wire id_7;
endmodule
