Warning: There are 9 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : mp4
Version: R-2020.09-SP4
Date   : Thu Dec  8 13:26:58 2022
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /class/ece411/freepdk-45nm/stdcells.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mp4                    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
mp4                                    1.61e+03 1.10e+04 5.97e+06 1.86e+04 100.0
  FWD_UNIT (forwardingunit)               4.087    4.122 1.86e+03   10.070   0.1
  WB_STAGE (writeback_stage)              3.980    3.514 6.65e+03   14.148   0.1
  MEM_WB (mem_wb)                        32.632   89.450 1.28e+04  134.895   0.7
  MEM_BB (memory_blkbox)                847.206 2.87e+03 3.23e+06 6.95e+03  37.4
    CA_ADPT (cacheline_adaptor)           5.312   20.202 1.93e+04   44.790   0.2
      fsm (f_s_m)                      3.73e-02    0.687 1.57e+03    2.291   0.0
    EIGHTWAY_L2 (modular_cache)         497.130 2.42e+03 2.22e+06 5.13e+03  27.6
      datapath (modular_cache_datapath)
                                        497.097 2.41e+03 2.21e+06 5.12e+03  27.6
        w8 (modular_data_array_0)        57.095  361.436 2.27e+05  645.597   3.5
        w7 (modular_data_array_1)        57.363  289.005 2.35e+05  581.835   3.1
        w6 (modular_data_array_2)        56.499  355.655 2.25e+05  637.580   3.4
        w5 (modular_data_array_3)        57.113  191.691 2.35e+05  484.026   2.6
        w4 (modular_data_array_4)        57.234  362.148 2.27e+05  646.602   3.5
        w3 (modular_data_array_5)        57.022  191.535 2.35e+05  483.729   2.6
        w2 (modular_data_array_6)        56.957  256.220 2.34e+05  547.566   2.9
        w1 (modular_data_array_7)        56.610  190.868 2.35e+05  482.646   2.6
        PLRU_array (modular_array_s_index3_width7)
                                          2.424   14.566 7.99e+03   24.983   0.1
        tag_array8 (modular_array_s_index3_width24_0)
                                          4.777   22.667 2.20e+04   49.395   0.3
        tag_array7 (modular_array_s_index3_width24_1)
                                          4.768   22.715 2.14e+04   48.899   0.3
        tag_array6 (modular_array_s_index3_width24_2)
                                          4.801   22.442 2.15e+04   48.792   0.3
        tag_array5 (modular_array_s_index3_width24_3)
                                          4.762   22.685 2.15e+04   48.952   0.3
        tag_array4 (modular_array_s_index3_width24_4)
                                          4.793   22.576 2.14e+04   48.813   0.3
        tag_array3 (modular_array_s_index3_width24_5)
                                          4.760   22.694 2.14e+04   48.859   0.3
        tag_array2 (modular_array_s_index3_width24_6)
                                          4.772   22.624 2.19e+04   49.308   0.3
        tag_array1 (modular_array_s_index3_width24_7)
                                          4.761   22.694 2.14e+04   48.861   0.3
        valid_array_8 (modular_array_s_index3_width1_0)
                                       9.34e-03    1.286 1.85e+03    3.143   0.0
        valid_array_7 (modular_array_s_index3_width1_1)
                                       6.63e-03    1.283 1.85e+03    3.141   0.0
        valid_array_6 (modular_array_s_index3_width1_2)
                                       1.70e-02    1.115 1.86e+03    2.991   0.0
        valid_array_5 (modular_array_s_index3_width1_3)
                                       5.29e-03    1.277 1.83e+03    3.116   0.0
        valid_array_4 (modular_array_s_index3_width1_4)
                                       1.38e-02    1.087 1.83e+03    2.932   0.0
        valid_array_3 (modular_array_s_index3_width1_5)
                                       3.84e-03    1.273 1.81e+03    3.088   0.0
        valid_array_2 (modular_array_s_index3_width1_6)
                                       6.70e-03    1.277 1.88e+03    3.161   0.0
        valid_array_1 (modular_array_s_index3_width1_7)
                                       3.02e-03    1.272 1.81e+03    3.086   0.0
        dirty_bit_array_way_8 (modular_array_s_index3_width1_8)
                                       3.10e-03    0.578 1.78e+03    2.357   0.0
        dirty_bit_array_way_7 (modular_array_s_index3_width1_9)
                                       2.94e-03    1.273 1.77e+03    3.043   0.0
        dirty_bit_array_way_6 (modular_array_s_index3_width1_10)
                                       3.50e-03    1.273 1.79e+03    3.063   0.0
        dirty_bit_array_way_5 (modular_array_s_index3_width1_11)
                                       3.50e-03    1.273 1.79e+03    3.063   0.0
        dirty_bit_array_way_4 (modular_array_s_index3_width1_12)
                                       3.50e-03    1.273 1.79e+03    3.063   0.0
        dirty_bit_array_way_3 (modular_array_s_index3_width1_13)
                                       2.58e-03    1.273 1.75e+03    3.030   0.0
        dirty_bit_array_way_2 (modular_array_s_index3_width1_14)
                                       2.58e-03    1.273 1.75e+03    3.030   0.0
        dirty_bit_array_way_1 (modular_array_s_index3_width1_15)
                                       2.48e-03    1.273 1.75e+03    3.030   0.0
      control (modular_cache_control)  3.20e-02    1.380 3.73e+03    5.144   0.0
    ARBITER (arbiter)                  7.23e-02    1.399 1.84e+04   19.890   0.1
    D_CACHE (twowayl1_cache_0)          241.842  277.361 5.01e+05 1.02e+03   5.5
      L1_bus_adapter (twowayl1_bus_adapter_0)
                                          9.545    1.871 4.66e+03   16.081   0.1
      L1_datapath (twowayl1_cache_datapath_0)
                                        231.058  273.834 4.96e+05 1.00e+03   5.4
        w2 (twowayl1_data_array_0)       96.009  121.340 1.89e+05  405.928   2.2
        w1 (twowayl1_data_array_1)      100.484  127.532 2.13e+05  440.583   2.4
        tag_array2 (twowayl1_array_s_index3_width24_0)
                                          6.692    7.242 2.13e+04   35.246   0.2
        tag_array1 (twowayl1_array_s_index3_width24_1)
                                          5.493    5.623 2.02e+04   31.355   0.2
        LRU_array (twowayl1_array_s_index3_width1_0)
                                          1.508    1.687 1.67e+03    4.868   0.0
        valid_array_2 (twowayl1_array_s_index3_width1_1)
                                          1.378    1.232 1.59e+03    4.197   0.0
        valid_array_1 (twowayl1_array_s_index3_width1_2)
                                          1.178    1.024 1.51e+03    3.714   0.0
        dirty_bit_array_way_2 (twowayl1_array_s_index3_width1_3)
                                          1.383    1.622 1.69e+03    4.698   0.0
        dirty_bit_array_way_1 (twowayl1_array_s_index3_width1_4)
                                          1.308    1.322 1.61e+03    4.244   0.0
      L1_control (twowayl1_cache_control_0)
                                          1.239    1.656 1.02e+03    3.919   0.0
    I_CACHE (twowayl1_cache_1)          102.774  160.338 4.75e+05  737.668   4.0
      L1_bus_adapter (twowayl1_bus_adapter_1)
                                         17.745   10.797 5.17e+03   33.710   0.2
      L1_datapath (twowayl1_cache_datapath_1)
                                         84.286  148.723 4.69e+05  701.984   3.8
        w2 (twowayl1_data_array_2)       35.523   61.037 2.07e+05  303.451   1.6
        w1 (twowayl1_data_array_3)       36.542   64.266 2.05e+05  306.025   1.6
        tag_array2 (twowayl1_array_s_index3_width24_2)
                                          1.887    5.203 2.04e+04   27.479   0.1
        tag_array1 (twowayl1_array_s_index3_width24_3)
                                          1.888    5.231 2.04e+04   27.503   0.1
        LRU_array (twowayl1_array_s_index3_width1_5)
                                          2.039    5.076 1.66e+03    8.772   0.0
        valid_array_2 (twowayl1_array_s_index3_width1_6)
                                          0.497    1.119 1.67e+03    3.287   0.0
        valid_array_1 (twowayl1_array_s_index3_width1_7)
                                          0.502    1.090 1.62e+03    3.216   0.0
      L1_control (twowayl1_cache_control_1)
                                          0.742    0.818  413.341    1.974   0.0
  MEM_STAGE (mem_stage)                   5.756    3.129 6.20e+03   15.082   0.1
    BR_CHECKER (static_nt_predictor)      0.370    0.241  290.162    0.901   0.0
  EX_MEM (ex_mem)                        45.686  105.519 1.46e+04  165.817   0.9
  EXECUTE (execute)                      77.395   53.776 4.40e+04  175.179   0.9
    cmp (cmp)                             3.661    3.874 4.36e+03   11.897   0.1
    alu (alu)                            47.199   37.316 2.25e+04  107.003   0.6
  ID_EX (id_ex)                          15.355   32.333 1.71e+04   64.833   0.3
  INSTR_DECODE (instr_decode)            56.920   99.256 1.17e+05  273.552   1.5
    stall (stall)                         1.020    1.715  510.748    3.246   0.0
    WRDGEN (WordGenerator)                7.151    8.349 2.39e+03   17.885   0.1
    regfile (regfile)                    44.224   87.229 1.14e+05  245.043   1.3
  IF_ID (if_id)                          18.845   49.912 6.81e+03   75.572   0.4
  INSTR_FETCH (instr_fetch)             499.328 7.70e+03 2.51e+06 1.07e+04  57.6
    BR_PREDICTOR (br_pred_blkbox)       480.104 7.66e+03 2.49e+06 1.06e+04  57.2
      META_PRED (meta_pred)              35.175  725.427 2.12e+05  972.923   5.2
      LBR_PRED (local_br_pred)          301.402 5.75e+03 1.85e+06 7.90e+03  42.5
      GBR_PRED (global_br_pred)         143.472 1.18e+03 4.36e+05 1.76e+03   9.5
    PC (pc_register)                     11.363   22.899 3.31e+03   37.573   0.2
1
