
*** Running vivado
    with args -log design_2_ov7670_buffer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_ov7670_buffer_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_2_ov7670_buffer_0_0.tcl -notrace
Command: synth_design -top design_2_ov7670_buffer_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28750 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1564.695 ; gain = 0.000 ; free physical = 1885 ; free virtual = 15956
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_ov7670_buffer_0_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ip/design_2_ov7670_buffer_0_0/synth/design_2_ov7670_buffer_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ov7670_buffer' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ipshared/cbce/hdl/verilog/ov7670_buffer.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ipshared/cbce/hdl/verilog/ov7670_buffer.v:199]
INFO: [Synth 8-6157] synthesizing module 'ov7670_buffer_AXILiteS_s_axi' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ipshared/cbce/hdl/verilog/ov7670_buffer_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_OUTSTREAM_GRAYSCALE_V_DATA_0 bound to: 5'b10000 
	Parameter ADDR_OUTSTREAM_GRAYSCALE_V_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ipshared/cbce/hdl/verilog/ov7670_buffer_AXILiteS_s_axi.v:165]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_buffer_AXILiteS_s_axi' (1#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ipshared/cbce/hdl/verilog/ov7670_buffer_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_buffer' (2#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ipshared/cbce/hdl/verilog/ov7670_buffer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_2_ov7670_buffer_0_0' (3#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ip/design_2_ov7670_buffer_0_0/synth/design_2_ov7670_buffer_0_0.v:58]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_AWREADY
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_WREADY
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_ARREADY
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RVALID
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[31]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[30]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[29]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[28]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[27]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[26]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[25]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[24]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[23]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[22]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[21]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[20]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[19]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[18]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[17]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[16]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[15]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[14]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[13]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[12]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[11]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[10]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[9]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[8]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[7]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[6]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[5]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[4]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[3]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[2]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[1]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RLAST
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RID[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RUSER[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RRESP[1]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RRESP[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BVALID
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BRESP[1]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BRESP[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BID[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1564.695 ; gain = 0.000 ; free physical = 1891 ; free virtual = 15966
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1564.695 ; gain = 0.000 ; free physical = 1892 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1564.695 ; gain = 0.000 ; free physical = 1892 ; free virtual = 15967
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ip/design_2_ov7670_buffer_0_0/constraints/ov7670_buffer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_2/ip/design_2_ov7670_buffer_0_0/constraints/ov7670_buffer_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_2_ov7670_buffer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_2_ov7670_buffer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2310.973 ; gain = 0.000 ; free physical = 1121 ; free virtual = 15350
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2310.973 ; gain = 746.277 ; free physical = 1179 ; free virtual = 15409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2310.973 ; gain = 746.277 ; free physical = 1179 ; free virtual = 15409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_2_ov7670_buffer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2310.973 ; gain = 746.277 ; free physical = 1179 ; free virtual = 15409
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ov7670_buffer_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ov7670_buffer_AXILiteS_s_axi'
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ov7670_buffer_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ov7670_buffer_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2310.973 ; gain = 746.277 ; free physical = 1172 ; free virtual = 15402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov7670_buffer_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_AWREADY
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_WREADY
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_ARREADY
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RVALID
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[31]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[30]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[29]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[28]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[27]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[26]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[25]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[24]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[23]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[22]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[21]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[20]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[19]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[18]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[17]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[16]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[15]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[14]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[13]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[12]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[11]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[10]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[9]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[8]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[7]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[6]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[5]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[4]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[3]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[2]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[1]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RDATA[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RLAST
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RID[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RUSER[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RRESP[1]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_RRESP[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BVALID
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BRESP[1]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BRESP[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BID[0]
WARNING: [Synth 8-3331] design ov7670_buffer has unconnected port m_axi_gmem_BUSER[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2310.973 ; gain = 746.277 ; free physical = 1159 ; free virtual = 15393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 2715.387 ; gain = 1150.691 ; free physical = 336 ; free virtual = 14608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 2735.418 ; gain = 1170.723 ; free physical = 334 ; free virtual = 14606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 2735.418 ; gain = 1170.723 ; free physical = 334 ; free virtual = 14606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:31 . Memory (MB): peak = 2735.418 ; gain = 1170.723 ; free physical = 343 ; free virtual = 14616
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:31 . Memory (MB): peak = 2735.418 ; gain = 1170.723 ; free physical = 343 ; free virtual = 14616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:31 . Memory (MB): peak = 2735.418 ; gain = 1170.723 ; free physical = 343 ; free virtual = 14616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:31 . Memory (MB): peak = 2735.418 ; gain = 1170.723 ; free physical = 343 ; free virtual = 14616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:31 . Memory (MB): peak = 2735.418 ; gain = 1170.723 ; free physical = 343 ; free virtual = 14616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:31 . Memory (MB): peak = 2735.418 ; gain = 1170.723 ; free physical = 343 ; free virtual = 14616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |    68|
|4     |LUT4 |     6|
|5     |LUT5 |     9|
|6     |LUT6 |     7|
|7     |FDRE |   138|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   236|
|2     |  inst                             |ov7670_buffer                |   236|
|3     |    ov7670_buffer_AXILiteS_s_axi_U |ov7670_buffer_AXILiteS_s_axi |   119|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:31 . Memory (MB): peak = 2735.418 ; gain = 1170.723 ; free physical = 343 ; free virtual = 14616
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 2735.418 ; gain = 424.445 ; free physical = 381 ; free virtual = 14655
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:31 . Memory (MB): peak = 2735.426 ; gain = 1170.723 ; free physical = 381 ; free virtual = 14655
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:33 . Memory (MB): peak = 2779.434 ; gain = 1222.742 ; free physical = 402 ; free virtual = 14652
INFO: [Common 17-1381] The checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_2_ov7670_buffer_0_0_synth_1/design_2_ov7670_buffer_0_0.dcp' has been generated.
