==39226== Cachegrind, a cache and branch-prediction profiler
==39226== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39226== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39226== Command: ./sift .
==39226== 
--39226-- warning: L3 cache found, using its data for the LL simulation.
--39226-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39226-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39226== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39226== (see section Limitations in user manual)
==39226== NOTE: further instances of this message will not be shown
==39226== 
==39226== I   refs:      3,167,698,646
==39226== I1  misses:            1,822
==39226== LLi misses:            1,817
==39226== I1  miss rate:          0.00%
==39226== LLi miss rate:          0.00%
==39226== 
==39226== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39226== D1  misses:        4,906,902  (  2,867,721 rd   +   2,039,181 wr)
==39226== LLd misses:        4,107,703  (  2,206,370 rd   +   1,901,333 wr)
==39226== D1  miss rate:           0.5% (        0.4%     +         0.7%  )
==39226== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39226== 
==39226== LL refs:           4,908,724  (  2,869,543 rd   +   2,039,181 wr)
==39226== LL misses:         4,109,520  (  2,208,187 rd   +   1,901,333 wr)
==39226== LL miss rate:            0.1% (        0.1%     +         0.6%  )
