<root><simulation><result_generated_time />2023-05-16 18:11:59<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 25, 'OX': 25, 'IY': 75, 'IX': 75, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69120000<total_data_size_element />{'W': 110592, 'I': 2880000, 'O': 15000}<total_data_reuse />{'W': 625, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />5/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [6, 1, 1], 'I': [750, 1, 1], 'O': [125, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OX', 5)]], [[], [('FY', 3), ('C', 2)]], [], []]<I />[[], [[('OY', 25)], [('FY', 3), ('OX', 5), ('C', 2)]], [], []]<O />[[[], [('FY', 3), ('C', 2)]], [[('OY', 25)], [('OX', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12)], [('C', 16), ('FX', 3), ('C', 4), ('C', 4), ('OX', 5)], []]<I />[[('K', 2), ('K', 12)], [('C', 16), ('FX', 3), ('C', 4), ('C', 4), ('OX', 5)], []]<O />[[('K', 2), ('K', 12), ('C', 16), ('FX', 3), ('C', 4), ('C', 4)], [('OX', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [125.0, 1, 5, 1], 'I': [2.78, 8.64, 1.0, 1.0], 'O': [6.0, 768, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [192, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [192, 120000, 120000], 'O_partial': [192, 0, 0], 'O_final': [0, 120000, 120000]}<actual_mem_utilization_individual />{'W': [0.38, 0.03, 0.0], 'I': [0.02, 0.69, 0.0], 'O': [0.38, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.72, 0.0], 'I': [0.02, 0.72, 0.0], 'O': [0.38, 0.72, 0.0]}<effective_mem_size_bit />{'W': [96, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [192, 24000, 120000], 'O_partial': [192, 0, 0], 'O_final': [0, 24000, 120000]}<total_unit_count />{'W': [750, 6, 1, 1], 'I': [750, 750, 1, 1], 'O': [750, 125, 1, 1]}<unique_unit_count />{'W': [6, 6, 1, 1], 'I': [270, 750, 1, 1], 'O': [125, 125, 1, 1]}<duplicate_unit_count />{'W': [125.0, 1.0, 1.0, 1.0], 'I': [2.7777777777777777, 1.0, 1.0, 1.0], 'O': [6.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[552960, 552960], [552960, 110592], [110592, 0]]<I />[[1036800, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(11505000, 11520000), (15000, 0)], [(0, 15000), (15000, 0)], [(0, 15000), (0, 0)]]<O_partial />[[(11505000, 11520000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (15000, 0)], [(0, 15000), (15000, 0)], [(0, 15000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[69120, 69120], [8640, 1728], [432, 0]]<I />[[129600, 360000], [45000, 45000], [11250, 0]]<O />[[(1438125, 1440000), (1875, 0)], [(0, 234), (234, 0)], [(0, 59), (0, 0)]]<O_partial />[([1438125, 1440000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1875, 0]), ([0, 234], [234, 0]), ([0, 59], [0, 0])]</mem_access_count_word><mac_count><active />69120000<idle />25251840</mac_count></basic_info><energy><total_energy />152385815.8<mem_energy_breakdown><W />[48.4, 1070.2, 575.4]<I />[174.8, 8918.4, 14983.3]<O />[1008.8, 46.5, 78.0]</mem_energy_breakdown><MAC_energy><active_MAC />151096320.0<idle_MAC />1262592.0<total />152358912.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.486<utilization_without_data_loading />0.7324<utilization_spatial />0.7324<utilization_temporal_with_data_loading />0.6635<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />138891<latency_cycle_without_data_loading />92160<ideal_computing_cycle />92160<data_loading><load_cycle_total />46731<load_cycle_individual />{'W': [3, 1728, 0], 'I': [12, 45000, 0]}<load_cycle_combined />{'W': 1728, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-92159], [-80619, -84458], [-92160, -92160]], 'I': [[-92159], [-92136, -46068], [-92160, -92160]], 'O': [[-92160], [-92145, -91925], [-91926, -92101]]}<mem_stall_cycle_shared />{'W': [[-92159], [-80619, 0], [0, 0]], 'I': [[-92159], [-92136, 0], [0, 0]], 'O': [[-92160], [-92145, -91925], [-91926, -92101]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [192, 120000, 120000], 'O_partial': [192, 0, 0], 'O_final': [0, 120000, 120000]}<data_size_each_level_total />{'W': [1152, 884736, 884736], 'I': [6000, 23040000, 23040000], 'O': [24000, 120000, 120000]}<loop_cycles_each_level />{'W': [24, 92160, 92160], 'I': [24, 92160, 92160], 'O': [18432, 92160, 92160]}<top_ir_loop_size />{'W': [1, 5, 1], 'I': [24, 1, 1], 'O': [768, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [48.0, 9.6], [9.6, 9.6]], 'I': [[2.9, 0.3], [250.0, 250.0], [250.0, 250.0]], 'O': [[8.0, 0.0], [1.3, 1.3], [1.3, 1.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [48.0, 48.0], [48.0, 9.6]], 'I': [[2.9, 8.0], [6000.0, 250.0], [250.0, 250.0]], 'O': [[8.0, 8.0], [1000.0, 1.3], [1.3, 1.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [48.0, 9.6], [9.6, 0]], 'I': [[2.9, 0.3], [250.0, 250.0], [250.0, 0]], 'O': [[8.0, 0.0], [1.3, 1.3], [1.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [299.3, 260.9], [259.6, 1.3]], 'I': [[2.9, 0.3], [299.3, 260.9], [259.6, 1.3]], 'O': [[8.0, 0.0], [299.3, 260.9], [259.6, 1.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 92160], [24, 24, 3840], [92160, 92160, 1]], 'I': [[1, 1, 92160], [24, 24, 3840], [92160, 92160, 1]], 'O': [[1, 1, 92160], [18432, 18432, 5], [92160, 92160, 1]]}<trans_time_real />{'W': [[0, 1, 92160], [[3, 24, 3840], [2, 24, 3840]], [[1728, 92160, 1], [432, 92160, 1]]], 'I': [[0, 1, 92160], [[0, 24, 3840], [12, 24, 3840]], [[45000, 92160, 1], [11250, 92160, 1]]], 'O': [[0, 1, 92160], [[3, 18432, 5], [47, 18432, 5]], [[234, 92160, 1], [59, 92160, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, -22], [-90432, -91728]], 'I': [[-1], [-24, -12], [-47160, -80910]], 'O': [[-1], [-18429, -18385], [-91926, -92101]]}<single_stall_count />{'W': [92159, 3839, 0], 'I': [92159, 3839, 0], 'O': [92160, 5, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [234, 0]}, 1: {'W': [11517, 0], 'I': [46068, 0], 'O': [235, 234]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-92160, -92160], [-91926, -92160]], 1: [[-34575, -92160], [-91925, -91926]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />2</simulation></root>