{
    "code": "module TopModule (\n    input logic clk,                  // Clock signal, negative edge-triggered\n    input logic reset,                // Active high synchronous reset\n    input logic [7:0] d,              // 8-bit data input, d[7] is MSB, d[0] is LSB\n    output logic [7:0] q              // 8-bit output, q[7] is MSB, q[0] is LSB\n);\n\n    always @(negedge clk) begin\n        if (reset) begin\n            q <= 8'b00110100;         // Reset value 0x34\n        end else begin\n            q <= d;                   // Update output with input data\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}