

================================================================
== Synthesis Summary Report of 'gemm'
================================================================
+ General Information: 
    * Date:           Mon Oct  6 23:42:22 2025
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7vx485t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+-------------+-----+
    |          Modules         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |             |     |
    |          & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT     | URAM|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+-------------+-----+
    |+ gemm                    |     -|  0.29|    88193|  8.819e+05|         -|    88194|     -|        no|     -|  52 (1%)|  37773 (6%)|  67239 (22%)|    -|
    | o outer                  |     -|  7.30|    88192|  8.819e+05|      1378|        -|    64|        no|     -|        -|           -|            -|    -|
    |  + gemm_Pipeline_middle  |     -|  0.29|     1344|  1.344e+04|         -|     1344|     -|        no|     -|  52 (1%)|  21322 (3%)|  65786 (21%)|    -|
    |   o middle               |    II|  7.30|     1342|  1.342e+04|       335|       16|    64|       yes|     -|        -|           -|            -|    -|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| m1_0_address0   | 10       |
| m1_0_address1   | 10       |
| m1_0_q0         | 128      |
| m1_0_q1         | 128      |
| m1_1_address0   | 10       |
| m1_1_address1   | 10       |
| m1_1_q0         | 128      |
| m1_1_q1         | 128      |
| m2_0_address0   | 10       |
| m2_0_address1   | 10       |
| m2_0_q0         | 128      |
| m2_0_q1         | 128      |
| m2_1_address0   | 10       |
| m2_1_address1   | 10       |
| m2_1_q0         | 128      |
| m2_1_q1         | 128      |
| prod_0_address0 | 10       |
| prod_0_d0       | 128      |
| prod_0_q0       | 128      |
| prod_1_address0 | 10       |
| prod_1_d0       | 128      |
| prod_1_q0       | 128      |
+-----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| m1       | in        | double*  |
| m2       | in        | double*  |
| prod     | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| m1       | m1_0_address0   | port    | offset   |
| m1       | m1_0_ce0        | port    |          |
| m1       | m1_0_q0         | port    |          |
| m1       | m1_0_address1   | port    | offset   |
| m1       | m1_0_ce1        | port    |          |
| m1       | m1_0_q1         | port    |          |
| m1       | m1_1_address0   | port    | offset   |
| m1       | m1_1_ce0        | port    |          |
| m1       | m1_1_q0         | port    |          |
| m1       | m1_1_address1   | port    | offset   |
| m1       | m1_1_ce1        | port    |          |
| m1       | m1_1_q1         | port    |          |
| m2       | m2_0_address0   | port    | offset   |
| m2       | m2_0_ce0        | port    |          |
| m2       | m2_0_q0         | port    |          |
| m2       | m2_0_address1   | port    | offset   |
| m2       | m2_0_ce1        | port    |          |
| m2       | m2_0_q1         | port    |          |
| m2       | m2_1_address0   | port    | offset   |
| m2       | m2_1_ce0        | port    |          |
| m2       | m2_1_q0         | port    |          |
| m2       | m2_1_address1   | port    | offset   |
| m2       | m2_1_ce1        | port    |          |
| m2       | m2_1_q1         | port    |          |
| prod     | prod_0_address0 | port    | offset   |
| prod     | prod_0_ce0      | port    |          |
| prod     | prod_0_we0      | port    |          |
| prod     | prod_0_d0       | port    |          |
| prod     | prod_0_q0       | port    |          |
| prod     | prod_1_address0 | port    | offset   |
| prod     | prod_1_ce0      | port    |          |
| prod     | prod_1_we0      | port    |          |
| prod     | prod_1_d0       | port    |          |
| prod     | prod_1_q0       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+------------+------+---------+---------+
| + gemm                               | 52  |        |            |      |         |         |
|   add_ln8_fu_1399_p2                 | -   |        | add_ln8    | add  | fabric  | 0       |
|  + gemm_Pipeline_middle              | 52  |        |            |      |         |         |
|    add_ln9_fu_5643_p2                | -   |        | add_ln9    | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult       | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_1     | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_2     | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_3     | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_4     | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_5     | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_6     | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_7     | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_8     | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_9     | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_10    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_10     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_11    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_11     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_12    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_12     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_13    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_13     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_14    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_14     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_15    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | sum_15     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_16    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_16     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_17    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_17     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_18    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_18     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_19    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_19     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_20    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_20     | dadd | fulldsp | 4       |
|    add_ln14_fu_3101_p2               | -   |        | add_ln14   | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_21    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_21     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_22    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_22     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_23    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_23     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_24    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_24     | dadd | fulldsp | 4       |
|    add_ln14_1_fu_3599_p2             | -   |        | add_ln14_1 | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_25    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_25     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_26    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_26     | dadd | fulldsp | 4       |
|    add_ln14_2_fu_3862_p2             | -   |        | add_ln14_2 | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_27    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_27     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_28    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_28     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_29    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_29     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U5 | 10  | yes    | mult_30    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_30     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_31    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   | yes    | sum_31     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_32    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_32     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_33    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_33     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_34    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_34     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_35    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_35     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_36    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_36     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_37    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_37     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_38    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_38     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_39    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_39     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_40    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_40     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_41    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_41     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_42    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_42     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_43    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_43     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_44    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_44     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_45    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_45     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_46    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_46     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_47    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   | yes    | sum_47     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_48    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_48     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U6 | 10  | yes    | mult_49    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_49     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_50    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_50     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_51    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_51     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_52    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_52     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_53    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_53     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_54    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_54     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_55    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_55     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_56    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_56     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_57    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_57     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_58    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_58     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_59    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_59     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_60    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_60     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_61    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_61     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U7 | 10  | yes    | mult_62    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_62     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_full_dsp_1_U8 | 10  | yes    | mult_63    | dmul | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4 | 3   | yes    | sum_63     | dadd | fulldsp | 4       |
|    add_ln17_fu_2601_p2               | -   |        | add_ln17   | add  | fabric  | 0       |
|    add_ln17_1_fu_3880_p2             | -   |        | add_ln17_1 | add  | fabric  | 0       |
|    add_ln17_2_fu_5669_p2             | -   |        | add_ln17_2 | add  | fabric  | 0       |
+--------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------------+--------------------------------+
| Type            | Options                                       | Location                       |
+-----------------+-----------------------------------------------+--------------------------------+
| array_partition | variable=m1 block factor=2 dim=1              | dir_test.tcl:3 in gemm, m1     |
| array_partition | variable=m2 block factor=2 dim=1              | dir_test.tcl:5 in gemm, m2     |
| array_partition | variable=prod block factor=2 dim=1            | dir_test.tcl:7 in gemm, prod   |
| array_reshape   | variable=m1 block factor=2 dim=1              | dir_test.tcl:4 in gemm, m1     |
| array_reshape   | variable=m2 block factor=2 dim=1              | dir_test.tcl:6 in gemm, m2     |
| array_reshape   | variable=prod block factor=2 dim=1            | dir_test.tcl:8 in gemm, prod   |
| bind_op         | variable=i op=add impl=dsp latency=-1         | dir_test.tcl:9 in gemm, i      |
| bind_op         | variable=i_col op=mul impl=dsp latency=-1     | dir_test.tcl:11 in gemm, i_col |
| bind_op         | variable=j op=add impl=dsp latency=-1         | dir_test.tcl:10 in gemm, j     |
| bind_op         | variable=k op=add impl=dsp latency=-1         | dir_test.tcl:12 in gemm, k     |
| bind_op         | variable=k_col op=mul impl=dsp latency=-1     | dir_test.tcl:13 in gemm, k_col |
| bind_op         | variable=mult op=dmul impl=fulldsp latency=-1 | dir_test.tcl:15 in gemm, mult  |
| bind_op         | variable=sum op=dadd impl=fulldsp latency=-1  | dir_test.tcl:14 in gemm, sum   |
| loop_flatten    | off                                           | dir_test.tcl:1 in gemm         |
| pipeline        | style=stp                                     | dir_test.tcl:2 in gemm         |
+-----------------+-----------------------------------------------+--------------------------------+


