
---------- Begin Simulation Statistics ----------
final_tick                               540746628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101989                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739508                       # Number of bytes of host memory used
host_op_rate                                   102328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6014.50                       # Real time elapsed on the host
host_tick_rate                               89907153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613414017                       # Number of instructions simulated
sim_ops                                     615452785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.540747                       # Number of seconds simulated
sim_ticks                                540746628000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.046332                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75198243                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86388756                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6495515                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        115938057                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10319237                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10410027                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           90790                       # Number of indirect misses.
system.cpu0.branchPred.lookups              149290340                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053799                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509384                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4594269                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138975852                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18920520                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532361                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36355308                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561800155                       # Number of instructions committed
system.cpu0.commit.committedOps             562310825                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    975632818                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.374677                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    706362696     72.40%     72.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163953886     16.80%     89.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36559054      3.75%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34563742      3.54%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9660990      0.99%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3357238      0.34%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1029549      0.11%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1225143      0.13%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18920520      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    975632818                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672289                       # Number of function calls committed.
system.cpu0.commit.int_insts                543442492                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174761712                       # Number of loads committed
system.cpu0.commit.membars                    1019953                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019959      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311052191     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175271088     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69813858     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562310825                       # Class of committed instruction
system.cpu0.commit.refs                     245084970                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561800155                       # Number of Instructions Simulated
system.cpu0.committedOps                    562310825                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.902217                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.902217                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            113589840                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1907359                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74555080                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             609957646                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               434262472                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                428444123                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4601225                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3942629                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2066551                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  149290340                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106171256                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    547296187                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2959377                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     618431624                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13004944                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139698                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         429165427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85517480                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578695                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         982964211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.629670                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891973                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               539674283     54.90%     54.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               330771602     33.65%     88.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                67844766      6.90%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36143794      3.68%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3756977      0.38%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2679926      0.27%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   49258      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021777      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021828      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           982964211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       85701866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4652483                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142644340                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.552814                       # Inst execution rate
system.cpu0.iew.exec_refs                   261860515                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73325906                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               87381079                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            188890205                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512631                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2180260                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75064480                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          598649729                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            188534609                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4783780                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            590773803                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                414670                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2780297                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4601225                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3831643                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       140209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10305480                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27691                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7517                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2408389                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14128493                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4741222                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7517                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       798675                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3853808                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                241080045                       # num instructions consuming a value
system.cpu0.iew.wb_count                    584541125                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877201                       # average fanout of values written-back
system.cpu0.iew.wb_producers                211475619                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.546982                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     584593249                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               719879409                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373600941                       # number of integer regfile writes
system.cpu0.ipc                              0.525702                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.525702                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020964      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324787489     54.54%     54.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139855      0.70%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018048      0.17%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           190796763     32.04%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73794417     12.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             595557584                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 98                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     854636                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001435                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 168658     19.73%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                608969     71.25%     90.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                77007      9.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             595391206                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2175002830                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    584541079                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        634995276                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 597116957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                595557584                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532772                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36338900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            68914                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           411                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15780270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    982964211                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605879                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816125                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          550338461     55.99%     55.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          302504636     30.77%     86.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          106490747     10.83%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17752079      1.81%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4062221      0.41%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             548183      0.06%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1116178      0.11%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              85298      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              66408      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      982964211                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557291                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7197755                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1699744                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           188890205                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75064480                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1068666077                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12827416                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94883200                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357820409                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4102905                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               439616579                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5362881                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5952                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            739465524                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             605537308                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          387488848                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424754379                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9709691                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4601225                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19003821                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29668431                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       739465484                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        105007                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3199                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8406003                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3188                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1555365496                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1204672345                       # The number of ROB writes
system.cpu0.timesIdled                       15852314                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.717640                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3059638                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3410297                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           542510                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5461773                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136963                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         192652                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           55689                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6160290                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8595                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509169                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           392474                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420372                       # Number of branches committed
system.cpu1.commit.bw_lim_events               520238                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528183                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4142182                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19248065                       # Number of instructions committed
system.cpu1.commit.committedOps              19757426                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115215096                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171483                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820916                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107044830     92.91%     92.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4029195      3.50%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1373702      1.19%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1299544      1.13%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       360605      0.31%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        93953      0.08%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       443097      0.38%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        49932      0.04%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       520238      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115215096                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227609                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556751                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320815                       # Number of loads committed
system.cpu1.commit.membars                    1018412                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018412      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648798     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829984     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260094      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19757426                       # Class of committed instruction
system.cpu1.commit.refs                       7090090                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19248065                       # Number of Instructions Simulated
system.cpu1.committedOps                     19757426                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.046514                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.046514                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100619871                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               157757                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2872231                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25633326                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3809898                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10079615                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                392949                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               331752                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1091257                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6160290                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3571023                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111454001                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                39616                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      27723581                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1085970                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052931                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3996578                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3196601                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.238208                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115993590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.245538                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.696095                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98869380     85.24%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9979289      8.60%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4287468      3.70%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1843857      1.59%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  765129      0.66%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  158179      0.14%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   89152      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     335      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     801      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115993590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         390095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              412727                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4934594                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187583                       # Inst execution rate
system.cpu1.iew.exec_refs                     7778492                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1857296                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86650241                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6469310                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            599485                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           392040                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2086954                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           23892537                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5921196                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           292352                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21831573                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                352425                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               812479                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                392949                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1755613                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20599                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          135754                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4687                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          513                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1430                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1148495                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       317679                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           513                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       175840                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        236887                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12320130                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21543429                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853288                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10512621                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185107                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21551088                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27297966                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14377710                       # number of integer regfile writes
system.cpu1.ipc                              0.165385                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165385                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018613      4.60%      4.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13243202     59.86%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6497136     29.37%     93.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1364830      6.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22123925                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     600834                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027158                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 128330     21.36%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                419529     69.82%     91.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                52973      8.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21706132                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160876098                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21543417                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         28027953                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  22100949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22123925                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1791588                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4135110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33850                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        263405                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2403990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115993590                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190734                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.648876                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102654902     88.50%     88.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8372353      7.22%     95.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2925421      2.52%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             932784      0.80%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             740965      0.64%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             152853      0.13%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             149809      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40625      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              23878      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115993590                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190095                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3769254                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          421903                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6469310                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2086954                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu1.numCycles                       116383685                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   965102543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               91319202                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168273                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3029832                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4489966                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                628039                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4363                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             31050280                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              24860936                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16665199                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10135904                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5801972                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                392949                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9627683                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3496926                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        31050268                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27886                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               824                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6501197                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           808                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   138593491                       # The number of ROB reads
system.cpu1.rob.rob_writes                   48578743                       # The number of ROB writes
system.cpu1.timesIdled                           4705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.093001                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2304250                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2876968                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           254877                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4086697                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             97980                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101408                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3428                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4490577                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2525                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509175                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170264                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647268                       # Number of branches committed
system.cpu2.commit.bw_lim_events               439561                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528201                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1931267                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505580                       # Number of instructions committed
system.cpu2.commit.committedOps              17014956                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113310829                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150162                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.778748                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106428618     93.93%     93.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3379227      2.98%     96.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1090263      0.96%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1110443      0.98%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       264509      0.23%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        78558      0.07%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       480990      0.42%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        38660      0.03%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       439561      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113310829                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174071                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893358                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697263                       # Number of loads committed
system.cpu2.commit.membars                    1018425                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018425      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796838     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206438     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993117      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014956                       # Class of committed instruction
system.cpu2.commit.refs                       6199567                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505580                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014956                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.894636                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.894636                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            104035664                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                89825                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2194675                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19636295                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2248306                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6128595                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170585                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               220085                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1081758                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4490577                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2483569                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110751708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                12314                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19981883                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 510396                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039460                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2657986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2402230                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.175588                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113664908                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.180285                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.594063                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               101155540     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7366789      6.48%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3042180      2.68%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1452184      1.28%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  559769      0.49%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   85714      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2511      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     167      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113664908                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         135055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              187986                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3953421                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.161784                       # Inst execution rate
system.cpu2.iew.exec_refs                     6688765                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526512                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88403861                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5164643                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            509989                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           167820                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1552647                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18941663                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5162253                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           159969                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18411052                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                339166                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               800672                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170585                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1748041                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18392                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           93059                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3222                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       467380                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        50343                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           212                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50585                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137401                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10789606                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18210273                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.860897                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9288740                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.160020                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18215432                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22727881                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12327282                       # number of integer regfile writes
system.cpu2.ipc                              0.145040                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145040                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018624      5.49%      5.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10823184     58.28%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5705994     30.73%     94.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023078      5.51%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18571021                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     580509                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031259                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 123679     21.31%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409115     70.48%     91.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                47713      8.22%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18132892                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151427168                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18210261                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20868492                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17413092                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18571021                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528571                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1926706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39735                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           370                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       799235                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113664908                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.163384                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.611779                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102520026     90.19%     90.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7176674      6.31%     96.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2160014      1.90%     98.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             757567      0.67%     99.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             726923      0.64%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             123628      0.11%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143594      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37634      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18848      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113664908                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.163190                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3153059                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          336486                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5164643                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1552647                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu2.numCycles                       113799963                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   967686266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93734751                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442199                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3506326                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2738714                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                694904                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2266                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             24008992                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19393571                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13134699                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6385455                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6287071                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170585                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10609736                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1692500                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        24008980                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25667                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               781                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6927221                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           769                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131816529                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38246805                       # The number of ROB writes
system.cpu2.timesIdled                           1752                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            67.292070                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2360447                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3507764                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           537744                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4523288                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            102703                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         242379                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          139676                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5040070                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1274                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509164                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           317821                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470504                       # Number of branches committed
system.cpu3.commit.bw_lim_events               427429                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        4107756                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860217                       # Number of instructions committed
system.cpu3.commit.committedOps              16369578                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107215833                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152679                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.779869                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100412977     93.65%     93.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3442668      3.21%     96.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1157739      1.08%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       974237      0.91%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       248841      0.23%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74680      0.07%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       440309      0.41%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36953      0.03%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       427429      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107215833                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151230                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254549                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568652                       # Number of loads committed
system.cpu3.commit.membars                    1018397                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018397      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353489     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077816     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919738      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369578                       # Class of committed instruction
system.cpu3.commit.refs                       5997566                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860217                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369578                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.809985                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.809985                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95869243                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               220744                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2196922                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21964151                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3034811                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7581536                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                318143                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               353291                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1094699                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5040070                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2910024                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104111547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                29658                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      24203969                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1076132                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046664                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3248796                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2463150                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.224095                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107898432                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.231348                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.686866                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93227109     86.40%     86.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8230406      7.63%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3906724      3.62%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1535813      1.42%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  765932      0.71%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  148126      0.14%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   84053      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      65      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     204      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107898432                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         109401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              332845                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3941362                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.169553                       # Inst execution rate
system.cpu3.iew.exec_refs                     6465968                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441716                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81381753                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5557369                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            605458                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           250393                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1618165                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20473894                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5024252                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           294150                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18313003                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                424709                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               796078                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                318143                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1774128                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17056                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           78572                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2016                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          148                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       988717                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       189251                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           141                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       106925                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        225920                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10750309                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18131635                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.866731                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9317631                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167873                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18136647                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22531174                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12337628                       # number of integer regfile writes
system.cpu3.ipc                              0.146843                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146843                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018615      5.47%      5.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11087131     59.59%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5564852     29.91%     94.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936414      5.03%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18607153                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     585651                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031475                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 128717     21.98%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407672     69.61%     91.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49260      8.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18174175                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         145758880                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18131623                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24578313                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18664931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18607153                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1808963                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        4104315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            60517                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        280760                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2331830                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107898432                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.172451                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.628570                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96706325     89.63%     89.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7261299      6.73%     96.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2134549      1.98%     98.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             738225      0.68%     99.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             719821      0.67%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             129645      0.12%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             149446      0.14%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35080      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              24042      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107898432                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.172276                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3521353                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          332681                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5557369                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1618165                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       108007833                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   973477741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86140920                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036592                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2997444                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3743765                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                701867                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  926                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26066837                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21228575                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14641988                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7595367                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6225274                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                318143                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10066869                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3605396                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26066825                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         33368                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               868                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6477979                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           855                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   127264438                       # The number of ROB reads
system.cpu3.rob.rob_writes                   41637938                       # The number of ROB writes
system.cpu3.timesIdled                           1510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2365212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4688239                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       195391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        41632                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34491935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2033333                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     69095610                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2074965                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             851084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1582255                       # Transaction distribution
system.membus.trans_dist::CleanEvict           740674                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              967                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            564                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1512534                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1512498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        851084                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           160                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7051820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7051820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    252533568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               252533568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1440                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2365309                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2365309    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2365309                       # Request fanout histogram
system.membus.respLayer1.occupancy        12688039000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11702259255                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      3867976536                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22906177792.036396                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 221597555500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57249561000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 483497067000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2481282                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2481282                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2481282                       # number of overall hits
system.cpu2.icache.overall_hits::total        2481282                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2287                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2287                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2287                       # number of overall misses
system.cpu2.icache.overall_misses::total         2287                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    138087499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    138087499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    138087499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    138087499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2483569                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2483569                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2483569                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2483569                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000921                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000921                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000921                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000921                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 60379.317446                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60379.317446                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 60379.317446                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60379.317446                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2018                       # number of writebacks
system.cpu2.icache.writebacks::total             2018                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          237                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          237                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          237                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          237                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2050                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2050                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2050                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2050                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    121681999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    121681999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    121681999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    121681999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000825                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000825                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000825                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000825                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 59357.072683                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59357.072683                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 59357.072683                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59357.072683                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2018                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2481282                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2481282                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2287                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2287                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    138087499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    138087499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2483569                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2483569                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000921                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000921                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 60379.317446                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60379.317446                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          237                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          237                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2050                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2050                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    121681999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    121681999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000825                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000825                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 59357.072683                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59357.072683                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979181                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2344458                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2018                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1161.773043                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349657000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979181                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999349                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999349                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4969188                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4969188                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4645990                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4645990                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4645990                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4645990                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1329707                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1329707                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1329707                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1329707                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 187003048103                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 187003048103                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 187003048103                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 187003048103                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5975697                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5975697                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5975697                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5975697                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.222519                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.222519                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.222519                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.222519                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 140634.777513                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 140634.777513                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 140634.777513                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 140634.777513                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1435718                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       119526                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18085                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1647                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.387227                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.571949                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532620                       # number of writebacks
system.cpu2.dcache.writebacks::total           532620                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1002820                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1002820                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1002820                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1002820                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326887                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326887                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326887                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326887                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39362619666                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39362619666                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39362619666                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39362619666                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054703                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054703                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054703                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054703                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120416.595539                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120416.595539                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120416.595539                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120416.595539                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532620                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4190705                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4190705                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       792265                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       792265                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  85676076000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  85676076000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4982970                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4982970                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158995                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158995                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108140.680202                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108140.680202                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       636376                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       636376                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155889                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155889                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17403675000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17403675000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111641.456421                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111641.456421                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455285                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455285                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537442                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537442                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 101326972103                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 101326972103                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992727                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992727                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541379                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541379                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 188535.641247                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 188535.641247                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       366444                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       366444                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170998                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170998                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21958944666                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21958944666                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172251                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172251                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128416.383034                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128416.383034                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          301                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4526500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4526500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.408644                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.408644                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21762.019231                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21762.019231                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           67                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.131631                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.131631                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5611.940299                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5611.940299                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          145                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       844500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       844500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5824.137931                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5824.137931                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          145                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       715500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       715500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4934.482759                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4934.482759                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       247500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       247500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       231500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       231500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       285049                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         285049                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224126                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224126                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20954057500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20954057500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509175                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509175                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440175                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440175                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93492.310129                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93492.310129                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224126                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224126                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20729931500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20729931500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440175                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440175                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92492.310129                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92492.310129                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.289286                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5477302                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550801                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.944248                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349668500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.289286                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.915290                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.915290                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13522287                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13522287                       # Number of data accesses
system.cpu3.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4087279823.529412                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23462034163.962761                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows            1      0.84%      0.84% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          115     96.64%     97.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 221597591000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54360329000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 486386299000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2907847                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2907847                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2907847                       # number of overall hits
system.cpu3.icache.overall_hits::total        2907847                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2177                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2177                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2177                       # number of overall misses
system.cpu3.icache.overall_misses::total         2177                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    120104498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    120104498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    120104498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    120104498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2910024                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2910024                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2910024                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2910024                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000748                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000748                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000748                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000748                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 55169.728066                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55169.728066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 55169.728066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55169.728066                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1857                       # number of writebacks
system.cpu3.icache.writebacks::total             1857                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          288                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          288                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          288                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          288                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1889                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1889                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    103480000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    103480000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    103480000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    103480000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000649                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000649                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000649                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000649                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 54780.307041                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54780.307041                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 54780.307041                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54780.307041                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1857                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2907847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2907847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2177                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2177                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    120104498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    120104498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2910024                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2910024                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000748                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000748                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 55169.728066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55169.728066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          288                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          288                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1889                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1889                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    103480000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    103480000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000649                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000649                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 54780.307041                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54780.307041                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978827                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2906665                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1857                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1565.247711                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        356487000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978827                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999338                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999338                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5821937                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5821937                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4478615                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4478615                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4478615                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4478615                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1310186                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1310186                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1310186                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1310186                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 185289439217                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 185289439217                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 185289439217                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 185289439217                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5788801                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5788801                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5788801                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5788801                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226331                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226331                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226331                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226331                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 141422.240214                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 141422.240214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 141422.240214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 141422.240214                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1419827                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       150139                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16875                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1830                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.137896                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.043169                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497936                       # number of writebacks
system.cpu3.dcache.writebacks::total           497936                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1002985                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1002985                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1002985                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1002985                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       307201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       307201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       307201                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       307201                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37221904793                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37221904793                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37221904793                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37221904793                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053068                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053068                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053068                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053068                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121164.660249                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121164.660249                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121164.660249                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121164.660249                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497936                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4069926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4069926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       799549                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       799549                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  86981464500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  86981464500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4869475                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4869475                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.164196                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164196                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 108788.159950                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108788.159950                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       648343                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       648343                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       151206                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       151206                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17236220500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17236220500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031052                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031052                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113991.643850                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113991.643850                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       408689                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        408689                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       510637                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       510637                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  98307974717                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  98307974717                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919326                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919326                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.555447                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.555447                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 192520.273143                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 192520.273143                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       354642                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       354642                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155995                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155995                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19985684293                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19985684293                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169684                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169684                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128117.467182                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128117.467182                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          213                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5118500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5118500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.383094                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.383094                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24030.516432                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24030.516432                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          129                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           84                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       561500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       561500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.151079                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.151079                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6684.523810                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6684.523810                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       904500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       904500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.432718                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.432718                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5515.243902                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5515.243902                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       765500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       765500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.416887                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.416887                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4844.936709                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4844.936709                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       269500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       269500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       250500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       250500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305515                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305515                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203649                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203649                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19133694500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19133694500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509164                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509164                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399967                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399967                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93954.276721                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93954.276721                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203648                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203648                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18930045500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18930045500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399965                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399965                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92954.733167                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92954.733167                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.528555                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5291806                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           510649                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.362903                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        356498500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.528555                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.891517                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.891517                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13108474                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13108474                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       641371300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   928189418.914564                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       196500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2818877500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   534332915000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6413713000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88410034                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88410034                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88410034                       # number of overall hits
system.cpu0.icache.overall_hits::total       88410034                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17761222                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17761222                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17761222                       # number of overall misses
system.cpu0.icache.overall_misses::total     17761222                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231369728497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231369728497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231369728497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231369728497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106171256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106171256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106171256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106171256                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167288                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167288                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167288                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167288                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13026.678485                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13026.678485                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13026.678485                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13026.678485                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2820                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.869565                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16768110                       # number of writebacks
system.cpu0.icache.writebacks::total         16768110                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       993077                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       993077                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       993077                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       993077                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16768145                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16768145                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16768145                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16768145                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205410796000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205410796000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205410796000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205410796000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157935                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157935                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157935                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157935                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12250.060815                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12250.060815                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12250.060815                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12250.060815                       # average overall mshr miss latency
system.cpu0.icache.replacements              16768110                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88410034                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88410034                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17761222                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17761222                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231369728497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231369728497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106171256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106171256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167288                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167288                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13026.678485                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13026.678485                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       993077                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       993077                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16768145                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16768145                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205410796000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205410796000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157935                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157935                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12250.060815                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12250.060815                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999899                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105177892                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16768112                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.272495                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999899                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229110656                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229110656                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    216585701                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       216585701                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    216585701                       # number of overall hits
system.cpu0.dcache.overall_hits::total      216585701                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28322524                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28322524                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28322524                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28322524                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 699355694612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 699355694612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 699355694612                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 699355694612                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    244908225                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    244908225                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    244908225                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    244908225                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.115645                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.115645                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.115645                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.115645                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24692.562521                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24692.562521                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24692.562521                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24692.562521                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7391027                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       244395                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           144705                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2918                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.076514                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.754284                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     16158887                       # number of writebacks
system.cpu0.dcache.writebacks::total         16158887                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12334176                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12334176                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12334176                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12334176                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15988348                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15988348                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15988348                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15988348                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 282318799986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 282318799986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 282318799986                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 282318799986                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065283                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065283                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065283                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065283                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17657.784281                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17657.784281                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17657.784281                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17657.784281                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16158887                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    156167592                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      156167592                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18928773                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18928773                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 422244427500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 422244427500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175096365                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175096365                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108105                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108105                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22307.015225                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22307.015225                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5680918                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5680918                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13247855                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13247855                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 215398988500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 215398988500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16259.159577                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16259.159577                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     60418109                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60418109                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9393751                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9393751                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 277111267112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 277111267112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69811860                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69811860                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.134558                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.134558                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29499.532946                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29499.532946                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6653258                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6653258                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2740493                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2740493                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  66919811486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  66919811486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039255                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039255                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24418.895245                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24418.895245                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1230                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1230                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          898                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          898                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9984000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9984000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.421992                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.421992                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11118.040089                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11118.040089                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          856                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          856                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1821500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1821500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019737                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019737                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43369.047619                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43369.047619                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          281                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          281                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2096000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2096000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.139662                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.139662                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7459.074733                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7459.074733                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1826000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1826000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.134692                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.134692                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6738.007380                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6738.007380                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191285                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191285                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17406092000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17406092000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509384                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509384                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375522                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375522                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90995.592963                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90995.592963                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191285                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191285                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17214807000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17214807000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375522                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375522                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89995.592963                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89995.592963                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.885457                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          233086306                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16179361                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.406398                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.885457                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996421                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996421                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507022891                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507022891                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16739038                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15263150                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               51028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 887                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               44220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               44207                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32145290                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16739038                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15263150                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1894                       # number of overall hits
system.l2.overall_hits::.cpu1.data              51028                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                887                       # number of overall hits
system.l2.overall_hits::.cpu2.data              44220                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                866                       # number of overall hits
system.l2.overall_hits::.cpu3.data              44207                       # number of overall hits
system.l2.overall_hits::total                32145290                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            894938                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1163                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            453983                       # number of demand (read+write) misses
system.l2.demand_misses::total                2365501                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29103                       # number of overall misses
system.l2.overall_misses::.cpu0.data           894938                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2995                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493438                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1163                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488858                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1023                       # number of overall misses
system.l2.overall_misses::.cpu3.data           453983                       # number of overall misses
system.l2.overall_misses::total               2365501                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2496689500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  93483864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    287302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58506492500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    107786500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58463952000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     90088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54615755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     268051930500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2496689500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  93483864000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    287302500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58506492500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    107786500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58463952000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     90088000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54615755500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    268051930500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16768141                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        16158088                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          533078                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498190                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34510791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16768141                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       16158088                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         533078                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498190                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34510791                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.612600                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.906279                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.567317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.917048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.541556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.911265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068544                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.612600                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.906279                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.567317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.917048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.541556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.911265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068544                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85788.045906                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104458.480923                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95927.378965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118569.085680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92679.707653                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119592.912461                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88062.561095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120303.525683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113317.191792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85788.045906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104458.480923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95927.378965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118569.085680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92679.707653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119592.912461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88062.561095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120303.525683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113317.191792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1582256                       # number of writebacks
system.l2.writebacks::total                   1582256                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            281                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            321                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            296                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1917                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           281                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           321                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           296                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1917                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       894688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2363584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       894688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2363584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2203560001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84520164001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    238561501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53553152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     77561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53560378001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     60899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50063190000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 244277466004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2203560001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84520164001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    238561501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53553152000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     77561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53560378001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     60899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50063190000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 244277466004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.055371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.555124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.905689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.432683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.916569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.384860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.910853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068488                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.055371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.555124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.905689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.432683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.916569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.384860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.910853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75801.857620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94468.869596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87900.331982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108601.309628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87442.502818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109619.421086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83767.537827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110325.291222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103350.448304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75801.857620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94468.869596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87900.331982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108601.309628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87442.502818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109619.421086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83767.537827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110325.291222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103350.448304                       # average overall mshr miss latency
system.l2.replacements                        4396651                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4246278                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4246278                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4246278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4246278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30162990                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30162990                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30162990                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30162990                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  104                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1598000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1598000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              201                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.914894                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.163265                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.125000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.482587                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18581.395349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16474.226804                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1730500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       163500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        65000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1959000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.914894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.163265                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.482587                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20122.093023                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20437.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20195.876289                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.235294                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.150000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.227273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.217391                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.218045                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       329000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       588500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.235294                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.150000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.227273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.217391                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.218045                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20562.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20293.103448                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2424609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            23061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            26309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2497061                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         486147                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1512499                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53302735500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40770935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41628088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37897510000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  173599269000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2910756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4009560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.167017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.938937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.924302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.377223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109643.246796                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116319.888048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117394.165555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117971.106075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114776.452084                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       486147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1512499                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48441265001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37265865000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  38082078500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34685070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158474278501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.167017                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.938937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.924302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99643.245769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106319.888048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 107394.165555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107971.106075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104776.451754                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16739038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1894                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           887                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           866                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16742685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2496689500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    287302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    107786500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     90088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2981866500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16768141                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16776969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.612600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.567317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.541556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85788.045906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95927.378965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92679.707653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88062.561095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86975.455023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          281                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          276                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          296                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           886                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2203560001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    238561501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     77561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     60899000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2580582002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.555124                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.432683                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.384860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75801.857620                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87900.331982                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87442.502818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83767.537827                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77267.560992                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12838541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        27946                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        21159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        17898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12905544                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       408791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       142931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          818718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40181128500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17735557500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16835863500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16718245500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  91470795000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13247332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13724262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.836455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.863856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.881185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98292.595727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124084.750684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125400.265908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 125948.255599                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111724.421596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          250                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          321                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          205                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1031                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       408541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       817687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  36078899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16287287000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15478299501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15378120000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  83222605501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.834577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.862215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.879824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88311.574603                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114208.589860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115507.973769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116031.508896                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101778.070950                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          155                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             160                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          161                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           166                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.962733                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.963855                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          155                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          160                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3066000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3164000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.962733                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.963855                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19780.645161                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19775                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999839                       # Cycle average of tags in use
system.l2.tags.total_refs                    68918228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4396657                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.675143                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.552379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.211813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.093666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.028556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.994005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.103067                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.446131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.112685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.392089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1107125681                       # Number of tag accesses
system.l2.tags.data_accesses               1107125681                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1860416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57259968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        173696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31559488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         56768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31270592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         46528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29041792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          151269248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1860416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       173696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        56768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        46528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2137408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101264320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101264320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         894687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2363582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1582255                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1582255                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3440458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        105890569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           321215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58362801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           104981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57828547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            86044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53706839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             279741454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3440458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       321215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       104981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        86044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3952698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187267594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187267594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187267594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3440458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       105890569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          321215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58362801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          104981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57828547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           86044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53706839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            467009048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1575157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    879133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    487982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002768690750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97283                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97283                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5098809                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482974                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2363582                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1582255                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2363582                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1582255                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32677                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7098                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            119678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            177703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            237230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            170870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           152228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           133876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           140983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            171666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            134897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102302161000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11654525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            146006629750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43889.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62639.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1043041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  974526                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2363582                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1582255                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  810526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  635481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  197911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   60267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   36924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   36305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   37255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   33810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1888463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.374656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.851015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.435673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1278054     67.68%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       410752     21.75%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78800      4.17%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33959      1.80%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18410      0.97%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11379      0.60%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7819      0.41%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5944      0.31%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43346      2.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1888463                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.959993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.766038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97278     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97283                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.191308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.179485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.646471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88657     91.13%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              845      0.87%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6043      6.21%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1364      1.40%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              307      0.32%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               52      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97283                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              149177920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2091328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100808896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               151269248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101264320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       275.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    279.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  540746519000                       # Total gap between requests
system.mem_ctrls.avgGap                     137042.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1860416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56264512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       173696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31230848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        56768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30873856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        46528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28671296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100808896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3440457.884834004100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104049677.032845050097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 321215.132940227981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57755049.006056867540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 104980.774840818805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57094865.508805356920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 86043.994711697029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53021682.457907073200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186425380.723779588938                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       894687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1582255                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    996040500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47452747000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    123800750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32989884250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     40271500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33197712500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     30407500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  31175765750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12992446195750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34264.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53038.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45615.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66900.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45401.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67944.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41826.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68702.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8211347.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7173479460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3812764395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8440808040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4374829800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42685518720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115524195960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     110363172000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       292374768375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.687178                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 285469971500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18056480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 237220176500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6310246320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3353952690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8201853660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3847395780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42685518720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     189940829250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47696533440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       302036329860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.554255                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 121908464750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18056480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 400781683250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3827084059.523809                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22811192302.918579                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          123     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221597626500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58534036500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 482212591500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3565362                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3565362                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3565362                       # number of overall hits
system.cpu1.icache.overall_hits::total        3565362                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5661                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5661                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5661                       # number of overall misses
system.cpu1.icache.overall_misses::total         5661                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    367828499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    367828499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    367828499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    367828499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3571023                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3571023                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3571023                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3571023                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001585                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001585                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001585                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001585                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64975.887476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64975.887476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64975.887476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64975.887476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.083333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4857                       # number of writebacks
system.cpu1.icache.writebacks::total             4857                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          772                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          772                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          772                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          772                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4889                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4889                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4889                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4889                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    316944000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    316944000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    316944000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    316944000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001369                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001369                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001369                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001369                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64827.981182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64827.981182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64827.981182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64827.981182                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4857                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3565362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3565362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5661                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5661                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    367828499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    367828499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3571023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3571023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001585                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001585                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64975.887476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64975.887476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          772                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          772                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4889                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4889                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    316944000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    316944000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001369                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001369                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64827.981182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64827.981182                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979553                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3557467                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4857                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           732.441219                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342272000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979553                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999361                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999361                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7146935                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7146935                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5513215                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5513215                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5513215                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5513215                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1431478                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1431478                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1431478                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1431478                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 190207460775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 190207460775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 190207460775                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 190207460775                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6944693                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6944693                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6944693                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6944693                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206125                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206125                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206125                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206125                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 132874.875321                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132874.875321                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 132874.875321                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132874.875321                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1545424                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       102565                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20739                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1455                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.517768                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.491409                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       544348                       # number of writebacks
system.cpu1.dcache.writebacks::total           544348                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1082788                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1082788                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1082788                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1082788                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       348690                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348690                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       348690                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348690                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40523233511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40523233511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40523233511                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40523233511                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050210                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116215.645734                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116215.645734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116215.645734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116215.645734                       # average overall mshr miss latency
system.cpu1.dcache.replacements                544348                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4830765                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4830765                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       854223                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       854223                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  92513511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  92513511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5684988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5684988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150259                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150259                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 108301.358076                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108301.358076                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       682859                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       682859                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171364                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171364                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18413400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18413400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030143                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030143                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107451.976494                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107451.976494                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       682450                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        682450                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       577255                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       577255                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97693949775                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97693949775                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 169238.810881                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 169238.810881                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       399929                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       399929                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177326                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177326                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22109833011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22109833011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140768                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140768                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124684.665593                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124684.665593                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4844500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4844500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.376471                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.376471                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25231.770833                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25231.770833                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       381000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       381000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.119608                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.119608                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6245.901639                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6245.901639                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          153                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       788500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       788500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.422652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.422652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5153.594771                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5153.594771                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       658500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       658500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.414365                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.414365                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         4390                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4390                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       340500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       340500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       320500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       320500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292297                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292297                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216872                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216872                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19961020500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19961020500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509169                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509169                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425933                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425933                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92040.560792                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92040.560792                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216872                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216872                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19744148500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19744148500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425933                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425933                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91040.560792                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91040.560792                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.076542                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6370255                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           565388                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.267050                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342283500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.076542                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.908642                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.908642                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15474886                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15474886                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 540746628000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30503537                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5828534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30264306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2814395                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1070                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           668                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1738                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4079526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4079526                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16776973                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13726566                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          166                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50304395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     48497227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1654637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1616990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1507262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103606899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2146320000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2068285312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       623744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69683200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       260352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68204096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       239744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63751488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4417367936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4470385                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105893504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38981677                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.294761                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36730079     94.22%     94.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2118590      5.43%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20456      0.05%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  71068      0.18%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36022      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   5462      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38981677                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69058411455                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826850644                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3215134                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         766595216                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2985610                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24270122156                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25173012802                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         848769518                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7482577                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               811691915000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230672                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740532                       # Number of bytes of host memory used
host_op_rate                                   231234                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3634.50                       # Real time elapsed on the host
host_tick_rate                               74548109                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   838379717                       # Number of instructions simulated
sim_ops                                     840421809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.270945                       # Number of seconds simulated
sim_ticks                                270945287000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.863225                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               53161455                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            53234266                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2736000                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         59529717                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             10326                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15170                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4844                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60367474                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1629                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           776                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2734075                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32293940                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6959974                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       81708308                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           141036146                       # Number of instructions committed
system.cpu0.commit.committedOps             141036779                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    518417884                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.272052                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.246432                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    482571609     93.09%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8249392      1.59%     94.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11428672      2.20%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1720400      0.33%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       688221      0.13%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       547726      0.11%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       165693      0.03%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6086197      1.17%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6959974      1.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    518417884                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11220                       # Number of function calls committed.
system.cpu0.commit.int_insts                140426369                       # Number of committed integer instructions.
system.cpu0.commit.loads                     43370222                       # Number of loads committed
system.cpu0.commit.membars                       1007                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1058      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        96912411     68.71%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            963      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43370942     30.75%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        750856      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        141036779                       # Class of committed instruction
system.cpu0.commit.refs                      44121892                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  141036146                       # Number of Instructions Simulated
system.cpu0.committedOps                    141036779                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.775390                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.775390                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            390392835                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1972                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            46624161                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             236831888                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32921895                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 95057347                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2735138                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6038                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9828723                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60367474                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 54199032                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    472666891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               824759                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     267509838                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5474126                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113373                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          55531951                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          53171781                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.502398                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         530935938                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.503848                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.768311                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               334749153     63.05%     63.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               135251895     25.47%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55730149     10.50%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2312305      0.44%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1746068      0.33%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    6072      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1137365      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     539      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2392      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           530935938                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1530509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2865381                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                41727204                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.501014                       # Inst execution rate
system.cpu0.iew.exec_refs                   136394367                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    800403                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               48670921                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68305294                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2606                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1871925                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1169667                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          221078925                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            135593964                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2318145                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            266773053                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                426337                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            230645885                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2735138                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            231183842                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8194118                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           86805                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          722                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          549                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           62                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24935072                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       417997                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           549                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       676217                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2189164                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                153952847                       # num instructions consuming a value
system.cpu0.iew.wb_count                    184204353                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756273                       # average fanout of values written-back
system.cpu0.iew.wb_producers                116430356                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.345945                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     184819786                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               328864226                       # number of integer regfile reads
system.cpu0.int_regfile_writes              142299553                       # number of integer regfile writes
system.cpu0.ipc                              0.264873                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.264873                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1612      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            131239418     48.77%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1236      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  264      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           136953921     50.89%     99.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             894426      0.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             269091197                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16354879                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.060778                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1256821      7.68%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              15096400     92.31%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1657      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             285444144                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1088503151                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    184204034                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        301121272                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 221075237                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                269091197                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3688                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80042149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3030579                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           283                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49435784                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    530935938                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.506824                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.198307                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          408928354     77.02%     77.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           61729424     11.63%     88.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22415856      4.22%     92.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            9724648      1.83%     94.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15000440      2.83%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8227790      1.55%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2926997      0.55%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1206007      0.23%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             776422      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      530935938                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.505367                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2507390                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          226046                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68305294                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1169667                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       532466447                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9424129                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              284049505                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            107997782                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9156243                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                38751065                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             102627693                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               152072                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            307538868                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             228970654                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          176205053                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 97162198                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1220778                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2735138                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            108149262                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                68207279                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       307538556                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88770                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1730                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56287957                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1699                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   734196198                       # The number of ROB reads
system.cpu0.rob.rob_writes                  458021151                       # The number of ROB writes
system.cpu0.timesIdled                          16462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  554                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.588061                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13874041                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13931430                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1887532                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20900946                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2752                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15921                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13169                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21838864                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          301                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           596                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1886794                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8393395                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1930017                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2961                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38685264                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36161178                       # Number of instructions committed
system.cpu1.commit.committedOps              36162098                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    127951824                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.282623                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.194018                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    116138131     90.77%     90.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4872715      3.81%     94.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2829339      2.21%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       715600      0.56%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       442375      0.35%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       418324      0.33%     98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        54612      0.04%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       550711      0.43%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1930017      1.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    127951824                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4201                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35552579                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9348733                       # Number of loads committed
system.cpu1.commit.membars                       1320                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1320      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26121175     72.23%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9349329     25.85%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        690034      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36162098                       # Class of committed instruction
system.cpu1.commit.refs                      10039363                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36161178                       # Number of Instructions Simulated
system.cpu1.committedOps                     36162098                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.726286                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.726286                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             77094078                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  828                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11711749                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84553249                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13039208                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40618015                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1890690                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1697                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1915238                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21838864                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15152874                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    116930014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               600102                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98978522                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3782856                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.162073                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15735787                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13876793                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.734551                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         134557229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.735605                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.044161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                71891927     53.43%     53.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39203577     29.14%     82.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17243637     12.82%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2561330      1.90%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2158920      1.60%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17608      0.01%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1479695      1.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     105      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     430      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           134557229                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         189664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1997655                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12646605                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.462173                       # Inst execution rate
system.cpu1.iew.exec_refs                    20177079                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    789697                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               31158525                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19483719                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1998                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2313593                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1374863                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74494237                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19387382                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1613062                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62276359                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                218169                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             27262360                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1890690                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             27604967                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       694744                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          187517                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1335                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3615                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10134986                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       684233                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3615                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       890263                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1107392                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45299027                       # num instructions consuming a value
system.cpu1.iew.wb_count                     55534963                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733450                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 33224592                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.412143                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      55814145                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80091033                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42380930                       # number of integer regfile writes
system.cpu1.ipc                              0.268364                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268364                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1649      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             42886413     67.13%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1551      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20111256     31.48%     98.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             888392      1.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63889421                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1118703                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017510                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171367     15.32%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                947246     84.67%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   90      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              65006475                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         263812366                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55534963                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112829978                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74490781                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63889421                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3456                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38332139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           357592                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           495                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25731575                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    134557229                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.474812                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.029591                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99974049     74.30%     74.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19084644     14.18%     88.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8524064      6.33%     94.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2911550      2.16%     96.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2504520      1.86%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             813777      0.60%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             422960      0.31%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             176046      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             145619      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      134557229                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.474144                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3501020                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          387565                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19483719                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1374863                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    329                       # number of misc regfile reads
system.cpu1.numCycles                       134746893                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   407027560                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               62647838                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27080201                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1715477                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15084875                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12392957                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               128803                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            108688101                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80749855                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61535683                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39832900                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1205254                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1890690                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15066957                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34455482                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       108688101                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33969                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1507                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7497401                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1481                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   200867778                       # The number of ROB reads
system.cpu1.rob.rob_writes                  156311758                       # The number of ROB writes
system.cpu1.timesIdled                           2779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.426424                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6842617                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6882091                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1027774                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12268079                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2898                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9383                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6485                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13336071                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          332                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           626                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1026905                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5716758                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1302806                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2971                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22647604                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            24671511                       # Number of instructions committed
system.cpu2.commit.committedOps              24672452                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     75606051                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.326329                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.256067                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     67066801     88.71%     88.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3862756      5.11%     93.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1884435      2.49%     96.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       525160      0.69%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       366070      0.48%     97.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       283348      0.37%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40847      0.05%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       273828      0.36%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1302806      1.72%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     75606051                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                4183                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24062861                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5713837                       # Number of loads committed
system.cpu2.commit.membars                       1339                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1339      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18235847     73.91%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             80      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             160      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5714463     23.16%     97.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        720563      2.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24672452                       # Class of committed instruction
system.cpu2.commit.refs                       6435026                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   24671511                       # Number of Instructions Simulated
system.cpu2.committedOps                     24672452                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.222521                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.222521                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             45973180                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  896                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5979561                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53008682                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7148172                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 23873788                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1032338                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2268                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1287841                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13336071                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7679903                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70308327                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               267297                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      61110346                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2066414                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.167740                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7973785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6845515                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.768640                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          79315319                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.770505                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.145026                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                43733490     55.14%     55.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20567615     25.93%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9613175     12.12%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2835338      3.57%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1282635      1.62%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   16850      0.02%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1265793      1.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      40      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     383      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            79315319                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         189149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1115695                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8154907                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.480144                       # Inst execution rate
system.cpu2.iew.exec_refs                     9959411                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    819830                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               24553801                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11176628                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1924                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1402576                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1234993                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47195691                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9139581                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           912982                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38173577                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                149096                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9854240                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1032338                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10106803                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        99914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           56276                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         5095                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5462791                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       513804                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          5095                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       657091                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        458604                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 28886766                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36516187                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.738856                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21343162                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.459297                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      36746582                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                49964777                       # number of integer regfile reads
system.cpu2.int_regfile_writes               27774960                       # number of integer regfile writes
system.cpu2.ipc                              0.310316                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.310316                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1685      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28719997     73.48%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1220      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  160      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9504942     24.32%     97.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             858555      2.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              39086559                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     215422                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005511                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  84807     39.37%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                130607     60.63%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    8      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39300296                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157756092                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36516187                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69724023                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47192230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 39086559                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3461                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22523239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            52233                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           490                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14621334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     79315319                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.492800                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.034660                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           58370768     73.59%     73.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10790848     13.60%     87.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5941260      7.49%     94.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1975785      2.49%     97.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1395980      1.76%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             440123      0.55%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             202683      0.26%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              97773      0.12%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100099      0.13%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       79315319                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.491627                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2169964                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          459991                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11176628                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1234993                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    346                       # number of misc regfile reads
system.cpu2.numCycles                        79504468                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   462269898                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               37939452                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             18236555                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1424392                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 8270311                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5763045                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               118558                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68838116                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50974462                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38490987                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 23680900                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1213558                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1032338                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8354585                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20254432                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68838116                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         37733                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1363                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4234162                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1352                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   121621897                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98354523                       # The number of ROB writes
system.cpu2.timesIdled                           2577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.610901                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4937041                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4956326                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           526397                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9191660                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              3094                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           6320                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3226                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10156593                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          357                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           536                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           525605                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5332149                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1344173                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14830194                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            23096865                       # Number of instructions committed
system.cpu3.commit.committedOps              23097695                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66960270                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.344946                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.322884                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     59409126     88.72%     88.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3297389      4.92%     93.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1624626      2.43%     96.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       476725      0.71%     96.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       317809      0.47%     97.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       148647      0.22%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        39401      0.06%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       302374      0.45%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1344173      2.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66960270                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                4291                       # Number of function calls committed.
system.cpu3.commit.int_insts                 22488327                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5213439                       # Number of loads committed
system.cpu3.commit.membars                       1178                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1178      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17130504     74.17%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             80      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             160      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5213975     22.57%     96.75% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        751798      3.25%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         23097695                       # Class of committed instruction
system.cpu3.commit.refs                       5965773                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   23096865                       # Number of Instructions Simulated
system.cpu3.committedOps                     23097695                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.005651                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.005651                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             46125596                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  814                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4405092                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              40997772                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4696041                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16576528                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                532747                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2472                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1305636                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10156593                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5453349                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     63052332                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               121279                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      46314382                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1067078                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.146304                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5650665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4940135                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.667151                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69236548                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.668960                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.105106                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                42641809     61.59%     61.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15034770     21.72%     83.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7123662     10.29%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2715524      3.92%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  712351      1.03%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13333      0.02%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  994500      1.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     545      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69236548                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         184574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              588303                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6867538                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.461737                       # Inst execution rate
system.cpu3.iew.exec_refs                     8509462                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    827377                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               24231105                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8783237                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1946                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           552987                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1149674                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           37854487                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              7682085                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           457315                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32054275                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                147865                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9778423                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                532747                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10054212                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        82402                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           26842                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         6753                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3569798                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       397340                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          6753                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       400190                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        188113                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24864158                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30735471                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.728350                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 18109813                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.442739                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30912252                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                42516336                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23220589                       # number of integer regfile writes
system.cpu3.ipc                              0.332707                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.332707                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1573      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23808008     73.23%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 793      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  160      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7862793     24.18%     97.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             838263      2.58%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32511590                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     207189                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006373                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  80363     38.79%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                126799     61.20%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   27      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32717206                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         134492051                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30735471                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52618030                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  37851253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 32511590                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3234                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14756792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            25134                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           392                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9876152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69236548                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.469573                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.044828                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52560416     75.91%     75.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8169011     11.80%     87.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4688105      6.77%     94.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1753206      2.53%     97.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1286368      1.86%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             403952      0.58%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             186680      0.27%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89041      0.13%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              99769      0.14%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69236548                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.468324                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1521204                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          542658                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8783237                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1149674                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    395                       # number of misc regfile reads
system.cpu3.numCycles                        69421122                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   472354168                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               37331420                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             17015482                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2061111                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5451968                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5924177                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               104665                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             54099915                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              39783615                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29813828                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 16832600                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1236667                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                532747                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9018893                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12798346                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        54099915                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         68920                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1532                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5143609                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1510                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   103541386                       # The number of ROB reads
system.cpu3.rob.rob_writes                   78134598                       # The number of ROB writes
system.cpu3.timesIdled                           2525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12117229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23588945                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1220241                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       448898                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13622474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6270128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27741411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6719026                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12024932                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525268                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10950530                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7238                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1090                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79885                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12024934                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35693619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35693619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    808316288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               808316288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4218                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12113147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12113147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12113147                       # Request fanout histogram
system.membus.respLayer1.occupancy        63922847750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29626990010                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                476                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          239                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    967335447.698745                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2432284049.621060                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          239    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        56000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7638648500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            239                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39752115000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 231193172000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7676650                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7676650                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7676650                       # number of overall hits
system.cpu2.icache.overall_hits::total        7676650                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3253                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3253                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3253                       # number of overall misses
system.cpu2.icache.overall_misses::total         3253                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    190300500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    190300500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    190300500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    190300500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7679903                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7679903                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7679903                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7679903                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000424                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000424                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000424                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000424                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        58500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        58500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        58500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        58500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          523                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    58.111111                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2886                       # number of writebacks
system.cpu2.icache.writebacks::total             2886                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          367                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          367                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          367                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          367                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2886                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2886                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2886                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2886                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    168694500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    168694500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    168694500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    168694500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58452.702703                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58452.702703                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58452.702703                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58452.702703                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2886                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7676650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7676650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3253                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3253                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    190300500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    190300500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7679903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7679903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000424                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000424                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        58500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        58500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          367                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2886                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2886                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    168694500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    168694500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58452.702703                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58452.702703                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7818410                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2918                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2679.372858                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15362692                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15362692                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7008465                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7008465                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7008465                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7008465                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2122588                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2122588                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2122588                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2122588                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 174695137986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 174695137986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 174695137986                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 174695137986                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9131053                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9131053                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9131053                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9131053                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.232458                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.232458                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.232458                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.232458                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82302.895327                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82302.895327                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82302.895327                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82302.895327                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7594412                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        41384                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           106732                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            464                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.154031                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    89.189655                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       622714                       # number of writebacks
system.cpu2.dcache.writebacks::total           622714                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1495677                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1495677                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1495677                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1495677                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       626911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       626911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       626911                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       626911                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  63250578988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  63250578988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  63250578988                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  63250578988                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.068657                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.068657                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.068657                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.068657                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 100892.437663                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100892.437663                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 100892.437663                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100892.437663                       # average overall mshr miss latency
system.cpu2.dcache.replacements                622709                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6587403                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6587403                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1823747                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1823747                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 145518225000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 145518225000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8411150                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8411150                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.216825                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.216825                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79790.796092                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79790.796092                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1217968                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1217968                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       605779                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       605779                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60646320500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60646320500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.072021                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072021                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 100112.946306                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100112.946306                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       421062                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        421062                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       298841                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       298841                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  29176912986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29176912986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       719903                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719903                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.415113                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.415113                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97633.567636                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97633.567636                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277709                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277709                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21132                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21132                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2604258488                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2604258488                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029354                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029354                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123237.672156                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123237.672156                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          625                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          625                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          253                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      8613500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      8613500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.288155                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.288155                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34045.454545                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34045.454545                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          152                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          152                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       697500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       697500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.173121                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.173121                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4588.815789                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4588.815789                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          340                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          298                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          298                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1338500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1338500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          638                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          638                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.467085                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.467085                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4491.610738                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4491.610738                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          297                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          297                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1091500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1091500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.465517                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.465517                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3675.084175                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3675.084175                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       832000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       832000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       782000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       782000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          169                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            169                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          457                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          457                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2303500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2303500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          626                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          626                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.730032                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.730032                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5040.481400                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5040.481400                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          456                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          456                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1841500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1841500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.728435                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.728435                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4038.377193                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4038.377193                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.328760                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7643582                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           626085                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.208537                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.328760                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.854024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.854024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18892447                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18892447                       # Number of data accesses
system.cpu3.numPwrStateTransitions                390                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          196                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1205279711.734694                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2735415533.800586                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          196    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8004457500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            196                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34710463500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 236234823500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5450161                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5450161                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5450161                       # number of overall hits
system.cpu3.icache.overall_hits::total        5450161                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3188                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3188                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3188                       # number of overall misses
system.cpu3.icache.overall_misses::total         3188                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    188772999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    188772999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    188772999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    188772999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5453349                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5453349                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5453349                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5453349                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000585                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000585                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000585                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000585                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59213.613237                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59213.613237                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59213.613237                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59213.613237                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          252                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    25.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2835                       # number of writebacks
system.cpu3.icache.writebacks::total             2835                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          353                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          353                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2835                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2835                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2835                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2835                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    167789999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    167789999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    167789999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    167789999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000520                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000520                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000520                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000520                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59185.184832                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59185.184832                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59185.184832                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59185.184832                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2835                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5450161                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5450161                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3188                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3188                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    188772999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    188772999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5453349                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5453349                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000585                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000585                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59213.613237                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59213.613237                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          353                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          353                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2835                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2835                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    167789999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    167789999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000520                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000520                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59185.184832                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59185.184832                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5456067                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2867                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1903.057900                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10909533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10909533                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5738131                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5738131                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5738131                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5738131                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2020668                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2020668                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2020668                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2020668                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 168556415979                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 168556415979                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 168556415979                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 168556415979                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7758799                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7758799                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7758799                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7758799                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.260436                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.260436                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.260436                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.260436                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83416.185132                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83416.185132                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83416.185132                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83416.185132                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5975838                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        47007                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            86226                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            538                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.304363                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    87.373606                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       528232                       # number of writebacks
system.cpu3.dcache.writebacks::total           528232                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1479261                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1479261                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1479261                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1479261                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       541407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       541407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       541407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       541407                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  54389575982                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  54389575982                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  54389575982                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  54389575982                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069780                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069780                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069780                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069780                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 100459.683717                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100459.683717                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 100459.683717                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100459.683717                       # average overall mshr miss latency
system.cpu3.dcache.replacements                528232                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5285186                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5285186                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1722548                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1722548                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 138963904500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 138963904500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      7007734                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7007734                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.245807                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.245807                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80673.458446                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80673.458446                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1201447                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1201447                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       521101                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       521101                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51760097500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51760097500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.074361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.074361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 99328.340379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99328.340379                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       452945                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        452945                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       298120                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       298120                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29592511479                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29592511479                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       751065                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       751065                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.396930                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.396930                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99263.757812                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99263.757812                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       277814                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       277814                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        20306                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20306                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2629478482                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2629478482                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.027036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129492.686004                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129492.686004                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          663                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          663                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          268                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          268                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      9159500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      9159500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.287863                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.287863                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34177.238806                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34177.238806                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          115                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.123523                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.123523                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 11926.086957                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11926.086957                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          410                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          410                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          311                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          311                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2268500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2268500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          721                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          721                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.431345                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.431345                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7294.212219                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7294.212219                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          307                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          307                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1979500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1979500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.425798                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.425798                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6447.882736                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6447.882736                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       302500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       302500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       284500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       284500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          224                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            224                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          312                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          312                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1528000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1528000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          536                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          536                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.582090                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.582090                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4897.435897                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4897.435897                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          312                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          312                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1216000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1216000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.582090                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.582090                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3897.435897                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3897.435897                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.469225                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6286048                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           541050                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.618239                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.469225                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.827163                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.827163                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16062999                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16062999                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 60                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           30                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    157069316.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   149274599.508843                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    301095000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             30                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   266233207500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4712079500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     54182497                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        54182497                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     54182497                       # number of overall hits
system.cpu0.icache.overall_hits::total       54182497                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16535                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16535                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16535                       # number of overall misses
system.cpu0.icache.overall_misses::total        16535                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1207280500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1207280500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1207280500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1207280500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     54199032                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     54199032                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     54199032                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     54199032                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000305                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000305                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000305                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000305                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73013.637738                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73013.637738                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73013.637738                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73013.637738                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          778                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.571429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15190                       # number of writebacks
system.cpu0.icache.writebacks::total            15190                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1344                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1344                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1344                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1344                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15191                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15191                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1109411500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1109411500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1109411500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1109411500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000280                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000280                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73030.840629                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73030.840629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73030.840629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73030.840629                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15190                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     54182497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       54182497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16535                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16535                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1207280500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1207280500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     54199032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     54199032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73013.637738                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73013.637738                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1344                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1344                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1109411500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1109411500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73030.840629                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73030.840629                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           54197973                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15222                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3560.502759                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        108413254                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       108413254                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38022997                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38022997                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38022997                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38022997                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20195389                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20195389                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20195389                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20195389                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1364373418975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1364373418975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1364373418975                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1364373418975                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58218386                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58218386                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58218386                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58218386                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.346890                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.346890                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.346890                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.346890                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67558.659998                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67558.659998                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67558.659998                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67558.659998                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    338728801                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        83410                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8355805                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1758                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.538141                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.445961                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11013348                       # number of writebacks
system.cpu0.dcache.writebacks::total         11013348                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9177549                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9177549                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9177549                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9177549                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11017840                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11017840                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11017840                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11017840                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 867234875756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 867234875756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 867234875756                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 867234875756                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.189250                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.189250                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.189250                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.189250                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78711.877805                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78711.877805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78711.877805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78711.877805                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11013345                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     37586718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37586718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19881791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19881791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1334617090000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1334617090000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     57468509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57468509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.345960                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.345960                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67127.608876                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67127.608876                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8891473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8891473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10990318                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10990318                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 864308118500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 864308118500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.191241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.191241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78642.685180                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78642.685180                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       436279                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436279                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       313598                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       313598                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29756328975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29756328975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       749877                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       749877                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.418199                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.418199                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94886.858255                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94886.858255                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       286076                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       286076                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        27522                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27522                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2926757256                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2926757256                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036702                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036702                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106342.462612                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106342.462612                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          657                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          657                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          499                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          499                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10836000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10836000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21715.430862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21715.430862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          464                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          464                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       256500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       256500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.030277                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.030277                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7328.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7328.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          507                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          507                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          498                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          498                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      4074000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4074000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.495522                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.495522                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8180.722892                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8180.722892                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          489                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          489                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3585000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3585000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.486567                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.486567                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7331.288344                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7331.288344                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          118                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          118                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       535500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       535500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          776                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          776                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.152062                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.152062                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4538.135593                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4538.135593                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          118                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          118                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       417500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       417500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.152062                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.152062                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3538.135593                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3538.135593                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950166                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49048357                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11014881                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.452918                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950166                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998443                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998443                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127457495                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127457495                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1382768                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              229970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1219                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               62919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1267                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               40333                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1722106                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2306                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1382768                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1324                       # number of overall hits
system.l2.overall_hits::.cpu1.data             229970                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1219                       # number of overall hits
system.l2.overall_hits::.cpu2.data              62919                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1267                       # number of overall hits
system.l2.overall_hits::.cpu3.data              40333                       # number of overall hits
system.l2.overall_hits::total                 1722106                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12885                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9627228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1431573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            559665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1568                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            490351                       # number of demand (read+write) misses
system.l2.demand_misses::total               12126463                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12885                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9627228                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1526                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1431573                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1667                       # number of overall misses
system.l2.overall_misses::.cpu2.data           559665                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1568                       # number of overall misses
system.l2.overall_misses::.cpu3.data           490351                       # number of overall misses
system.l2.overall_misses::total              12126463                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1059416500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 830051792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    136458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 148239970500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    149477500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  61289020500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    147923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52873946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1093948005500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1059416500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 830051792000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    136458500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 148239970500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    149477500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  61289020500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    147923500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52873946500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1093948005500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11009996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1661543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          622584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          530684                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13848569                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11009996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1661543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         622584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         530684                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13848569                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.848200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.874408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.535439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.861593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.577616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.898939                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.553086                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.923998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.875647                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.848200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.874408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.535439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.861593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.577616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.898939                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.553086                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.923998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.875647                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82220.915794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86219.189158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89422.346003                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103550.409584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89668.566287                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109510.190024                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94338.966837                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107828.772655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90211.631001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82220.915794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86219.189158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89422.346003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103550.409584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89668.566287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109510.190024                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94338.966837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107828.772655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90211.631001                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              525267                       # number of writebacks
system.l2.writebacks::total                    525267                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           6518                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            359                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            454                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2046                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           3765                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               21787                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          6518                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           359                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           454                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2046                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          3765                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              21787                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9620710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1423213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       557619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       486586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12104676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9620710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1423213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       557619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       486586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12104676                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    929056000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 733461994529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     99916500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 133516452514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    105417000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  55583642518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    116092001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47779353016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 971591924078                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    929056000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 733461994529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     99916500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 133516452514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    105417000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  55583642518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    116092001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47779353016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 971591924078                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.846356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.873816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.409474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.856561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.420305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.895653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.462434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.916903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.846356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.873816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.409474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.856561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.420305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.895653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.462434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.916903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874074                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72260.714008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76237.823875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85618.251928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93813.401447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86906.018137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99680.323873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88552.250953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 98193.028603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80265.834796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72260.714008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76237.823875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85618.251928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93813.401447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86906.018137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99680.323873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88552.250953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 98193.028603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80265.834796                       # average overall mshr miss latency
system.l2.replacements                       18121866                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       603332                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           603332                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       603332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       603332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12314659                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12314659                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12314659                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12314659                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             783                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           10213                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             240                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11347                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1557                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1956                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           509                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4179                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     40798500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     48330000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     10725000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2626500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    102480000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2340                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12169                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          749                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          268                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15526                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.665385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.160736                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.679573                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.585821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.269161                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26203.275530                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 24708.588957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 21070.726916                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 16729.299363                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 24522.613065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1553                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1951                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          506                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4167                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     31189000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     39113000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     10354000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3159500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     83815500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.663675                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.160325                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.675567                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.585821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.268389                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.065035                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20047.667863                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20462.450593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20124.203822                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20114.110871                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            93                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                192                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               74                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            266                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.295455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.195652                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.115385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.370968                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.278195                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           74                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       785500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       176500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       470000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1492500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.295455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.195652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.115385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.370968                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.278195                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20141.025641                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19611.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20434.782609                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20168.918919                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2074                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4784                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          22303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19150                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79742                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2789382500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2518562000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2537582000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2581104000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10426630500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        24377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        20522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19694                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.914920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.933242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.960066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.972377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 125067.591804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131503.863826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132600.825626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134783.498695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130754.564721                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        22303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79742                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2566352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2327042000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2346212000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2389604000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9629210500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.914920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.933242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.960066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.972377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943402                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 115067.591804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121503.863826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 122600.825626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124783.498695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120754.564721                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1059416500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    136458500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    149477500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    147923500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1493276000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.848200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.535439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.577616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.553086                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.742614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82220.915794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89422.346003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89668.566287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94338.966837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84624.050776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          359                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          454                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          257                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1098                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    929056000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     99916500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    105417000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    116092001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1250481501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.846356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.409474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.420305                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.462434                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.696406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72260.714008                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85618.251928                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86906.018137                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88552.250953                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75566.926577                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1380694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       228600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        62123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        39789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1711206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9604925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1412421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       540528                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       471201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12029075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 827262409500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 145721408500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58751438500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  50292842500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1082028099000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10985619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1641021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       602651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13740281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.874318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.860696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.896917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.922134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.875461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86128.981694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103171.369231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 108692.682895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106733.310201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89951.064317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6518                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8360                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2046                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3765                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20689                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9598407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1404061                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       538482                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       467436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     12008386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 730895642029                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 131189410514                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53237430518                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  45389749016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 960712232077                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.873725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.855602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.893522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.914765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76147.598453                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93435.691550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 98865.756920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97103.665563                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80003.443600                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    26759874                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18121930                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.476657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.848118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.089990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       41.557906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.027552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.108772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.351969                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.263252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.649342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.021125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 446640250                       # Number of tag accesses
system.l2.tags.data_accesses                446640250                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        822848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     615725376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         74688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91085632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         77632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      35687616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         83904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31141504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          774699200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       822848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        74688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        77632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        83904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1059072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33617152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33617152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9620709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1423213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         557619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         486586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12104675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525268                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525268                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3036953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2272508161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           275657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        336177215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           286523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        131715212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           309671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        114936504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2859245896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3036953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       275657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       286523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       309671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3908804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124073581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124073581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124073581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3036953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2272508161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          275657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       336177215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          286523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       131715212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          309671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       114936504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2983319477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    512649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9576335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1411779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    553828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    483318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014830696500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31825                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31825                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22292601                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             483033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12104676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     525268                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12104676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   525268                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  62867                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12619                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            188189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            177081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            177789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2012102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2550393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1833179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1427993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1028205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            777625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           301281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           248190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           192530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           200257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23011                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 244477724250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60209045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            470261643000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20302.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39052.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8607251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  434882                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12104676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525268                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3208237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3383072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2441942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1323717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  540108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  399360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  281055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  190302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  123082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   76351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  42866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  22181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3512320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.761498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.549030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.831229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1695089     48.26%     48.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       860239     24.49%     72.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       313757      8.93%     81.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       155849      4.44%     86.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99148      2.82%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65379      1.86%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48161      1.37%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35976      1.02%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       238722      6.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3512320                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     378.373386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     86.459352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7966.425986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        31809     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31825                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.108185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.100921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.510034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30194     94.88%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              361      1.13%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              902      2.83%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              248      0.78%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               85      0.27%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31825                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              770675776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4023488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32809152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               774699264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33617152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2844.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2859.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  270945372500                       # Total gap between requests
system.mem_ctrls.avgGap                      21452.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       822912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    612885440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        74688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     90353856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        77632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     35444992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        83904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30932352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32809152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3037188.832887873985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2262026576.605483055115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 275657.129256505577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 333476389.275595724583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 286522.791592237598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 130819740.001604095101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 309671.376568362350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 114164569.321333140135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121091429.060362294316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9620709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1423213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       557619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       486586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       525268                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    396998250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 335132203000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     50742000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  74490870000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     54222750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32464801250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     61050500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27610755250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6828494030250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30875.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34834.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43480.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52339.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44701.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58220.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46567.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     56743.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13000019.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10763921280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5721171225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24636941280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1191157020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21388242720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120551079540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2526291360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       186778804425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        689.359857                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5523720500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9047480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 256374086500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14314036380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7608083175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61341574980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1484839440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21388242720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     122821633500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        614245920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       229572656115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        847.302637                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    585279000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9047480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 261312528000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                450                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          226                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    900760853.982301                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2161127022.377091                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          226    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6495779500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            226                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    67373334000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 203571953000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15149670                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15149670                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15149670                       # number of overall hits
system.cpu1.icache.overall_hits::total       15149670                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3204                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3204                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3204                       # number of overall misses
system.cpu1.icache.overall_misses::total         3204                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    177338500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    177338500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    177338500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    177338500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15152874                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15152874                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15152874                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15152874                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000211                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000211                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55349.094881                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55349.094881                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55349.094881                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55349.094881                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2850                       # number of writebacks
system.cpu1.icache.writebacks::total             2850                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          354                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          354                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          354                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          354                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2850                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2850                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2850                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2850                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    156742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    156742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    156742000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    156742000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54997.192982                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54997.192982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54997.192982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54997.192982                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2850                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15149670                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15149670                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3204                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3204                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    177338500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    177338500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15152874                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15152874                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55349.094881                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55349.094881                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          354                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2850                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2850                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    156742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    156742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54997.192982                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54997.192982                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15165304                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2882                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5262.076336                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30308598                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30308598                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11082687                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11082687                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11082687                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11082687                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3650469                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3650469                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3650469                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3650469                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 280721756788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 280721756788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 280721756788                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 280721756788                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     14733156                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14733156                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     14733156                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14733156                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.247772                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.247772                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.247772                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.247772                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76900.189205                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76900.189205                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76900.189205                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76900.189205                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     40912556                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        20202                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           729694                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            380                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.068100                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    53.163158                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1662115                       # number of writebacks
system.cpu1.dcache.writebacks::total          1662115                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1972381                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1972381                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1972381                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1972381                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1678088                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1678088                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1678088                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1678088                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 154376074820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 154376074820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 154376074820                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 154376074820                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113899                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113899                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113899                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113899                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91995.220048                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91995.220048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91995.220048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91995.220048                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1662092                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10704116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10704116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3339722                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3339722                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 251596971000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 251596971000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14043838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14043838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.237807                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.237807                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75334.704805                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75334.704805                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1694874                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1694874                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1644848                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1644848                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 151602360500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 151602360500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.117122                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.117122                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92168.006101                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92168.006101                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       378571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        378571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       310747                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       310747                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29124785788                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29124785788                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       689318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       689318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.450804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.450804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93725.074701                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93725.074701                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       277507                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       277507                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        33240                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        33240                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2773714320                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2773714320                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83445.075812                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83445.075812                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          704                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          704                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          251                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9808500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9808500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.262827                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.262827                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39077.689243                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39077.689243                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          132                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          132                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.138220                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.138220                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9223.484848                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9223.484848                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          389                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          389                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          297                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          297                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1682000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1682000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.432945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.432945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5663.299663                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5663.299663                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          295                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          295                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1425000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1425000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.430029                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.430029                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4830.508475                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4830.508475                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       643000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       643000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       605000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       605000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          187                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            187                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          409                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          409                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1913000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1913000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          596                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          596                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.686242                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.686242                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4677.261614                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4677.261614                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          408                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          408                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1500000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1500000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.684564                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.684564                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3676.470588                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3676.470588                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.161997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12797790                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1665688                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.683186                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.161997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911312                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911312                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31136444                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31136444                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270945287000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13785970                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1128599                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13246829                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17596599                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           18585                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1282                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          19867                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          106                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85304                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23762                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13762211                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33044295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5014900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1873897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1601394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41605770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1944320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1409493760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       364800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    212713984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       369408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79699072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       362880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67770368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1772718592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18148755                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35077184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         32013116                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.274107                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.541975                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24311895     75.94%     75.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7006600     21.89%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 379269      1.18%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 251581      0.79%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  63716      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     55      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32013116                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27720965302                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         941781309                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4561980                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         814711701                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4384131                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16529877365                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22818917                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2510749784                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4457014                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
