/*
 * Copyright (c) 2025 Realtek Semiconductor, Inc.
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv8-m.dtsi>
#include <mem.h>
#include <freq.h>
#include <zephyr/dt-bindings/interrupt-controller/rts5817_intc.h>
#include <zephyr/dt-bindings/pinctrl/rts5817_pinctrl.h>
#include <zephyr/dt-bindings/reset/rts5817_reset.h>
#include <zephyr/dt-bindings/clock/rts5817_clock.h>

/ {
	chosen {
		zephyr,sram = &sram0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m33";
			reg = <0>;
			clock-frequency = <DT_FREQ_M(240)>;
			#address-cells = <1>;
			#size-cells = <1>;
		};
	};

	sram0: memory@20000000 {
		compatible = "mmio-sram";
		reg = <0x20000000 DT_SIZE_K(256)>;
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";

		clks: clks@40100300 {
			compatible = "realtek,rts5817-clock";
			reg = <0x40100300 0x100>,
			      <0x40150000 0x10>,
			      <0x40000018 0x4>;
			#clock-cells = <1>;
			status = "disabled";
		};

		reset: reset@40100200 {
			compatible = "realtek,rts5817-reset";
			reg = <0x40100200 0x100>;
			#reset-cells = <1>;
			status = "disabled";
		};

		pinctrl: pinctrl@40110000 {
			compatible = "realtek,rts5817-pinctrl";
			reg = <0x40110000 0x800>,
			      <0x401E2074 0x4>,
			      <0x401E2080 0xC>;
			#address-cells = <1>;
			#size-cells = <1>;
			status = "okay";
		};

		watchdog: watchdog@40100048 {
			compatible = "realtek,rts5817-watchdog";
			reg = <0x40100048 0x4>;
			status = "disabled";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
