#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Oct 19 19:36:10 2023
# Process ID: 11988
# Current directory: D:/Project/FPGA_XILINX/0901_fourbitadder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10032 D:\Project\FPGA_XILINX\0901_fourbitadder\0901_fourbitadder.xpr
# Log file: D:/Project/FPGA_XILINX/0901_fourbitadder/vivado.log
# Journal file: D:/Project/FPGA_XILINX/0901_fourbitadder\vivado.jou
# Running On: DESKTOP-DOLA5FQ, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17083 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA_XILINX/0901_fourbitadder/0901_fourbitadder.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
export_ip_user_files -of_objects  [get_files D:/Project/FPGA_XILINX/0901_fourbitadder/0901_fourbitadder.srcs/sources_1/new/fourbitadder.v] -no_script -reset -force -quiet
remove_files  D:/Project/FPGA_XILINX/0901_fourbitadder/0901_fourbitadder.srcs/sources_1/new/fourbitadder.v
export_ip_user_files -of_objects  [get_files D:/Project/FPGA_XILINX/0901_fourbitadder/0901_fourbitadder.srcs/sources_1/new/fulladder.v] -no_script -reset -force -quiet
remove_files  D:/Project/FPGA_XILINX/0901_fourbitadder/0901_fourbitadder.srcs/sources_1/new/fulladder.v
update_compile_order -fileset sources_1
refresh_design
refresh_design
refresh_design
close_project
create_project 09_fourbitadder01 D:/Project/FPGA_XILINX/09_fourbitadder01 -part xc7s75fgga484-1
file mkdir D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sources_1/new
close [ open D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sources_1/new/halfadder.v w ]
add_files D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sources_1/new/halfadder.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close [ open D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sources_1/new/fulladder.v w ]
add_files D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sources_1/new/fulladder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
file mkdir D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sim_1/new/fulladder_tb.v w ]
add_files -fileset sim_1 D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sim_1/new/fulladder_tb.v
update_compile_order -fileset sim_1
launch_simulation
source fulladder_tb.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
source fulladder_tb.tcl
close_sim
launch_simulation
source fulladder_tb.tcl
close_sim
launch_simulation
close_design
launch_simulation
source fulladder_tb.tcl
close_sim
launch_simulation
source fulladder_tb.tcl
close_sim
launch_simulation
source fulladder_tb.tcl
close_sim
launch_simulation
source fulladder_tb.tcl
close_sim
launch_simulation
source fulladder_tb.tcl
close [ open D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sources_1/new/fourbitadder.v w ]
add_files D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sources_1/new/fourbitadder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sim_1/new/fourbitadder_tb.v w ]
add_files -fileset sim_1 D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sim_1/new/fourbitadder_tb.v
update_compile_order -fileset sim_1
close_sim
launch_simulation
source fulladder_tb.tcl
export_ip_user_files -of_objects  [get_files D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sim_1/new/fulladder_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Project/FPGA_XILINX/09_fourbitadder01/09_fourbitadder01.srcs/sim_1/new/fulladder_tb.v
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
close_project
