TimeQuest Timing Analyzer report for Meilenstei1Hardware
Mon Jan 06 12:21:37 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Output Enable Times
 21. Minimum Output Enable Times
 22. Output Disable Times
 23. Minimum Output Disable Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Output Enable Times
 58. Minimum Output Enable Times
 59. Output Disable Times
 60. Minimum Output Disable Times
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Board Trace Model Assignments
 68. Input Transition Times
 69. Signal Integrity Metrics (Slow 1200mv 0c Model)
 70. Signal Integrity Metrics (Slow 1200mv 85c Model)
 71. Signal Integrity Metrics (Fast 1200mv 0c Model)
 72. Setup Transfers
 73. Hold Transfers
 74. Report TCCS
 75. Report RSKM
 76. Unconstrained Paths
 77. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Meilenstei1Hardware                                               ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------+----------------------------------------------+
; cgen|DE_Clock_Generator_Audio|pll|clk[0] ; Generated ; 82.010 ; 12.19 MHz  ; 0.000 ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; CLOCK2_50 ; cgen|DE_Clock_Generator_Audio|pll|inclk[0] ; { cgen|DE_Clock_Generator_Audio|pll|clk[0] } ;
; CLOCK2_50                                ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                            ; { CLOCK2_50 }                                ;
; CLOCK_50                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                            ; { CLOCK_50 }                                 ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------+----------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 191.79 MHz ; 191.79 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -4.214 ; -1103.272       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.352 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+--------+------------------------------+
; Clock     ; Slack  ; End Point TNS                ;
+-----------+--------+------------------------------+
; CLOCK_50  ; -3.000 ; -944.407                     ;
; CLOCK2_50 ; 18.410 ; 0.000                        ;
+-----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.214 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.846      ;
; -4.165 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.497      ;
; -4.151 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.483      ;
; -4.151 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.483      ;
; -4.074 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.406      ;
; -4.060 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.392      ;
; -4.060 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.392      ;
; -4.032 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.364      ;
; -4.018 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.350      ;
; -4.018 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.350      ;
; -3.941 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.273      ;
; -3.933 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.265      ;
; -3.927 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.259      ;
; -3.927 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.259      ;
; -3.898 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.230      ;
; -3.896 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.228      ;
; -3.890 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 4.916      ;
; -3.884 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.216      ;
; -3.884 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.216      ;
; -3.868 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 4.894      ;
; -3.842 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.491      ;
; -3.829 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.478      ;
; -3.815 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.147      ;
; -3.810 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.459      ;
; -3.801 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.133      ;
; -3.801 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.133      ;
; -3.800 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.132      ;
; -3.769 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.418      ;
; -3.768 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.417      ;
; -3.767 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.099      ;
; -3.763 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.095      ;
; -3.753 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.085      ;
; -3.753 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.085      ;
; -3.731 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 4.757      ;
; -3.702 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.351      ;
; -3.688 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 4.714      ;
; -3.684 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.316      ;
; -3.677 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 5.009      ;
; -3.666 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.998      ;
; -3.663 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.995      ;
; -3.663 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.995      ;
; -3.637 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.269      ;
; -3.637 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.269      ;
; -3.632 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.964      ;
; -3.628 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.960      ;
; -3.618 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.950      ;
; -3.618 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.950      ;
; -3.589 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.221      ;
; -3.583 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.215      ;
; -3.579 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 4.605      ;
; -3.557 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 4.583      ;
; -3.552 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.184      ;
; -3.549 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.181      ;
; -3.545 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.177      ;
; -3.545 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.877      ;
; -3.543 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 4.175      ;
; -3.535 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.867      ;
; -3.531 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.863      ;
; -3.531 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.863      ;
; -3.508 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.157      ;
; -3.499 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.831      ;
; -3.490 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.139      ;
; -3.483 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.132      ;
; -3.474 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.471 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.120      ;
; -3.466 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.349     ; 4.115      ;
; -3.465 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.383      ;
; -3.448 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 4.491      ;
; -3.435 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.353      ;
; -3.429 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.347      ;
; -3.400 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.732      ;
; -3.385 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 4.428      ;
; -3.366 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.698      ;
; -3.364 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 3.996      ;
; -3.326 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 4.369      ;
; -3.325 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.242      ;
; -3.324 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 4.367      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.309 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.234      ;
; -3.306 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.638      ;
; -3.301 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.218      ;
; -3.299 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 4.342      ;
; -3.295 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 4.338      ;
; -3.294 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.211      ;
; -3.292 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.624      ;
; -3.292 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.624      ;
; -3.291 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 4.334      ;
; -3.291 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 4.334      ;
; -3.285 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.203      ;
; -3.273 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.605      ;
; -3.259 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.177      ;
; -3.259 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.591      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.008      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.030      ;
; 0.361 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.018      ;
; 0.362 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.030      ;
; 0.364 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.032      ;
; 0.364 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.039      ;
; 0.365 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.033      ;
; 0.365 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.021      ;
; 0.369 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.044      ;
; 0.370 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.054      ;
; 0.372 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.027      ;
; 0.373 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.052      ;
; 0.374 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.049      ;
; 0.375 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.032      ;
; 0.376 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.060      ;
; 0.378 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.033      ;
; 0.386 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.070      ;
; 0.388 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.063      ;
; 0.389 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.069      ;
; 0.390 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.058      ;
; 0.390 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.058      ;
; 0.390 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.065      ;
; 0.391 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.070      ;
; 0.393 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.061      ;
; 0.393 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.073      ;
; 0.395 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.079      ;
; 0.399 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.055      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.080      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.085      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.083      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                    ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.088      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                  ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.060      ;
; 0.405 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                         ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                         ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.061      ;
; 0.406 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                   ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.091      ;
; 0.408 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.089      ;
; 0.409 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.411 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.095      ;
; 0.411 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.086      ;
; 0.412 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.091      ;
; 0.412 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.091      ;
; 0.413 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.093      ;
; 0.417 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.101      ;
; 0.418 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.102      ;
; 0.422 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.079      ;
; 0.425 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.105      ;
; 0.426 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.106      ;
; 0.431 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.116      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[0]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[10]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[11]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[12]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[13]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[14]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[15]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[16]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[17]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[18]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[19]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[1]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[20]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[21]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[22]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[23]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[2]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[3]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[4]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[5]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[6]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[7]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[8]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[9]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[0]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[10]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[11]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[12]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[13]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[14]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[15]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[16]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[17]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[18]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[19]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[1]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[20]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[21]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[22]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[23]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[2]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[3]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[4]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[5]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[6]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[7]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[8]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[9]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[0]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[10]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[11]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[12]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[13]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[14]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[15]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[16]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[17]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[18]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[19]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[1]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[20]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[21]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[22]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[23]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[2]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[3]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[4]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[5]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[6]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[7]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[8]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[9]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[0]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[10]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[11]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[12]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[13]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[14]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[15]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[16]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[17]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[18]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[19]                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 18.410 ; 18.410       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.410 ; 18.410       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 18.413 ; 18.413       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.431 ; 18.431       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.605 ; 18.605       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.624 ; 18.624       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.625 ; 18.625       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.625 ; 18.625       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 1.677 ; 2.067 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 1.829 ; 2.231 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 1.942 ; 2.322 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.876 ; 2.284 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 2.312 ; 2.408 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 2.312 ; 2.408 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -1.219 ; -1.591 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -1.380 ; -1.772 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -1.495 ; -1.860 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -1.424 ; -1.821 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.871  ; 0.880  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.871  ; 0.880  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------+------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+------------+--------+--------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 8.036  ; 8.003  ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 7.954  ; 7.888  ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 10.671 ; 10.768 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 9.328  ; 9.404  ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 10.001 ; 10.176 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.836  ;        ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;        ; 0.820  ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 7.759 ; 7.726 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 7.680 ; 7.615 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 8.848 ; 8.886 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 8.255 ; 8.361 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 8.750 ; 8.954 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.378 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.361 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.857 ; 9.861 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.267 ; 9.271 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.918     ; 9.914     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.281     ; 9.277     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 210.48 MHz ; 210.48 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.751 ; -960.649       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.352 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; CLOCK_50  ; -3.000 ; -936.311                    ;
; CLOCK2_50 ; 18.406 ; 0.000                       ;
+-----------+--------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.751 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 4.427      ;
; -3.668 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.976      ;
; -3.640 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.948      ;
; -3.639 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.947      ;
; -3.588 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.896      ;
; -3.560 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.868      ;
; -3.559 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.867      ;
; -3.550 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.858      ;
; -3.522 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.830      ;
; -3.521 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.829      ;
; -3.470 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.778      ;
; -3.460 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 4.496      ;
; -3.442 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.750      ;
; -3.441 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.749      ;
; -3.439 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 4.475      ;
; -3.432 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.740      ;
; -3.429 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.737      ;
; -3.416 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.724      ;
; -3.404 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.712      ;
; -3.403 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.711      ;
; -3.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 4.095      ;
; -3.392 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 4.085      ;
; -3.375 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 4.068      ;
; -3.361 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.669      ;
; -3.341 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 4.034      ;
; -3.333 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.641      ;
; -3.332 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.640      ;
; -3.324 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 4.360      ;
; -3.317 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.625      ;
; -3.311 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.619      ;
; -3.303 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 3.996      ;
; -3.299 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.607      ;
; -3.289 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.597      ;
; -3.288 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.596      ;
; -3.287 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 4.323      ;
; -3.279 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 3.972      ;
; -3.257 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.933      ;
; -3.239 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.547      ;
; -3.211 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.887      ;
; -3.211 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.887      ;
; -3.211 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.519      ;
; -3.210 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.518      ;
; -3.198 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.506      ;
; -3.193 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.501      ;
; -3.180 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.488      ;
; -3.172 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.848      ;
; -3.170 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 4.206      ;
; -3.170 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.478      ;
; -3.169 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.477      ;
; -3.163 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.839      ;
; -3.153 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 4.189      ;
; -3.138 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.814      ;
; -3.134 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.810      ;
; -3.130 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.806      ;
; -3.129 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.805      ;
; -3.122 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.430      ;
; -3.094 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 3.787      ;
; -3.094 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.402      ;
; -3.093 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.401      ;
; -3.081 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 3.774      ;
; -3.078 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.386      ;
; -3.071 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 3.764      ;
; -3.067 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.375      ;
; -3.065 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 3.758      ;
; -3.059 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.306     ; 3.752      ;
; -3.049 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.054      ; 4.102      ;
; -3.045 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.972      ;
; -3.039 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.966      ;
; -3.000 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.927      ;
; -2.998 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.054      ; 4.051      ;
; -2.996 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.923      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.983 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.917      ;
; -2.979 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|writeout                                                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 3.731      ;
; -2.979 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|writeout                                                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 3.731      ;
; -2.963 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|writeout                                                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.174     ; 3.720      ;
; -2.963 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|writeout                                                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.174     ; 3.720      ;
; -2.960 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.323     ; 3.636      ;
; -2.959 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.267      ;
; -2.951 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.259      ;
; -2.942 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.054      ; 3.995      ;
; -2.940 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.054      ; 3.993      ;
; -2.916 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.054      ; 3.969      ;
; -2.916 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.224      ;
; -2.913 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.054      ; 3.966      ;
; -2.912 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.054      ; 3.965      ;
; -2.910 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.054      ; 3.963      ;
; -2.910 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.836      ;
; -2.907 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.832      ;
; -2.902 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.827      ;
; -2.899 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[9]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a4~porta_address_reg0                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.236      ; 4.165      ;
; -2.896 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.823      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.958      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.957      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                         ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                                   ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                                ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                               ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.959      ;
; 0.357 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                          ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.960      ;
; 0.361 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.949      ;
; 0.363 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.969      ;
; 0.366 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.972      ;
; 0.366 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.957      ;
; 0.369 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.975      ;
; 0.370 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.980      ;
; 0.370 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 0.985      ;
; 0.372 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.960      ;
; 0.375 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 0.990      ;
; 0.378 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.966      ;
; 0.380 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.969      ;
; 0.382 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.970      ;
; 0.384 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.986      ;
; 0.384 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.986      ;
; 0.385 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.991      ;
; 0.387 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.002      ;
; 0.388 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.990      ;
; 0.389 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.995      ;
; 0.389 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 1.000      ;
; 0.390 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 1.000      ;
; 0.394 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 1.005      ;
; 0.395 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.010      ;
; 0.399 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 1.009      ;
; 0.399 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.015      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 1.012      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                                                  ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.643      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.019      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.992      ;
; 0.405 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 1.016      ;
; 0.406 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.021      ;
; 0.407 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.649      ;
; 0.407 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.013      ;
; 0.408 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.650      ;
; 0.408 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.650      ;
; 0.408 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 1.018      ;
; 0.408 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.996      ;
; 0.408 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.650      ;
; 0.409 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 1.024      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[0]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[10]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[11]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[12]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[13]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[14]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[15]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[16]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[17]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[18]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[19]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[1]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[20]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[21]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[22]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[23]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[2]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[3]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[4]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[5]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[6]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[7]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[8]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[9]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[0]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[10]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[11]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[12]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[13]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[14]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[15]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[16]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[17]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[18]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[19]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[1]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[20]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[21]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[22]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[23]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[2]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[3]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[4]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[5]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[6]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[7]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[8]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[9]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[0]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[10]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[11]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[12]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[13]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[14]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[15]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[16]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[17]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[18]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[19]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[1]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[20]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[21]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[22]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[23]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[2]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[3]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[4]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[5]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[6]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[7]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[8]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[9]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[0]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[10]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[11]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[12]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[13]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[14]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[15]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[16]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[17]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[18]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[19]                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 18.406 ; 18.406       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.406 ; 18.406       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 18.435 ; 18.435       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.450 ; 18.450       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.586 ; 18.586       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.602 ; 18.602       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.630 ; 18.630       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.630 ; 18.630       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 1.463 ; 1.718 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 1.602 ; 1.875 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 1.716 ; 1.966 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.648 ; 1.924 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 2.130 ; 2.318 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 2.130 ; 2.318 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -1.057 ; -1.296 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -1.204 ; -1.468 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -1.317 ; -1.556 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -1.247 ; -1.513 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.769  ; 0.724  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.769  ; 0.724  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 7.278 ; 7.190 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 7.196 ; 7.084 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 9.586 ; 9.612 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 8.384 ; 8.526 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 8.997 ; 9.252 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.850 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.851 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 7.011 ; 6.926 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 6.932 ; 6.823 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 7.925 ; 7.906 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 7.399 ; 7.563 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 7.851 ; 8.121 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.426 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.426 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.865 ; 8.849 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.322 ; 8.306 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.828     ; 8.844     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.249     ; 8.265     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.489 ; -278.184       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.142 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; CLOCK_50  ; -3.000 ; -576.548                    ;
; CLOCK2_50 ; 18.093 ; 0.000                       ;
+-----------+--------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.489 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.628      ;
; -1.488 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.627      ;
; -1.472 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.611      ;
; -1.439 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.578      ;
; -1.438 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.577      ;
; -1.431 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.570      ;
; -1.422 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.561      ;
; -1.419 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.558      ;
; -1.418 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.557      ;
; -1.402 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.541      ;
; -1.381 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.520      ;
; -1.370 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.509      ;
; -1.369 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.508      ;
; -1.361 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.500      ;
; -1.353 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.492      ;
; -1.350 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.489      ;
; -1.349 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.488      ;
; -1.333 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.183     ; 2.137      ;
; -1.333 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.472      ;
; -1.327 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[9]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a4~porta_address_reg0                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 2.455      ;
; -1.312 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.451      ;
; -1.304 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.443      ;
; -1.303 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.442      ;
; -1.292 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.431      ;
; -1.287 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.426      ;
; -1.283 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.422      ;
; -1.282 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.421      ;
; -1.266 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.405      ;
; -1.246 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.385      ;
; -1.237 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[1]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a20~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 2.370      ;
; -1.235 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.374      ;
; -1.234 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.373      ;
; -1.230 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[1]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a4~porta_address_reg0                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 2.358      ;
; -1.225 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.364      ;
; -1.218 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.357      ;
; -1.217 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|writeout                                                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.095      ;
; -1.217 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|writeout                                                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.095      ;
; -1.212 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.351      ;
; -1.211 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.350      ;
; -1.202 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|writeout                                                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.084      ;
; -1.202 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|writeout                                                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.084      ;
; -1.197 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.142      ;
; -1.195 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.334      ;
; -1.192 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.179      ;
; -1.192 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.137      ;
; -1.179 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.166      ;
; -1.177 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.316      ;
; -1.176 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.121      ;
; -1.173 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.118      ;
; -1.167 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.306      ;
; -1.166 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.305      ;
; -1.163 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 1.980      ;
; -1.162 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[3]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a4~porta_address_reg0                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 2.290      ;
; -1.154 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.293      ;
; -1.151 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 1.968      ;
; -1.150 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.289      ;
; -1.143 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[10]                                                                                                                                                                                                                         ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a4~porta_address_reg0                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 2.271      ;
; -1.140 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 1.957      ;
; -1.132 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.075      ;
; -1.132 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[10]                                                                                                                                                                                                                         ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a20~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 2.265      ;
; -1.130 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.074      ;
; -1.128 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.071      ;
; -1.127 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 1.944      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.074      ;
; -1.122 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[4]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a4~porta_address_reg0                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 2.250      ;
; -1.119 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 1.936      ;
; -1.116 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[4]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a20~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 2.249      ;
; -1.111 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[30]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.056      ;
; -1.109 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.248      ;
; -1.099 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[31]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.044      ;
; -1.096 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.235      ;
; -1.095 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.040      ;
; -1.091 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.230      ;
; -1.088 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[4]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a3~porta_address_reg0                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.115      ; 2.212      ;
; -1.083 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[31]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.028      ;
; -1.076 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.021      ;
; -1.075 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.170     ; 1.892      ;
; -1.072 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.005      ;
; -1.072 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.059      ;
; -1.070 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.209      ;
; -1.069 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.208      ;
; -1.067 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.000      ;
; -1.063 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[1]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a3~porta_address_reg0                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.115      ; 2.187      ;
; -1.063 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.006      ;
; -1.062 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.008      ;
; -1.061 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[30]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.006      ;
; -1.060 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[3]                                                                                                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a20~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 2.193      ;
; -1.057 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.183     ; 1.861      ;
; -1.056 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.043      ;
; -1.055 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.998      ;
; -1.051 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 1.984      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.142 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.487      ;
; 0.142 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.491      ;
; 0.142 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.483      ;
; 0.145 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.494      ;
; 0.145 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.486      ;
; 0.147 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.473      ;
; 0.147 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.488      ;
; 0.148 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.486      ;
; 0.148 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.493      ;
; 0.148 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.493      ;
; 0.149 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.487      ;
; 0.149 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.487      ;
; 0.149 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.498      ;
; 0.150 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.491      ;
; 0.151 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.496      ;
; 0.153 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.498      ;
; 0.153 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.502      ;
; 0.153 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.494      ;
; 0.153 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.499      ;
; 0.154 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.495      ;
; 0.155 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.493      ;
; 0.155 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.505      ;
; 0.157 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.495      ;
; 0.157 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.496      ;
; 0.158 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.503      ;
; 0.158 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.503      ;
; 0.159 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.508      ;
; 0.159 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.508      ;
; 0.160 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.505      ;
; 0.161 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.510      ;
; 0.161 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.506      ;
; 0.162 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.503      ;
; 0.162 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.164 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.513      ;
; 0.164 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.513      ;
; 0.164 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.509      ;
; 0.164 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.509      ;
; 0.169 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.496      ;
; 0.172 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.521      ;
; 0.172 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.498      ;
; 0.177 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.504      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                    ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                         ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                         ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                  ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                   ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[12]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[15]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[16]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[17]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[18]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[19]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[20]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[21]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[22]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[23]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[24]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[25]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[26]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[27]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[28]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[29]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[30]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[31]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.INITREC                                                                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 18.093 ; 18.093       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.093 ; 18.093       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 18.139 ; 18.139       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.142 ; 18.142       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.895 ; 18.895       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.898 ; 18.898       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.942 ; 18.942       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.942 ; 18.942       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 0.816 ; 1.454 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 0.889 ; 1.511 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 0.959 ; 1.579 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.906 ; 1.539 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 1.202 ; 1.395 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 1.202 ; 1.395 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -0.593 ; -1.214 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -0.667 ; -1.278 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -0.733 ; -1.345 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.682 ; -1.304 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.389  ; 0.162  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.389  ; 0.162  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 4.210 ; 4.348 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 4.134 ; 4.258 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 5.702 ; 5.878 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 4.956 ; 4.843 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 5.353 ; 5.214 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.436 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.441 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 4.067 ; 4.200 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 3.993 ; 4.112 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 4.820 ; 4.932 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 4.416 ; 4.334 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 4.720 ; 4.615 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.197 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.201 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 5.350 ; 5.385 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 5.072 ; 5.107 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 5.541     ; 5.506     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 5.233     ; 5.198     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.214    ; 0.142 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK2_50       ; N/A       ; N/A   ; N/A      ; N/A     ; 18.093              ;
;  CLOCK_50        ; -4.214    ; 0.142 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1103.272 ; 0.0   ; 0.0      ; 0.0     ; -944.407            ;
;  CLOCK2_50       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50        ; -1103.272 ; 0.000 ; N/A      ; N/A     ; -944.407            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 1.677 ; 2.067 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 1.829 ; 2.231 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 1.942 ; 2.322 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.876 ; 2.284 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 2.312 ; 2.408 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 2.312 ; 2.408 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -0.593 ; -1.214 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -0.667 ; -1.278 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -0.733 ; -1.345 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.682 ; -1.304 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.871  ; 0.880  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.871  ; 0.880  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------+------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+------------+--------+--------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 8.036  ; 8.003  ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 7.954  ; 7.888  ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 10.671 ; 10.768 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 9.328  ; 9.404  ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 10.001 ; 10.176 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.850  ;        ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;        ; 0.851  ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 4.067 ; 4.200 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 3.993 ; 4.112 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 4.820 ; 4.932 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 4.416 ; 4.334 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 4.720 ; 4.615 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.197 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.201 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_DACDAT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrt_rd_p      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_rd_p       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; wrt_rd_p      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rd_rd_p       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; wrt_rd_p      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rd_rd_p       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; wrt_rd_p      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rd_rd_p       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 8240     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 8240     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 441   ; 441  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 06 12:21:33 2020
Info: Command: quartus_sta Meilenstei1Hardware -c Meilenstei1Hardware
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Meilenstei1Hardware.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK2_50 CLOCK2_50
    Info (332110): create_generated_clock -source {cgen|DE_Clock_Generator_Audio|pll|inclk[0]} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name {cgen|DE_Clock_Generator_Audio|pll|clk[0]} {cgen|DE_Clock_Generator_Audio|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.214     -1103.272 CLOCK_50 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.352         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -944.407 CLOCK_50 
    Info (332119):    18.410         0.000 CLOCK2_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.751
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.751      -960.649 CLOCK_50 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.352         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -936.311 CLOCK_50 
    Info (332119):    18.406         0.000 CLOCK2_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.489
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.489      -278.184 CLOCK_50 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.142         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -576.548 CLOCK_50 
    Info (332119):    18.093         0.000 CLOCK2_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4690 megabytes
    Info: Processing ended: Mon Jan 06 12:21:37 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


