<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>DC: Small: Adaptive Sparse Data Mining On Multicores</AwardTitle>
    <AwardEffectiveDate>09/01/2010</AwardEffectiveDate>
    <AwardExpirationDate>08/31/2014</AwardExpirationDate>
    <AwardAmount>449998</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05050000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division Of Computer and Network Systems</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>M. Mimi McClure</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>The PIs are working on developing and evaluating a data-driven three-phase adaptive, sparse multicore data mining framework for scalable and efficient supervised classification and statistical analysis.&lt;br/&gt;&lt;br/&gt;Phase-I seeks to characterize data attributes in terms of sparsity, graph-theoretic structure and geometric and numeric measures toward data transformations with a focus on dimensionality reduction. The goal is to explore the trade-offs between quality of solution (accuracy and precision of classification) and total work (sequential computational costs) toward faster, yet improved methods. &lt;br/&gt;&lt;br/&gt;Phase-II operates on the transformed data to increase the degree of fine to coarse grained concurrency while restructuring the data for enhanced reuse and locality of access. This phase provides a weighted annotated graph model of the computations indicating dependencies, data sharing measures and computational costs.&lt;br/&gt;&lt;br/&gt;Phase-III utilizes this model to formulate and explore architecture-aware mappings of data mining computations to the multicore processors, including cache and bandwidth aware thread-to-core mappings that consider both performance and power. &lt;br/&gt;&lt;br/&gt;The PIs thus seek adaptations to utilize data set attributes, including approximations and concurrency of computations latent in the sparsity structure, toward improved utilization of processor and memory hardware on current and future multicores with larger core counts, complex cache hierarchies and off-chip bandwidth constraints.</AbstractNarration>
    <MinAmdLetterDate>08/18/2010</MinAmdLetterDate>
    <MaxAmdLetterDate>08/18/2010</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>1017882</AwardID>
    <Investigator>
      <FirstName>Padma</FirstName>
      <LastName>Raghavan</LastName>
      <EmailAddress>raghavan@cse.psu.edu</EmailAddress>
      <StartDate>08/18/2010</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Mahmut</FirstName>
      <LastName>Kandemir</LastName>
      <EmailAddress>kandemir@cse.psu.edu</EmailAddress>
      <StartDate>08/18/2010</StartDate>
      <EndDate/>
      <RoleCode>Co-Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>Pennsylvania State Univ University Park</Name>
      <CityName>UNIVERSITY PARK</CityName>
      <ZipCode>168027000</ZipCode>
      <PhoneNumber>8148651372</PhoneNumber>
      <StreetAddress>110 Technology Center Building</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>Pennsylvania</StateName>
      <StateCode>PA</StateCode>
    </Institution>
    <ProgramElement>
      <Code>7793</Code>
      <Text>DATA-INTENSIVE COMPUTING</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>7793</Code>
      <Text>DATA-INTENSIVE COMPUTING</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>7923</Code>
      <Text>SMALL PROJECT</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>9102</Code>
      <Text>WOMEN, MINORITY, DISABLED, NEC</Text>
    </ProgramReference>
  </Award>
</rootTag>
