Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[100].FDCE_inst/TChk170_3222 at time 145065 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[101].FDCE_inst/TChk170_3222 at time 145065 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[102].FDCE_inst/TChk170_3222 at time 145065 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[95].FDCE_inst/TChk170_3222 at time 145081 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[104].FDCE_inst/TChk170_3222 at time 145179 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[105].FDCE_inst/TChk170_3222 at time 145179 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[106].FDCE_inst/TChk170_3222 at time 145179 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[100].FDCE_inst/TChk168_3220 at time 225065 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[101].FDCE_inst/TChk168_3220 at time 225065 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[102].FDCE_inst/TChk168_3220 at time 225065 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[95].FDCE_inst/TChk168_3220 at time 225081 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[104].FDCE_inst/TChk168_3220 at time 225179 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[105].FDCE_inst/TChk168_3220 at time 225179 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[106].FDCE_inst/TChk168_3220 at time 225179 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[92].FDCE_inst/TChk170_3222 at time 230091 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[93].FDCE_inst/TChk170_3222 at time 230091 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[94].FDCE_inst/TChk170_3222 at time 230091 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[87].FDCE_inst/TChk170_3222 at time 230107 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[120].FDCE_inst/TChk168_3220 at time 240050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[121].FDCE_inst/TChk168_3220 at time 240050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[122].FDCE_inst/TChk168_3220 at time 240050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[115].FDCE_inst/TChk168_3220 at time 240066 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[124].FDCE_inst/TChk168_3220 at time 240164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[125].FDCE_inst/TChk168_3220 at time 240164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[126].FDCE_inst/TChk168_3220 at time 240164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[119].FDCE_inst/TChk168_3220 at time 240180 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[64].FDCE_inst/TChk170_3222 at time 450039 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[65].FDCE_inst/TChk170_3222 at time 450039 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[66].FDCE_inst/TChk170_3222 at time 450039 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[59].FDCE_inst/TChk170_3222 at time 450055 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[68].FDCE_inst/TChk170_3222 at time 450153 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[69].FDCE_inst/TChk170_3222 at time 450153 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[70].FDCE_inst/TChk170_3222 at time 450153 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[63].FDCE_inst/TChk170_3222 at time 450169 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[64].FDCE_inst/TChk168_3220 at time 705039 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[65].FDCE_inst/TChk168_3220 at time 705039 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[66].FDCE_inst/TChk168_3220 at time 705039 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[59].FDCE_inst/TChk168_3220 at time 705055 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[68].FDCE_inst/TChk168_3220 at time 705153 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[69].FDCE_inst/TChk168_3220 at time 705153 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[70].FDCE_inst/TChk168_3220 at time 705153 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[63].FDCE_inst/TChk168_3220 at time 705169 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[56].FDCE_inst/TChk170_3222 at time 710056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[57].FDCE_inst/TChk170_3222 at time 710056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[58].FDCE_inst/TChk170_3222 at time 710056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[51].FDCE_inst/TChk170_3222 at time 710072 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[60].FDCE_inst/TChk170_3222 at time 710170 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[61].FDCE_inst/TChk170_3222 at time 710170 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[62].FDCE_inst/TChk170_3222 at time 710170 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[55].FDCE_inst/TChk170_3222 at time 710186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[120].FDCE_inst/TChk168_3220 at time 720050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[121].FDCE_inst/TChk168_3220 at time 720050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[122].FDCE_inst/TChk168_3220 at time 720050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[115].FDCE_inst/TChk168_3220 at time 720066 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[124].FDCE_inst/TChk168_3220 at time 720164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[125].FDCE_inst/TChk168_3220 at time 720164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[126].FDCE_inst/TChk168_3220 at time 720164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[119].FDCE_inst/TChk168_3220 at time 720180 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[100].FDCE_inst/TChk170_3222 at time 145065 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[101].FDCE_inst/TChk170_3222 at time 145065 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[102].FDCE_inst/TChk170_3222 at time 145065 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[95].FDCE_inst/TChk170_3222 at time 145081 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[104].FDCE_inst/TChk170_3222 at time 145179 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[105].FDCE_inst/TChk170_3222 at time 145179 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[106].FDCE_inst/TChk170_3222 at time 145179 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[100].FDCE_inst/TChk168_3220 at time 225065 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[101].FDCE_inst/TChk168_3220 at time 225065 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[102].FDCE_inst/TChk168_3220 at time 225065 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[95].FDCE_inst/TChk168_3220 at time 225081 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[104].FDCE_inst/TChk168_3220 at time 225179 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[105].FDCE_inst/TChk168_3220 at time 225179 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[106].FDCE_inst/TChk168_3220 at time 225179 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[92].FDCE_inst/TChk170_3222 at time 230091 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[93].FDCE_inst/TChk170_3222 at time 230091 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[94].FDCE_inst/TChk170_3222 at time 230091 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[87].FDCE_inst/TChk170_3222 at time 230107 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[120].FDCE_inst/TChk168_3220 at time 240050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[121].FDCE_inst/TChk168_3220 at time 240050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[122].FDCE_inst/TChk168_3220 at time 240050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[115].FDCE_inst/TChk168_3220 at time 240066 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[124].FDCE_inst/TChk168_3220 at time 240164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[125].FDCE_inst/TChk168_3220 at time 240164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[126].FDCE_inst/TChk168_3220 at time 240164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[119].FDCE_inst/TChk168_3220 at time 240180 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[64].FDCE_inst/TChk170_3222 at time 450039 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[65].FDCE_inst/TChk170_3222 at time 450039 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[66].FDCE_inst/TChk170_3222 at time 450039 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[59].FDCE_inst/TChk170_3222 at time 450055 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[68].FDCE_inst/TChk170_3222 at time 450153 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[69].FDCE_inst/TChk170_3222 at time 450153 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[70].FDCE_inst/TChk170_3222 at time 450153 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[63].FDCE_inst/TChk170_3222 at time 450169 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[64].FDCE_inst/TChk168_3220 at time 705039 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[65].FDCE_inst/TChk168_3220 at time 705039 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[66].FDCE_inst/TChk168_3220 at time 705039 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[59].FDCE_inst/TChk168_3220 at time 705055 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[68].FDCE_inst/TChk168_3220 at time 705153 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[69].FDCE_inst/TChk168_3220 at time 705153 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[70].FDCE_inst/TChk168_3220 at time 705153 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Start_pipeline.Start_pipeline/genblk1[63].FDCE_inst/TChk168_3220 at time 705169 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[56].FDCE_inst/TChk170_3222 at time 710056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[57].FDCE_inst/TChk170_3222 at time 710056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[58].FDCE_inst/TChk170_3222 at time 710056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[51].FDCE_inst/TChk170_3222 at time 710072 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[60].FDCE_inst/TChk170_3222 at time 710170 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[61].FDCE_inst/TChk170_3222 at time 710170 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[62].FDCE_inst/TChk170_3222 at time 710170 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[55].FDCE_inst/TChk170_3222 at time 710186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[120].FDCE_inst/TChk168_3220 at time 720050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[121].FDCE_inst/TChk168_3220 at time 720050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[122].FDCE_inst/TChk168_3220 at time 720050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[115].FDCE_inst/TChk168_3220 at time 720066 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[124].FDCE_inst/TChk168_3220 at time 720164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[125].FDCE_inst/TChk168_3220 at time 720164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[126].FDCE_inst/TChk168_3220 at time 720164 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinxa\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb_TDC/DUT/Stop_pipeline.Stop_pipeline/genblk1[119].FDCE_inst/TChk168_3220 at time 720180 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
$finish called at time : 1001 ns : File "C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/bench/tb_TDC.v" Line 77
