 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 09:41:38 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/Reg_File_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][4]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][4]/Q (DFFRHQX8M)             0.55       0.55 f
  U0_RegFile/REG0[4] (Register_File_8_x_16)               0.00       0.55 f
  U0_ALU/A[4] (ALU_16_bit)                                0.00       0.55 f
  U0_ALU/U108/Y (AOI222X2M)                               0.60       1.15 r
  U0_ALU/U105/Y (AOI31X2M)                                0.41       1.56 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       1.56 f
  data arrival time                                                  1.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U0_RegFile/Reg_File_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][4]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][4]/Q (DFFRHQX8M)             0.55       0.55 f
  U0_RegFile/REG0[4] (Register_File_8_x_16)               0.00       0.55 f
  U0_ALU/A[4] (ALU_16_bit)                                0.00       0.55 f
  U0_ALU/U99/Y (AOI221X2M)                                0.67       1.22 r
  U0_ALU/U97/Y (AOI31X2M)                                 0.39       1.61 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       1.61 f
  data arrival time                                                  1.61

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: U0_RegFile/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][7]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][7]/Q (DFFRHQX8M)             0.35       0.35 f
  U0_RegFile/U4/Y (BUFX32M)                               0.20       0.56 f
  U0_RegFile/REG1[7] (Register_File_8_x_16)               0.00       0.56 f
  U0_ALU/B[7] (ALU_16_bit)                                0.00       0.56 f
  U0_ALU/add_48/B[7] (ALU_16_bit_DW01_add_0)              0.00       0.56 f
  U0_ALU/add_48/U1_7/CO (ADDFX2M)                         0.45       1.01 f
  U0_ALU/add_48/SUM[8] (ALU_16_bit_DW01_add_0)            0.00       1.01 f
  U0_ALU/U127/Y (AOI21X2M)                                0.50       1.51 r
  U0_ALU/U126/Y (AOI21X2M)                                0.31       1.82 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       1.82 f
  data arrival time                                                  1.82

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: U0_RegFile/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][0]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][0]/Q (DFFRHQX8M)             0.35       0.35 f
  U0_RegFile/U6/Y (BUFX32M)                               0.20       0.55 f
  U0_RegFile/REG1[0] (Register_File_8_x_16)               0.00       0.55 f
  U0_ALU/B[0] (ALU_16_bit)                                0.00       0.55 f
  U0_ALU/add_48/B[0] (ALU_16_bit_DW01_add_0)              0.00       0.55 f
  U0_ALU/add_48/U2/Y (XOR2X1M)                            0.37       0.92 f
  U0_ALU/add_48/SUM[0] (ALU_16_bit_DW01_add_0)            0.00       0.92 f
  U0_ALU/U86/Y (AOI22X1M)                                 0.68       1.60 r
  U0_ALU/U38/Y (AOI31X4M)                                 0.32       1.92 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00       1.92 f
  data arrival time                                                  1.92

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U0_RegFile/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][7]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][7]/Q (DFFRHQX8M)             0.53       0.53 f
  U0_RegFile/REG0[7] (Register_File_8_x_16)               0.00       0.53 f
  U0_ALU/A[7] (ALU_16_bit)                                0.00       0.53 f
  U0_ALU/div_60/a[7] (ALU_16_bit_DW_div_uns_0)            0.00       0.53 f
  U0_ALU/div_60/U23/Y (OR2X8M)                            0.28       0.81 f
  U0_ALU/div_60/U3/Y (CLKAND2X16M)                        0.15       0.96 f
  U0_ALU/div_60/U49/Y (CLKAND2X16M)                       0.18       1.14 f
  U0_ALU/div_60/quotient[7] (ALU_16_bit_DW_div_uns_0)     0.00       1.14 f
  U0_ALU/U116/Y (AOI22X1M)                                0.47       1.62 r
  U0_ALU/U113/Y (AOI31X2M)                                0.41       2.03 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       2.03 f
  data arrival time                                                  2.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: U0_RegFile/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][1]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][1]/Q (DFFRHQX8M)             0.40       0.40 r
  U0_RegFile/U7/Y (CLKINVX20M)                            0.11       0.52 f
  U0_RegFile/U16/Y (CLKINVX40M)                           0.15       0.66 r
  U0_RegFile/REG1[1] (Register_File_8_x_16)               0.00       0.66 r
  U0_ALU/B[1] (ALU_16_bit)                                0.00       0.66 r
  U0_ALU/U47/Y (OAI21X1M)                                 0.37       1.03 f
  U0_ALU/U89/Y (AOI211X2M)                                0.64       1.67 r
  U0_ALU/U7/Y (AOI31X2M)                                  0.41       2.09 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       2.09 f
  data arrival time                                                  2.09

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: U0_RegFile/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][2]/CK (DFFRHQX4M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][2]/Q (DFFRHQX4M)             0.42       0.42 r
  U0_RegFile/U15/Y (INVX16M)                              0.09       0.52 f
  U0_RegFile/U10/Y (INVX24M)                              0.18       0.70 r
  U0_RegFile/REG1[2] (Register_File_8_x_16)               0.00       0.70 r
  U0_ALU/B[2] (ALU_16_bit)                                0.00       0.70 r
  U0_ALU/U160/Y (OAI222X1M)                               0.43       1.13 f
  U0_ALU/U92/Y (AOI221X2M)                                0.57       1.70 r
  U0_ALU/U90/Y (AOI31X2M)                                 0.39       2.09 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       2.09 f
  data arrival time                                                  2.09

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: U0_RegFile/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][5]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][5]/Q (DFFRHQX2M)             0.50       0.50 r
  U0_RegFile/U9/Y (INVX12M)                               0.13       0.63 f
  U0_RegFile/U8/Y (CLKINVX40M)                            0.16       0.79 r
  U0_RegFile/REG1[5] (Register_File_8_x_16)               0.00       0.79 r
  U0_ALU/B[5] (ALU_16_bit)                                0.00       0.79 r
  U0_ALU/U157/Y (OAI222X1M)                               0.42       1.21 f
  U0_ALU/U111/Y (AOI221X2M)                               0.57       1.78 r
  U0_ALU/U109/Y (AOI31X2M)                                0.39       2.17 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       2.17 f
  data arrival time                                                  2.17

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        2.15


  Startpoint: U0_RegFile/Reg_File_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][6]/CK (DFFRHQX4M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][6]/Q (DFFRHQX4M)             0.56       0.56 f
  U0_RegFile/REG0[6] (Register_File_8_x_16)               0.00       0.56 f
  U0_ALU/A[6] (ALU_16_bit)                                0.00       0.56 f
  U0_ALU/U18/Y (INVX4M)                                   0.68       1.24 r
  U0_ALU/U64/Y (AOI221X2M)                                0.39       1.64 f
  U0_ALU/U62/Y (AOI31X2M)                                 0.55       2.18 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       2.18 r
  data arrival time                                                  2.18

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        2.31


  Startpoint: U0_ref_sync/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_VLD_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_reg/CK (DFFRQX4M)              0.00       0.00 r
  U0_ref_sync/enable_pulse_reg/Q (DFFRQX4M)               0.85       0.85 f
  U0_ref_sync/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.85 f
  U0_SYS_CTRL/rx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.85 f
  U0_SYS_CTRL/U46/Y (NAND2X4M)                            0.72       1.56 r
  U0_SYS_CTRL/U11/Y (NAND2X2M)                            0.72       2.29 f
  U0_SYS_CTRL/alu_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       2.29 f
  U0_ALU/EN (ALU_16_bit)                                  0.00       2.29 f
  U0_ALU/ALU_OUT_VLD_reg/D (DFFRQX2M)                     0.00       2.29 f
  data arrival time                                                  2.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_VLD_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.33


  Startpoint: U0_RegFile/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][7]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][7]/Q (DFFRHQX8M)             0.35       0.35 f
  U0_RegFile/U4/Y (BUFX32M)                               0.20       0.56 f
  U0_RegFile/REG1[7] (Register_File_8_x_16)               0.00       0.56 f
  U0_ALU/B[7] (ALU_16_bit)                                0.00       0.56 f
  U0_ALU/mult_56/B[7] (ALU_16_bit_DW02_mult_0)            0.00       0.56 f
  U0_ALU/mult_56/U36/Y (CLKINVX4M)                        0.73       1.28 r
  U0_ALU/mult_56/U25/Y (NOR2X2M)                          0.48       1.77 f
  U0_ALU/mult_56/U9/Y (AND2X2M)                           0.39       2.15 f
  U0_ALU/mult_56/FS_1/B[13] (ALU_16_bit_DW01_add_1)       0.00       2.15 f
  U0_ALU/mult_56/FS_1/U8/Y (CLKXOR2X2M)                   0.38       2.53 f
  U0_ALU/mult_56/FS_1/SUM[13] (ALU_16_bit_DW01_add_1)     0.00       2.53 f
  U0_ALU/mult_56/PRODUCT[15] (ALU_16_bit_DW02_mult_0)     0.00       2.53 f
  U0_ALU/U51/Y (OAI2BB1X2M)                               0.40       2.93 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       2.93 f
  data arrival time                                                  2.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        2.90


  Startpoint: U0_ref_sync/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_reg/CK (DFFRQX4M)              0.00       0.00 r
  U0_ref_sync/enable_pulse_reg/Q (DFFRQX4M)               0.85       0.85 f
  U0_ref_sync/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.85 f
  U0_SYS_CTRL/rx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.85 f
  U0_SYS_CTRL/U46/Y (NAND2X4M)                            0.72       1.56 r
  U0_SYS_CTRL/U11/Y (NAND2X2M)                            0.72       2.29 f
  U0_SYS_CTRL/alu_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       2.29 f
  U0_ALU/EN (ALU_16_bit)                                  0.00       2.29 f
  U0_ALU/U70/Y (NAND2X4M)                                 0.91       3.20 r
  U0_ALU/U52/Y (OAI2BB1X2M)                               0.36       3.56 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       3.56 f
  data arrival time                                                  3.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.53


  Startpoint: U0_ref_sync/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_reg/CK (DFFRQX4M)              0.00       0.00 r
  U0_ref_sync/enable_pulse_reg/Q (DFFRQX4M)               0.85       0.85 f
  U0_ref_sync/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.85 f
  U0_SYS_CTRL/rx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.85 f
  U0_SYS_CTRL/U46/Y (NAND2X4M)                            0.72       1.56 r
  U0_SYS_CTRL/U11/Y (NAND2X2M)                            0.72       2.29 f
  U0_SYS_CTRL/alu_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       2.29 f
  U0_ALU/EN (ALU_16_bit)                                  0.00       2.29 f
  U0_ALU/U70/Y (NAND2X4M)                                 0.91       3.20 r
  U0_ALU/U53/Y (OAI2BB1X2M)                               0.36       3.56 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       3.56 f
  data arrival time                                                  3.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.53


  Startpoint: U0_ref_sync/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_reg/CK (DFFRQX4M)              0.00       0.00 r
  U0_ref_sync/enable_pulse_reg/Q (DFFRQX4M)               0.85       0.85 f
  U0_ref_sync/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.85 f
  U0_SYS_CTRL/rx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.85 f
  U0_SYS_CTRL/U46/Y (NAND2X4M)                            0.72       1.56 r
  U0_SYS_CTRL/U11/Y (NAND2X2M)                            0.72       2.29 f
  U0_SYS_CTRL/alu_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       2.29 f
  U0_ALU/EN (ALU_16_bit)                                  0.00       2.29 f
  U0_ALU/U70/Y (NAND2X4M)                                 0.91       3.20 r
  U0_ALU/U54/Y (OAI2BB1X2M)                               0.36       3.56 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       3.56 f
  data arrival time                                                  3.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.53


  Startpoint: U0_ref_sync/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_reg/CK (DFFRQX4M)              0.00       0.00 r
  U0_ref_sync/enable_pulse_reg/Q (DFFRQX4M)               0.85       0.85 f
  U0_ref_sync/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.85 f
  U0_SYS_CTRL/rx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.85 f
  U0_SYS_CTRL/U46/Y (NAND2X4M)                            0.72       1.56 r
  U0_SYS_CTRL/U11/Y (NAND2X2M)                            0.72       2.29 f
  U0_SYS_CTRL/alu_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       2.29 f
  U0_ALU/EN (ALU_16_bit)                                  0.00       2.29 f
  U0_ALU/U70/Y (NAND2X4M)                                 0.91       3.20 r
  U0_ALU/U56/Y (OAI2BB1X2M)                               0.36       3.56 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       3.56 f
  data arrival time                                                  3.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.53


  Startpoint: U0_ref_sync/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_reg/CK (DFFRQX4M)              0.00       0.00 r
  U0_ref_sync/enable_pulse_reg/Q (DFFRQX4M)               0.85       0.85 f
  U0_ref_sync/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.85 f
  U0_SYS_CTRL/rx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.85 f
  U0_SYS_CTRL/U46/Y (NAND2X4M)                            0.72       1.56 r
  U0_SYS_CTRL/U11/Y (NAND2X2M)                            0.72       2.29 f
  U0_SYS_CTRL/alu_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       2.29 f
  U0_ALU/EN (ALU_16_bit)                                  0.00       2.29 f
  U0_ALU/U70/Y (NAND2X4M)                                 0.91       3.20 r
  U0_ALU/U55/Y (OAI2BB1X2M)                               0.36       3.56 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       3.56 f
  data arrival time                                                  3.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.53


  Startpoint: U0_ref_sync/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_reg/CK (DFFRQX4M)              0.00       0.00 r
  U0_ref_sync/enable_pulse_reg/Q (DFFRQX4M)               0.85       0.85 f
  U0_ref_sync/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.85 f
  U0_SYS_CTRL/rx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.85 f
  U0_SYS_CTRL/U46/Y (NAND2X4M)                            0.72       1.56 r
  U0_SYS_CTRL/U11/Y (NAND2X2M)                            0.72       2.29 f
  U0_SYS_CTRL/alu_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       2.29 f
  U0_ALU/EN (ALU_16_bit)                                  0.00       2.29 f
  U0_ALU/U70/Y (NAND2X4M)                                 0.91       3.20 r
  U0_ALU/U57/Y (OAI2BB1X2M)                               0.36       3.56 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       3.56 f
  data arrival time                                                  3.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.53


  Startpoint: U1_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.57       0.57 f
  U1_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][2]/Q (DFFRQX2M)
                                                          0.57       0.57 f
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][2]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][1]/Q (DFFRQX2M)
                                                          0.57       0.57 f
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.57       0.57 f
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][3]/Q (DFFRQX2M)
                                                          0.57       0.57 f
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][3]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ref_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[0]/Q (DFFRQX2M)                0.57       0.57 f
  U0_ref_sync/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ref_sync/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/pulse_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[1]/Q (DFFRQX2M)                0.67       0.67 f
  U0_ref_sync/pulse_flop_reg/D (DFFRQX2M)                 0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/pulse_flop_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_SYS_CTRL/cmd_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_CLK_GATE/latch_out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_SYS_CTRL/cmd_reg_reg[1]/CK (DFFRX4M)                 0.00      20.00 r
  U0_SYS_CTRL/cmd_reg_reg[1]/QN (DFFRX4M)                 0.76      20.76 f
  U0_SYS_CTRL/clk_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00      20.76 f
  U0_CLK_GATE/clk_en (CLK_GATE)                           0.00      20.76 f
  U0_CLK_GATE/latch_out_reg/D (TLATNX2M)                  0.00      20.76 f
  data arrival time                                                 20.76

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                       0.10      20.10
  U0_CLK_GATE/latch_out_reg/GN (TLATNX2M)                 0.00      20.10 r
  library hold time                                      -0.18      19.92
  data required time                                                19.92
  --------------------------------------------------------------------------
  data required time                                                19.92
  data arrival time                                                -20.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]/CK (DFFRHQX8M)     0.00       0.00 r
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]/Q (DFFRHQX8M)      0.55       0.55 f
  U0_UART_FIFO/u_FIFO_WR/U17/Y (CLKXOR2X2M)               0.44       0.99 r
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]/D (DFFRHQX8M)      0.00       0.99 r
  data arrival time                                                  0.99

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]/CK (DFFRHQX8M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U0_RegFile/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][3]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][3]/Q (DFFRHQX8M)             0.40       0.40 r
  U0_RegFile/U3/Y (BUFX32M)                               0.21       0.61 r
  U0_RegFile/U107/Y (OAI2BB2X1M)                          0.41       1.02 r
  U0_RegFile/Reg_File_reg[1][3]/D (DFFRHQX8M)             0.00       1.02 r
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[1][3]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_RegFile/RdData_VLD_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_VLD_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_VLD_reg/Q (DFFRQX2M)                  0.67       0.67 f
  U0_RegFile/U159/Y (OAI2BB1X2M)                          0.39       1.06 f
  U0_RegFile/RdData_VLD_reg/D (DFFRQX2M)                  0.00       1.06 f
  data arrival time                                                  1.06

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_VLD_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_RegFile/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][0]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][0]/Q (DFFRHQX8M)             0.40       0.40 r
  U0_RegFile/U6/Y (BUFX32M)                               0.23       0.63 r
  U0_RegFile/U104/Y (OAI2BB2X1M)                          0.42       1.05 r
  U0_RegFile/Reg_File_reg[1][0]/D (DFFRHQX8M)             0.00       1.05 r
  data arrival time                                                  1.05

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[1][0]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]/QN (DFFRX4M)       0.64       0.64 f
  U0_UART_FIFO/u_FIFO_WR/U16/Y (CLKXOR2X2M)               0.42       1.06 f
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]/D (DFFRX4M)        0.00       1.06 f
  data arrival time                                                  1.06

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]/CK (DFFRX4M)       0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0_RegFile/Reg_File_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][4]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][4]/Q (DFFRHQX8M)             0.35       0.35 f
  U0_RegFile/U5/Y (BUFX32M)                               0.20       0.55 f
  U0_RegFile/U108/Y (OAI2BB2X1M)                          0.45       1.00 f
  U0_RegFile/Reg_File_reg[1][4]/D (DFFRHQX8M)             0.00       1.00 f
  data arrival time                                                  1.00

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[1][4]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_RegFile/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][7]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][7]/Q (DFFRHQX8M)             0.35       0.35 f
  U0_RegFile/U4/Y (BUFX32M)                               0.20       0.56 f
  U0_RegFile/U111/Y (OAI2BB2X1M)                          0.45       1.00 f
  U0_RegFile/Reg_File_reg[1][7]/D (DFFRHQX8M)             0.00       1.00 f
  data arrival time                                                  1.00

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[1][7]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_RegFile/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][1]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][1]/Q (DFFRHQX8M)             0.40       0.40 r
  U0_RegFile/U7/Y (CLKINVX20M)                            0.11       0.52 f
  U0_RegFile/U16/Y (CLKINVX40M)                           0.15       0.66 r
  U0_RegFile/U105/Y (OAI2BB2X1M)                          0.41       1.07 r
  U0_RegFile/Reg_File_reg[1][1]/D (DFFRHQX8M)             0.00       1.07 r
  data arrival time                                                  1.07

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[1][1]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_RegFile/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][2]/CK (DFFRHQX4M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][2]/Q (DFFRHQX4M)             0.35       0.35 f
  U0_RegFile/U15/Y (INVX16M)                              0.12       0.47 r
  U0_RegFile/U10/Y (INVX24M)                              0.10       0.57 f
  U0_RegFile/U106/Y (OAI2BB2X1M)                          0.44       1.01 f
  U0_RegFile/Reg_File_reg[1][2]/D (DFFRHQX4M)             0.00       1.01 f
  data arrival time                                                  1.01

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[1][2]/CK (DFFRHQX4M)            0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_RegFile/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][7]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][7]/Q (DFFRHQX8M)             0.53       0.53 f
  U0_RegFile/U119/Y (OAI2BB2X1M)                          0.52       1.04 f
  U0_RegFile/Reg_File_reg[0][7]/D (DFFRHQX8M)             0.00       1.04 f
  data arrival time                                                  1.04

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[0][7]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]/CK (DFFRQX4M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]/Q (DFFRQX4M)       0.80       0.80 f
  U0_UART_FIFO/u_FIFO_WR/U18/Y (XNOR2X2M)                 0.35       1.15 f
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]/D (DFFRQX4M)       0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]/CK (DFFRQX4M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U0_RegFile/Reg_File_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][4]/CK (DFFRHQX8M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][4]/Q (DFFRHQX8M)             0.55       0.55 f
  U0_RegFile/U116/Y (OAI2BB2X1M)                          0.53       1.07 f
  U0_RegFile/Reg_File_reg[0][4]/D (DFFRHQX8M)             0.00       1.07 f
  data arrival time                                                  1.07

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[0][4]/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U0_SYS_CTRL/cmd_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/cmd_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  U0_SYS_CTRL/cmd_reg_reg[1]/QN (DFFRX4M)                 0.88       0.88 r
  U0_SYS_CTRL/U30/Y (OAI32X2M)                            0.30       1.19 f
  U0_SYS_CTRL/cmd_reg_reg[1]/D (DFFRX4M)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/cmd_reg_reg[1]/CK (DFFRX4M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U83/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U82/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U81/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U80/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U79/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U78/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U77/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U76/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U51/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U50/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U49/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U48/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U47/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U46/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U45/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U44/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[6][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[6][7]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U74/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[6][7]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[6][7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[6][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[6][6]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U73/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[6][6]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[6][6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[6][5]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[6][5]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U72/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[6][5]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[6][5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[6][4]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[6][4]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U71/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[6][4]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[6][4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[6][3]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[6][3]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U70/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[6][3]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[6][3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[6][2]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[6][2]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U69/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[6][2]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[6][2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[6][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[6][1]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U68/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[6][1]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[6][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[6][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[6][0]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U67/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[6][0]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[6][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U91/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U90/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U89/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U88/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U87/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U86/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U85/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U84/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U59/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U58/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U57/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U56/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U55/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U54/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U53/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U52/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[5][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[5][7]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U82/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[5][7]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[5][7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[5][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[5][6]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U81/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[5][6]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[5][6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[5][5]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[5][5]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U80/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[5][5]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[5][5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[5][4]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[5][4]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U79/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[5][4]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[5][4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[5][3]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[5][3]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U78/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[5][3]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[5][3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[5][2]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[5][2]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U77/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[5][2]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[5][2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[5][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[5][1]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U76/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[5][1]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[5][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[5][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[5][0]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U75/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[5][0]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[5][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U75/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U74/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U73/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U72/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U71/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U70/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U69/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U68/Y (OAI2BB2X1M)        0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U107/Y (OAI2BB2X1M)       0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U106/Y (OAI2BB2X1M)       0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U105/Y (OAI2BB2X1M)       0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U104/Y (OAI2BB2X1M)       0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U103/Y (OAI2BB2X1M)       0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U102/Y (OAI2BB2X1M)       0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U101/Y (OAI2BB2X1M)       0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/U100/Y (OAI2BB2X1M)       0.50       1.16 f
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[7][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[7][7]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U127/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/Reg_File_reg[7][7]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[7][7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[7][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[7][6]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U126/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/Reg_File_reg[7][6]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[7][6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[7][5]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[7][5]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U125/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/Reg_File_reg[7][5]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[7][5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[7][4]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[7][4]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U124/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/Reg_File_reg[7][4]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[7][4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[7][3]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[7][3]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U123/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/Reg_File_reg[7][3]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[7][3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[7][2]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[7][2]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U122/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/Reg_File_reg[7][2]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[7][2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[7][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[7][1]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U121/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/Reg_File_reg[7][1]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[7][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[7][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[7][0]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U120/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/Reg_File_reg[7][0]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[7][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[4][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[4][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[4][6]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U89/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[4][6]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[4][6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[4][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[4][5]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[4][5]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U88/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[4][5]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[4][5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[4][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[4][4]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[4][4]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U87/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[4][4]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[4][4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[4][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[4][3]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[4][3]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U86/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[4][3]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[4][3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[4][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[4][2]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[4][2]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U85/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[4][2]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[4][2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[4][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[4][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[4][1]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U84/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[4][1]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[4][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/Reg_File_reg[4][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[4][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[4][0]/Q (DFFRQX2M)              0.67       0.67 f
  U0_RegFile/U83/Y (OAI2BB2X1M)                           0.50       1.16 f
  U0_RegFile/Reg_File_reg[4][0]/D (DFFRQX2M)              0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_File_reg[4][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.57       0.57 f
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ClkDiv/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/flag_reg/CK (DFFRQX2M)         0.00       0.00 r
  U0_ClkDiv/flag_reg/Q (DFFRQX2M)          0.87       0.87 r
  U0_ClkDiv/U49/Y (OAI32X2M)               0.34       1.22 f
  U0_ClkDiv/flag_reg/D (DFFRQX2M)          0.00       1.22 f
  data arrival time                                   1.22

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/flag_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: U1_ClkDiv/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/flag_reg/CK (DFFRQX2M)         0.00       0.00 r
  U1_ClkDiv/flag_reg/Q (DFFRQX2M)          0.87       0.87 r
  U1_ClkDiv/U54/Y (OAI32X2M)               0.34       1.22 f
  U1_ClkDiv/flag_reg/D (DFFRQX2M)          0.00       1.22 f
  data arrival time                                   1.22

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/flag_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: U0_ClkDiv/div_clk_reg_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_clk_reg_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_ClkDiv/div_clk_reg_reg/Q (DFFRQX2M)                  0.88       0.88 r
  U0_ClkDiv/U47/Y (OAI32X2M)                              0.35       1.23 f
  U0_ClkDiv/div_clk_reg_reg/D (DFFRQX2M)                  0.00       1.23 f
  data arrival time                                                  1.23

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U1_ClkDiv/div_clk_reg_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/div_clk_reg_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U1_ClkDiv/div_clk_reg_reg/Q (DFFRQX2M)                  0.88       0.88 r
  U1_ClkDiv/U52/Y (OAI32X2M)                              0.35       1.23 f
  U1_ClkDiv/div_clk_reg_reg/D (DFFRQX2M)                  0.00       1.23 f
  data arrival time                                                  1.23

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/div_clk_reg_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U0_ClkDiv/add_56/A[0] (CLK_DIV_0_DW01_inc_0)            0.00       0.76 f
  U0_ClkDiv/add_56/U1_1_1/S (ADDHX1M)                     0.46       1.21 f
  U0_ClkDiv/add_56/SUM[1] (CLK_DIV_0_DW01_inc_0)          0.00       1.21 f
  U0_ClkDiv/U36/Y (NOR2BX2M)                              0.34       1.55 f
  U0_ClkDiv/counter_reg[1]/D (DFFRQX4M)                   0.00       1.55 f
  data arrival time                                                  1.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.76       0.76 f
  U1_ClkDiv/add_56/A[0] (CLK_DIV_1_DW01_inc_0)            0.00       0.76 f
  U1_ClkDiv/add_56/U1_1_1/S (ADDHX1M)                     0.46       1.21 f
  U1_ClkDiv/add_56/SUM[1] (CLK_DIV_1_DW01_inc_0)          0.00       1.21 f
  U1_ClkDiv/U36/Y (NOR2BX2M)                              0.34       1.55 f
  U1_ClkDiv/counter_reg[1]/D (DFFRQX4M)                   0.00       1.55 f
  data arrival time                                                  1.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[7]/Q (DFFRQX2M)                   0.76       0.76 f
  U0_ClkDiv/add_56/A[7] (CLK_DIV_0_DW01_inc_0)            0.00       0.76 f
  U0_ClkDiv/add_56/U1/Y (CLKXOR2X2M)                      0.51       1.27 f
  U0_ClkDiv/add_56/SUM[7] (CLK_DIV_0_DW01_inc_0)          0.00       1.27 f
  U0_ClkDiv/U51/Y (NOR2BX2M)                              0.31       1.57 f
  U0_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       1.57 f
  data arrival time                                                  1.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: U1_ClkDiv/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[7]/Q (DFFRQX2M)                   0.76       0.76 f
  U1_ClkDiv/add_56/A[7] (CLK_DIV_1_DW01_inc_0)            0.00       0.76 f
  U1_ClkDiv/add_56/U1/Y (CLKXOR2X2M)                      0.51       1.27 f
  U1_ClkDiv/add_56/SUM[7] (CLK_DIV_1_DW01_inc_0)          0.00       1.27 f
  U1_ClkDiv/U56/Y (NOR2BX2M)                              0.31       1.57 f
  U1_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       1.57 f
  data arrival time                                                  1.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: U0_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.76       0.76 f
  U0_ClkDiv/add_56/A[6] (CLK_DIV_0_DW01_inc_0)            0.00       0.76 f
  U0_ClkDiv/add_56/U1_1_6/S (ADDHX1M)                     0.52       1.28 f
  U0_ClkDiv/add_56/SUM[6] (CLK_DIV_0_DW01_inc_0)          0.00       1.28 f
  U0_ClkDiv/U41/Y (NOR2BX2M)                              0.34       1.61 f
  U0_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U0_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.76       0.76 f
  U0_ClkDiv/add_56/A[5] (CLK_DIV_0_DW01_inc_0)            0.00       0.76 f
  U0_ClkDiv/add_56/U1_1_5/S (ADDHX1M)                     0.52       1.28 f
  U0_ClkDiv/add_56/SUM[5] (CLK_DIV_0_DW01_inc_0)          0.00       1.28 f
  U0_ClkDiv/U40/Y (NOR2BX2M)                              0.34       1.61 f
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U0_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.76       0.76 f
  U0_ClkDiv/add_56/A[4] (CLK_DIV_0_DW01_inc_0)            0.00       0.76 f
  U0_ClkDiv/add_56/U1_1_4/S (ADDHX1M)                     0.52       1.28 f
  U0_ClkDiv/add_56/SUM[4] (CLK_DIV_0_DW01_inc_0)          0.00       1.28 f
  U0_ClkDiv/U39/Y (NOR2BX2M)                              0.34       1.61 f
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U1_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.76       0.76 f
  U1_ClkDiv/add_56/A[6] (CLK_DIV_1_DW01_inc_0)            0.00       0.76 f
  U1_ClkDiv/add_56/U1_1_6/S (ADDHX1M)                     0.52       1.28 f
  U1_ClkDiv/add_56/SUM[6] (CLK_DIV_1_DW01_inc_0)          0.00       1.28 f
  U1_ClkDiv/U41/Y (NOR2BX2M)                              0.34       1.61 f
  U1_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U1_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.76       0.76 f
  U1_ClkDiv/add_56/A[5] (CLK_DIV_1_DW01_inc_0)            0.00       0.76 f
  U1_ClkDiv/add_56/U1_1_5/S (ADDHX1M)                     0.52       1.28 f
  U1_ClkDiv/add_56/SUM[5] (CLK_DIV_1_DW01_inc_0)          0.00       1.28 f
  U1_ClkDiv/U40/Y (NOR2BX2M)                              0.34       1.61 f
  U1_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U1_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.76       0.76 f
  U1_ClkDiv/add_56/A[4] (CLK_DIV_1_DW01_inc_0)            0.00       0.76 f
  U1_ClkDiv/add_56/U1_1_4/S (ADDHX1M)                     0.52       1.28 f
  U1_ClkDiv/add_56/SUM[4] (CLK_DIV_1_DW01_inc_0)          0.00       1.28 f
  U1_ClkDiv/U39/Y (NOR2BX2M)                              0.34       1.61 f
  U1_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U0_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.76       0.76 f
  U0_ClkDiv/add_56/A[3] (CLK_DIV_0_DW01_inc_0)            0.00       0.76 f
  U0_ClkDiv/add_56/U1_1_3/S (ADDHX1M)                     0.52       1.28 f
  U0_ClkDiv/add_56/SUM[3] (CLK_DIV_0_DW01_inc_0)          0.00       1.28 f
  U0_ClkDiv/U38/Y (NOR2BX2M)                              0.34       1.61 f
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U1_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.76       0.76 f
  U1_ClkDiv/add_56/A[3] (CLK_DIV_1_DW01_inc_0)            0.00       0.76 f
  U1_ClkDiv/add_56/U1_1_3/S (ADDHX1M)                     0.52       1.28 f
  U1_ClkDiv/add_56/SUM[3] (CLK_DIV_1_DW01_inc_0)          0.00       1.28 f
  U1_ClkDiv/U38/Y (NOR2BX2M)                              0.34       1.61 f
  U1_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.76       0.76 f
  U0_ClkDiv/add_56/A[2] (CLK_DIV_0_DW01_inc_0)            0.00       0.76 f
  U0_ClkDiv/add_56/U1_1_2/S (ADDHX1M)                     0.52       1.28 f
  U0_ClkDiv/add_56/SUM[2] (CLK_DIV_0_DW01_inc_0)          0.00       1.28 f
  U0_ClkDiv/U37/Y (NOR2BX2M)                              0.34       1.61 f
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.76       0.76 f
  U1_ClkDiv/add_56/A[2] (CLK_DIV_1_DW01_inc_0)            0.00       0.76 f
  U1_ClkDiv/add_56/U1_1_2/S (ADDHX1M)                     0.52       1.28 f
  U1_ClkDiv/add_56/SUM[2] (CLK_DIV_1_DW01_inc_0)          0.00       1.28 f
  U1_ClkDiv/U37/Y (NOR2BX2M)                              0.34       1.61 f
  U1_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.80       0.80 r
  U0_ClkDiv/add_56/A[0] (CLK_DIV_0_DW01_inc_0)            0.00       0.80 r
  U0_ClkDiv/add_56/U2/Y (CLKINVX1M)                       0.50       1.30 f
  U0_ClkDiv/add_56/SUM[0] (CLK_DIV_0_DW01_inc_0)          0.00       1.30 f
  U0_ClkDiv/U52/Y (NOR2BX2M)                              0.35       1.66 f
  U0_ClkDiv/counter_reg[0]/D (DFFRQX4M)                   0.00       1.66 f
  data arrival time                                                  1.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.80       0.80 r
  U1_ClkDiv/add_56/A[0] (CLK_DIV_1_DW01_inc_0)            0.00       0.80 r
  U1_ClkDiv/add_56/U2/Y (CLKINVX1M)                       0.50       1.30 f
  U1_ClkDiv/add_56/SUM[0] (CLK_DIV_1_DW01_inc_0)          0.00       1.30 f
  U1_ClkDiv/U57/Y (NOR2BX2M)                              0.35       1.66 f
  U1_ClkDiv/counter_reg[0]/D (DFFRQX4M)                   0.00       1.66 f
  data arrival time                                                  1.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: U0_UART/u_rx/u_stop_check/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_stop_check/stp_err_reg/CK (DFFRQX1M)     0.00       0.00 r
  U0_UART/u_rx/u_stop_check/stp_err_reg/Q (DFFRQX1M)      0.66       0.66 r
  U0_UART/u_rx/u_stop_check/stp_err (stop_check)          0.00       0.66 r
  U0_UART/u_rx/u_RX_FSM/stp_err (RX_FSM)                  0.00       0.66 r
  U0_UART/u_rx/u_RX_FSM/U18/Y (NOR3X2M)                   0.23       0.89 f
  U0_UART/u_rx/u_RX_FSM/data_valid_reg/D (DFFRQX1M)       0.00       0.89 f
  data arrival time                                                  0.89

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/Q (DFFRQX4M)
                                                          0.91       0.91 r
  U0_UART/u_rx/u_edge_bit_counter/U41/Y (OAI32X2M)        0.35       1.26 f
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX4M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.34       0.99 f
  U0_UART/u_rx/u_edge_bit_counter/U48/Y (AND2X2M)         0.32       1.31 f
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U0_UART/u_rx/u_deserializer/data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/data_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/data_reg[6]/QN (DFFRX1M)
                                                          0.81       0.81 r
  U0_UART/u_rx/u_deserializer/U28/Y (OAI2B2X1M)           0.46       1.27 f
  U0_UART/u_rx/u_deserializer/data_reg[6]/D (DFFRX1M)     0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/data_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/data_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/data_reg[5]/QN (DFFRX1M)
                                                          0.81       0.81 r
  U0_UART/u_rx/u_deserializer/U27/Y (OAI2B2X1M)           0.46       1.27 f
  U0_UART/u_rx/u_deserializer/data_reg[5]/D (DFFRX1M)     0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/data_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/data_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/data_reg[3]/QN (DFFRX1M)
                                                          0.81       0.81 r
  U0_UART/u_rx/u_deserializer/U24/Y (OAI2B2X1M)           0.46       1.27 f
  U0_UART/u_rx/u_deserializer/data_reg[3]/D (DFFRX1M)     0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/data_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/data_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/data_reg[4]/QN (DFFRX1M)
                                                          0.81       0.81 r
  U0_UART/u_rx/u_deserializer/U26/Y (OAI2B2X1M)           0.46       1.27 f
  U0_UART/u_rx/u_deserializer/data_reg[4]/D (DFFRX1M)     0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/data_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/data_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/data_reg[2]/QN (DFFRX1M)
                                                          0.81       0.81 r
  U0_UART/u_rx/u_deserializer/U7/Y (OAI2B2X1M)            0.46       1.27 f
  U0_UART/u_rx/u_deserializer/data_reg[2]/D (DFFRX1M)     0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/data_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/data_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/data_reg[1]/QN (DFFRX1M)
                                                          0.81       0.81 r
  U0_UART/u_rx/u_deserializer/U5/Y (OAI2B2X1M)            0.46       1.27 f
  U0_UART/u_rx/u_deserializer/data_reg[1]/D (DFFRX1M)     0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/data_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/data_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/data_reg[7]/QN (DFFRX1M)
                                                          0.81       0.81 r
  U0_UART/u_rx/u_deserializer/U9/Y (OAI2B2X1M)            0.46       1.27 f
  U0_UART/u_rx/u_deserializer/data_reg[7]/D (DFFRX1M)     0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/data_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/data_reg[0]/QN (DFFRX1M)
                                                          0.81       0.81 r
  U0_UART/u_rx/u_deserializer/U4/Y (OAI2B2X1M)            0.46       1.27 f
  U0_UART/u_rx/u_deserializer/data_reg[0]/D (DFFRX1M)     0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/p_data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/p_data_reg[5]/Q (DFFRQX2M)
                                                          0.74       0.74 f
  U0_UART/u_rx/u_deserializer/U37/Y (OAI2BB2X1M)          0.53       1.27 f
  U0_UART/u_rx/u_deserializer/p_data_reg[5]/D (DFFRQX2M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/p_data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/p_data_reg[1]/Q (DFFRQX2M)
                                                          0.74       0.74 f
  U0_UART/u_rx/u_deserializer/U33/Y (OAI2BB2X1M)          0.53       1.27 f
  U0_UART/u_rx/u_deserializer/p_data_reg[1]/D (DFFRQX2M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/p_data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/p_data_reg[4]/Q (DFFRQX2M)
                                                          0.74       0.74 f
  U0_UART/u_rx/u_deserializer/U36/Y (OAI2BB2X1M)          0.53       1.27 f
  U0_UART/u_rx/u_deserializer/p_data_reg[4]/D (DFFRQX2M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/p_data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/p_data_reg[0]/Q (DFFRQX2M)
                                                          0.74       0.74 f
  U0_UART/u_rx/u_deserializer/U32/Y (OAI2BB2X1M)          0.53       1.27 f
  U0_UART/u_rx/u_deserializer/p_data_reg[0]/D (DFFRQX2M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/p_data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/p_data_reg[7]/Q (DFFRQX2M)
                                                          0.74       0.74 f
  U0_UART/u_rx/u_deserializer/U39/Y (OAI2BB2X1M)          0.53       1.27 f
  U0_UART/u_rx/u_deserializer/p_data_reg[7]/D (DFFRQX2M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/p_data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/p_data_reg[3]/Q (DFFRQX2M)
                                                          0.74       0.74 f
  U0_UART/u_rx/u_deserializer/U35/Y (OAI2BB2X1M)          0.53       1.27 f
  U0_UART/u_rx/u_deserializer/p_data_reg[3]/D (DFFRQX2M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/u_rx/u_deserializer/p_data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/p_data_reg[6]/Q (DFFRQX2M)
                                                          0.74       0.74 f
  U0_UART/u_rx/u_deserializer/U38/Y (OAI2BB2X1M)          0.53       1.27 f
  U0_UART/u_rx/u_deserializer/p_data_reg[6]/D (DFFRQX2M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_UART/u_rx/u_deserializer/p_data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_deserializer/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_deserializer/p_data_reg[2]/Q (DFFRQX2M)
                                                          0.74       0.74 f
  U0_UART/u_rx/u_deserializer/U34/Y (OAI2BB2X1M)          0.53       1.27 f
  U0_UART/u_rx/u_deserializer/p_data_reg[2]/D (DFFRQX2M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_UART/u_rx/u_data_sampling/sampled_reg_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_data_sampling/sampled_reg_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (DFFSX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_data_sampling/sampled_reg_reg/QN (DFFSX1M)
                                                          0.85       0.85 r
  U0_UART/u_rx/u_data_sampling/U67/Y (OAI21X1M)           0.51       1.35 f
  U0_UART/u_rx/u_data_sampling/sampled_reg_reg/D (DFFSX1M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (DFFSX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_UART/u_rx/u_strt_check/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_strt_check/strt_glitch_reg/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U0_UART/u_rx/u_strt_check/strt_glitch (strt_check)      0.00       0.66 r
  U0_UART/u_rx/u_RX_FSM/strt_glitch (RX_FSM)              0.00       0.66 r
  U0_UART/u_rx/u_RX_FSM/U65/Y (INVX2M)                    0.32       0.98 f
  U0_UART/u_rx/u_RX_FSM/U39/Y (NAND3X2M)                  0.33       1.31 r
  U0_UART/u_rx/u_RX_FSM/U38/Y (OAI211X2M)                 0.30       1.60 f
  U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.60 f
  data arrival time                                                  1.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.91       0.91 r
  U0_UART/u_rx/u_RX_FSM/U47/Y (OR2X2M)                    0.41       1.32 r
  U0_UART/u_rx/u_RX_FSM/U44/Y (OAI211X2M)                 0.33       1.65 f
  U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/Q (DFFRQX4M)
                                                          0.87       0.87 f
  U0_UART/u_rx/u_edge_bit_counter/U58/Y (CLKXOR2X2M)      0.54       1.41 f
  U0_UART/u_rx/u_edge_bit_counter/U49/Y (AND2X2M)         0.32       1.72 f
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/D (DFFRQX4M)
                                                          0.00       1.72 f
  data arrival time                                                  1.72

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/Q (DFFRQX4M)
                                                          0.85       0.85 f
  U0_UART/u_rx/u_edge_bit_counter/U46/Y (INVX2M)          0.51       1.36 r
  U0_UART/u_rx/u_edge_bit_counter/U44/Y (OAI22X1M)        0.38       1.74 f
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/D (DFFRQX4M)
                                                          0.00       1.74 f
  data arrival time                                                  1.74

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_strt_check/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/Q (DFFRQX4M)
                                                          0.92       0.92 r
  U0_UART/u_rx/u_RX_FSM/U53/Y (NOR4X1M)                   0.46       1.38 f
  U0_UART/u_rx/u_RX_FSM/strt_chk_en (RX_FSM)              0.00       1.38 f
  U0_UART/u_rx/u_strt_check/strt_chk_en (strt_check)      0.00       1.38 f
  U0_UART/u_rx/u_strt_check/U3/Y (AND2X1M)                0.42       1.80 f
  U0_UART/u_rx/u_strt_check/strt_glitch_reg/D (DFFRQX1M)
                                                          0.00       1.80 f
  data arrival time                                                  1.80

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/Q (DFFRQX4M)
                                                          0.91       0.91 f
  U0_UART/u_rx/u_edge_bit_counter/U54/S (ADDHX1M)         0.56       1.47 f
  U0_UART/u_rx/u_edge_bit_counter/U37/Y (AND2X2M)         0.35       1.82 f
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/D (DFFRQX4M)
                                                          0.00       1.82 f
  data arrival time                                                  1.82

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: U0_UART/u_rx/u_parity_check/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_parity_check/par_err_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_parity_check/par_err_reg/Q (DFFRQX1M)
                                                          0.90       0.90 r
  U0_UART/u_rx/u_parity_check/par_err (parity_check)      0.00       0.90 r
  U0_UART/u_rx/u_RX_FSM/par_err (RX_FSM)                  0.00       0.90 r
  U0_UART/u_rx/u_RX_FSM/U67/Y (OAI31X2M)                  0.35       1.25 f
  U0_UART/u_rx/u_RX_FSM/U66/Y (AO21XLM)                   0.55       1.80 f
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/D (DFFRQX4M)
                                                          0.00       1.80 f
  data arrival time                                                  1.80

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: U0_UART/u_rx/u_data_sampling/samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_data_sampling/samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_data_sampling/samples_reg[2]/Q (DFFRQX1M)
                                                          0.66       0.66 f
  U0_UART/u_rx/u_data_sampling/U70/Y (CLKINVX1M)          0.69       1.35 r
  U0_UART/u_rx/u_data_sampling/U48/Y (MXI2X1M)            0.51       1.86 f
  U0_UART/u_rx/u_data_sampling/samples_reg[2]/D (DFFRQX1M)
                                                          0.00       1.86 f
  data arrival time                                                  1.86

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.66       0.66 f
  U0_UART/u_rx/u_edge_bit_counter/U6/Y (INVX2M)           0.80       1.47 r
  U0_UART/u_rx/u_edge_bit_counter/U43/Y (OAI22X1M)        0.54       2.00 f
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00       2.00 f
  data arrival time                                                  2.00

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: U0_UART/u_rx/u_data_sampling/samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_data_sampling/samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_data_sampling/samples_reg[1]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U0_UART/u_rx/u_data_sampling/U71/Y (CLKINVX1M)          0.78       1.62 r
  U0_UART/u_rx/u_data_sampling/U58/Y (MXI2X1M)            0.51       2.12 f
  U0_UART/u_rx/u_data_sampling/samples_reg[1]/D (DFFRQX1M)
                                                          0.00       2.12 f
  data arrival time                                                  2.12

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/Q (DFFRQX4M)
                                                          0.91       0.91 f
  U0_UART/u_rx/u_edge_bit_counter/U54/CO (ADDHX1M)        0.55       1.46 f
  U0_UART/u_rx/u_edge_bit_counter/U55/S (ADDHX1M)         0.43       1.89 f
  U0_UART/u_rx/u_edge_bit_counter/U38/Y (AND2X2M)         0.35       2.24 f
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_parity_check/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.83       0.83 f
  U0_UART/u_rx/u_RX_FSM/U69/Y (NAND2X2M)                  0.73       1.56 r
  U0_UART/u_rx/u_RX_FSM/U52/Y (NOR3X2M)                   0.30       1.86 f
  U0_UART/u_rx/u_RX_FSM/par_chk_en (RX_FSM)               0.00       1.86 f
  U0_UART/u_rx/u_parity_check/par_chk_en (parity_check)
                                                          0.00       1.86 f
  U0_UART/u_rx/u_parity_check/U4/Y (NOR2BX2M)             0.38       2.24 f
  U0_UART/u_rx/u_parity_check/par_err_reg/D (DFFRQX1M)
                                                          0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_parity_check/par_err_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        2.20


  Startpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_parity_check/parity_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.83       0.83 f
  U0_UART/u_rx/u_RX_FSM/U69/Y (NAND2X2M)                  0.73       1.56 r
  U0_UART/u_rx/u_RX_FSM/U52/Y (NOR3X2M)                   0.30       1.86 f
  U0_UART/u_rx/u_RX_FSM/par_chk_en (RX_FSM)               0.00       1.86 f
  U0_UART/u_rx/u_parity_check/par_chk_en (parity_check)
                                                          0.00       1.86 f
  U0_UART/u_rx/u_parity_check/U4/Y (NOR2BX2M)             0.38       2.24 f
  U0_UART/u_rx/u_parity_check/parity_error_reg/D (DFFRQX2M)
                                                          0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_parity_check/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        2.22


  Startpoint: U0_UART/u_rx/u_data_sampling/samples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_data_sampling/samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_data_sampling/samples_reg[0]/Q (DFFRQX1M)
                                                          0.83       0.83 f
  U0_UART/u_rx/u_data_sampling/U72/Y (CLKINVX1M)          0.77       1.61 r
  U0_UART/u_rx/u_data_sampling/U18/Y (MXI2XLM)            0.66       2.27 f
  U0_UART/u_rx/u_data_sampling/samples_reg[0]/D (DFFRQX1M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.28


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  U0_UART/u_rx/u_edge_bit_counter/U15/Y (INVXLM)          0.47       1.12 f
  U0_UART/u_rx/u_edge_bit_counter/U16/Y (INVX6M)          0.86       1.98 r
  U0_UART/u_rx/u_edge_bit_counter/U40/Y (OAI32X2M)        0.38       2.35 f
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00       2.35 f
  data arrival time                                                  2.35

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                        2.31


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.66       0.66 f
  U0_UART/u_rx/u_edge_bit_counter/U7/Y (INVX2M)           0.47       1.13 r
  U0_UART/u_rx/u_edge_bit_counter/U17/Y (INVX6M)          0.51       1.65 f
  U0_UART/u_rx/u_edge_bit_counter/U52/S (ADDHX1M)         0.50       2.14 f
  U0_UART/u_rx/u_edge_bit_counter/U35/Y (AND2X2M)         0.36       2.50 f
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00       2.50 f
  data arrival time                                                  2.50

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  U0_UART/u_rx/u_edge_bit_counter/U11/Y (INVXLM)          0.57       1.23 r
  U0_UART/u_rx/u_edge_bit_counter/U12/Y (INVX4M)          0.64       1.86 f
  U0_UART/u_rx/u_edge_bit_counter/U53/S (ADDHX1M)         0.56       2.42 f
  U0_UART/u_rx/u_edge_bit_counter/U36/Y (AND2X2M)         0.35       2.77 f
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       2.77 f
  data arrival time                                                  2.77

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        2.70


  Startpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_stop_check/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U0_UART/u_rx/u_RX_FSM/U64/Y (NAND3X2M)                  0.55       1.35 r
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.72       2.07 r
  U0_UART/u_rx/u_RX_FSM/U32/Y (NOR2X2M)                   0.31       2.38 f
  U0_UART/u_rx/u_RX_FSM/stp_chk_en (RX_FSM)               0.00       2.38 f
  U0_UART/u_rx/u_stop_check/stp_chk_en (stop_check)       0.00       2.38 f
  U0_UART/u_rx/u_stop_check/U4/Y (NOR2BX2M)               0.38       2.76 f
  U0_UART/u_rx/u_stop_check/stp_err_reg/D (DFFRQX1M)      0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_stop_check/stp_err_reg/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.71


  Startpoint: U0_UART/u_rx/u_RX_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_stop_check/stop_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U0_UART/u_rx/u_RX_FSM/U64/Y (NAND3X2M)                  0.55       1.35 r
  U0_UART/u_rx/u_RX_FSM/U35/Y (NAND2BX2M)                 0.72       2.07 r
  U0_UART/u_rx/u_RX_FSM/U32/Y (NOR2X2M)                   0.31       2.38 f
  U0_UART/u_rx/u_RX_FSM/stp_chk_en (RX_FSM)               0.00       2.38 f
  U0_UART/u_rx/u_stop_check/stp_chk_en (stop_check)       0.00       2.38 f
  U0_UART/u_rx/u_stop_check/U4/Y (NOR2BX2M)               0.38       2.76 f
  U0_UART/u_rx/u_stop_check/stop_error_reg/D (DFFRQX2M)
                                                          0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_stop_check/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.73


  Startpoint: U0_UART/u_rx/u_parity_check/parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_parity_check/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_parity_check/parity_error_reg/Q (DFFRQX2M)
                                                          0.83       0.83 f
  U0_UART/u_rx/u_parity_check/parity_error (parity_check)
                                                          0.00       0.83 f
  U0_UART/u_rx/parity_error (UART_RX)                     0.00       0.83 f
  U0_UART/parity_error (UART)                             0.00       0.83 f
  parity_error (out)                                      0.00       0.83 f
  data arrival time                                                  0.83

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                       54.98


  Startpoint: U0_UART/u_rx/u_stop_check/stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_stop_check/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/u_rx/u_stop_check/stop_error_reg/Q (DFFRQX2M)
                                                          0.83       0.83 f
  U0_UART/u_rx/u_stop_check/stop_error (stop_check)       0.00       0.83 f
  U0_UART/u_rx/stop_error (UART_RX)                       0.00       0.83 f
  U0_UART/stop_error (UART)                               0.00       0.83 f
  framing_error (out)                                     0.00       0.83 f
  data arrival time                                                  0.83

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                       54.98


  Startpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/D (DFFRQX1M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/D (DFFRQX1M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/D (DFFRQX1M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/D (DFFRQX1M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART/u_tx/u_TX_FSM/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/busy_reg/CK (DFFRX4M)             0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/busy_reg/Q (DFFRX4M)              0.79       0.79 f
  U0_UART/u_tx/u_TX_FSM/busy (TX_FSM)                     0.00       0.79 f
  U0_UART/u_tx/busy (UART_TX)                             0.00       0.79 f
  U0_UART/busy (UART)                                     0.00       0.79 f
  U0_PULSE_GEN/in_sig (PULSE_GEN)                         0.00       0.79 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX1M)                  0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX1M)                  0.81       0.81 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX1M)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/Q (DFFRX4M)        0.80       0.80 f
  U0_UART_FIFO/u_FIFO_RD/U21/Y (XNOR2X4M)                 0.33       1.13 f
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/D (DFFRX4M)        0.00       1.13 f
  data arrival time                                                  1.13

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (DFFRX4M)       0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_parity_calc/U12/Y (AO2B2X2M)             0.43       1.24 f
  U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_parity_calc/U11/Y (AO2B2X2M)             0.43       1.24 f
  U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_parity_calc/U7/Y (AO2B2X2M)              0.43       1.24 f
  U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_parity_calc/U10/Y (AO2B2X2M)             0.43       1.25 f
  U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_parity_calc/U6/Y (AO2B2X2M)              0.43       1.25 f
  U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  U0_UART/u_tx/u_parity_calc/U8/Y (AO2B2X2M)              0.43       1.25 f
  U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  U0_UART/u_tx/u_parity_calc/U9/Y (AO2B2X2M)              0.43       1.25 f
  U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/u_tx/u_serializer/data_reg_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_serializer/data_reg_reg[6]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_serializer/U23/Y (OAI2BB1X2M)            0.42       1.24 f
  U0_UART/u_tx/u_serializer/data_reg_reg[6]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/u_tx/u_serializer/data_reg_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_serializer/data_reg_reg[5]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_serializer/U21/Y (OAI2BB1X2M)            0.42       1.24 f
  U0_UART/u_tx/u_serializer/data_reg_reg[5]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/u_tx/u_serializer/data_reg_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_serializer/data_reg_reg[4]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_serializer/U18/Y (OAI2BB1X2M)            0.42       1.24 f
  U0_UART/u_tx/u_serializer/data_reg_reg[4]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/u_tx/u_serializer/data_reg_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_serializer/data_reg_reg[3]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_serializer/U16/Y (OAI2BB1X2M)            0.42       1.24 f
  U0_UART/u_tx/u_serializer/data_reg_reg[3]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/u_tx/u_serializer/data_reg_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_serializer/data_reg_reg[2]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_serializer/U14/Y (OAI2BB1X2M)            0.42       1.24 f
  U0_UART/u_tx/u_serializer/data_reg_reg[2]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  U0_UART/u_tx/u_parity_calc/U13/Y (AO2B2X2M)             0.43       1.25 f
  U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/u_tx/u_serializer/data_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_serializer/data_reg_reg[1]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_serializer/U12/Y (OAI2BB1X2M)            0.45       1.27 f
  U0_UART/u_tx/u_serializer/data_reg_reg[1]/D (DFFRQX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U0_UART/u_tx/u_serializer/data_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_serializer/data_reg_reg[0]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  U0_UART/u_tx/u_serializer/U10/Y (OAI2BB1X2M)            0.46       1.27 f
  U0_UART/u_tx/u_serializer/data_reg_reg[0]/D (DFFRQX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U0_UART/u_tx/u_serializer/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/count_reg[2]/CK (DFFRX4M)     0.00       0.00 r
  U0_UART/u_tx/u_serializer/count_reg[2]/Q (DFFRX4M)      0.79       0.79 f
  U0_UART/u_tx/u_serializer/U28/Y (OAI2BB2X1M)            0.48       1.27 f
  U0_UART/u_tx/u_serializer/count_reg[2]/D (DFFRX4M)      0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/count_reg[2]/CK (DFFRX4M)     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: U0_UART/u_tx/u_serializer/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/count_reg[0]/CK (DFFRX4M)     0.00       0.00 r
  U0_UART/u_tx/u_serializer/count_reg[0]/Q (DFFRX4M)      0.94       0.94 r
  U0_UART/u_tx/u_serializer/U27/Y (NOR2X2M)               0.37       1.30 f
  U0_UART/u_tx/u_serializer/count_reg[0]/D (DFFRX4M)      0.00       1.30 f
  data arrival time                                                  1.30

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/count_reg[0]/CK (DFFRX4M)     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/QN (DFFRX4M)
                                                          0.95       0.95 r
  U0_UART/u_tx/u_TX_FSM/U18/Y (AOI21X2M)                  0.40       1.35 f
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/D (DFFRX1M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_UART/u_tx/u_parity_calc/par_bit_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_parity_calc/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_parity_calc/par_bit_reg/Q (DFFRQX1M)     0.82       0.82 f
  U0_UART/u_tx/u_parity_calc/U15/Y (OAI2BB2X1M)           0.56       1.38 f
  U0_UART/u_tx/u_parity_calc/par_bit_reg/D (DFFRQX1M)     0.00       1.38 f
  data arrival time                                                  1.38

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_UART/u_tx/u_serializer/data_reg_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_serializer/data_reg_reg[7]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u_tx/u_serializer/U25/Y (AO22X1M)               0.59       1.40 f
  U0_UART/u_tx/u_serializer/data_reg_reg[7]/D (DFFRQX1M)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: U0_UART/u_tx/u_serializer/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_serializer/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/count_reg[1]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART/u_tx/u_serializer/count_reg[1]/QN (DFFRX1M)     0.68       0.68 f
  U0_UART/u_tx/u_serializer/U30/Y (CLKXOR2X2M)            0.55       1.23 r
  U0_UART/u_tx/u_serializer/U29/Y (NOR2X2M)               0.19       1.42 f
  U0_UART/u_tx/u_serializer/count_reg[1]/D (DFFRX1M)      0.00       1.42 f
  data arrival time                                                  1.42

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_serializer/count_reg[1]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/QN (DFFRX4M)
                                                          0.79       0.79 f
  U0_UART/u_tx/u_TX_FSM/U17/Y (NAND2X2M)                  0.38       1.17 r
  U0_UART/u_tx/u_TX_FSM/U16/Y (OAI31X2M)                  0.26       1.43 f
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/D (DFFRX4M)
                                                          0.00       1.43 f
  data arrival time                                                  1.43

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: U0_UART/u_tx/u_serializer/data_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_mux/tx_out_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_serializer/data_reg_reg[0]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  U0_UART/u_tx/u_serializer/ser_data (serializer)         0.00       0.82 f
  U0_UART/u_tx/u_mux/ser_data (mux)                       0.00       0.82 f
  U0_UART/u_tx/u_mux/U6/Y (NAND3X2M)                      0.40       1.21 r
  U0_UART/u_tx/u_mux/U4/Y (OAI21X2M)                      0.23       1.45 f
  U0_UART/u_tx/u_mux/tx_out_reg/D (DFFRX1M)               0.00       1.45 f
  data arrival time                                                  1.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_mux/tx_out_reg/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (DFFRHQX8M)     0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/Q (DFFRHQX8M)      0.57       0.57 f
  U0_UART_FIFO/u_FIFO_RD/U18/Y (CLKXOR2X2M)               0.86       1.43 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/D (DFFRHQX8M)      0.00       1.43 r
  data arrival time                                                  1.43

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (DFFRHQX8M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/Q (DFFRQX1M)       0.66       0.66 f
  U0_UART_FIFO/u_FIFO_RD/U15/Y (CLKXOR2X2M)               0.83       1.49 f
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/D (DFFRQX1M)       0.00       1.49 f
  data arrival time                                                  1.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/Q (DFFRQX1M)       0.66       0.66 f
  U0_UART_FIFO/u_FIFO_RD/U15/Y (CLKXOR2X2M)               0.83       1.49 f
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/D (DFFRQX1M)       0.00       1.49 f
  data arrival time                                                  1.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/Q (DFFRX4M)        0.80       0.80 f
  U0_UART_FIFO/u_FIFO_RD/U21/Y (XNOR2X4M)                 0.33       1.13 f
  U0_UART_FIFO/u_FIFO_RD/U8/Y (CLKXOR2X2M)                0.47       1.60 f
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/D (DFFRQX1M)       0.00       1.60 f
  data arrival time                                                  1.60

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/Q (DFFRX4M)        0.84       0.84 f
  U0_UART_FIFO/u_FIFO_RD/U20/Y (CLKXOR2X2M)               0.79       1.63 f
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/D (DFFRX4M)        0.00       1.63 f
  data arrival time                                                  1.63

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (DFFRX4M)       0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/QN (DFFRX4M)
                                                          0.79       0.79 f
  U0_UART/u_tx/u_TX_FSM/U20/Y (AOI32X1M)                  0.67       1.47 r
  U0_UART/u_tx/u_TX_FSM/U19/Y (INVX2M)                    0.26       1.73 f
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/D (DFFRQX1M)
                                                          0.00       1.73 f
  data arrival time                                                  1.73

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: U0_UART/u_tx/u_TX_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u_tx/u_TX_FSM/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/QN (DFFRX4M)
                                                          0.79       0.79 f
  U0_UART/u_tx/u_TX_FSM/U14/Y (NAND2X2M)                  0.71       1.50 r
  U0_UART/u_tx/u_TX_FSM/U8/Y (OAI211X2M)                  0.41       1.91 f
  U0_UART/u_tx/u_TX_FSM/busy_reg/D (DFFRX4M)              0.00       1.91 f
  data arrival time                                                  1.91

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_tx/u_TX_FSM/busy_reg/CK (DFFRX4M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (DFFRHQX8M)     0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/Q (DFFRHQX8M)      0.57       0.57 f
  U0_UART_FIFO/u_FIFO_RD/U18/Y (CLKXOR2X2M)               0.86       1.43 r
  U0_UART_FIFO/u_FIFO_RD/U7/Y (CLKXOR2X2M)                0.50       1.93 f
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/D (DFFRQX1M)       0.00       1.93 f
  data arrival time                                                  1.93

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/Q (DFFRQX1M)       0.65       0.65 r
  U0_UART_FIFO/u_FIFO_RD/U15/Y (CLKXOR2X2M)               0.80       1.45 r
  U0_UART_FIFO/u_FIFO_RD/U6/Y (CLKXOR2X2M)                0.50       1.96 f
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/D (DFFRQX1M)       0.00       1.96 f
  data arrival time                                                  1.96

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: U0_UART/u_tx/u_mux/tx_out_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_mux/tx_out_reg/CK (DFFRX1M)              0.00       0.00 r
  U0_UART/u_tx/u_mux/tx_out_reg/QN (DFFRX1M)              0.57       0.57 r
  U0_UART/u_tx/u_mux/U3/Y (INVX2M)                        0.50       1.07 f
  U0_UART/u_tx/u_mux/tx_out (mux)                         0.00       1.07 f
  U0_UART/u_tx/tx_out (UART_TX)                           0.00       1.07 f
  U0_UART/tx_out_s (UART)                                 0.00       1.07 f
  UART_TX_O (out)                                         0.00       1.07 f
  data arrival time                                                  1.07

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1736.30   -1736.20
  data required time                                             -1736.20
  --------------------------------------------------------------------------
  data required time                                             -1736.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                     1737.27


1
