abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 999999
n365 is replaced by n363 with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk/wal8_1_0_1078_44.7.blif
time = 37037071 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 999999
n449 is replaced by n446 with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk/wal8_2_0_1075_44.1.blif
time = 73779962 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 999999
n521 is replaced by n508 with estimated error 0
error = 0
area = 1073
delay = 43.1
#gates = 489
output circuit appNtk/wal8_3_0_1073_43.1.blif
time = 110349881 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 999999
n518 is replaced by n507 with estimated error 0
error = 0
area = 1071
delay = 43.1
#gates = 488
output circuit appNtk/wal8_4_0_1071_43.1.blif
time = 146776879 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 999999
n517 is replaced by n513 with estimated error 0
error = 0
area = 1069
delay = 43.1
#gates = 487
output circuit appNtk/wal8_5_0_1069_43.1.blif
time = 183088031 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 999999
n106 is replaced by n185 with inverter with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 487
output circuit appNtk/wal8_6_0_1067_43.1.blif
time = 219240201 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 999999
n501 is replaced by n497 with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 486
output circuit appNtk/wal8_7_0_1065_43.1.blif
time = 255437771 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 999999
n466 is replaced by n467 with inverter with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 486
output circuit appNtk/wal8_8_0_1063_43.1.blif
time = 291470092 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 999999
n415 is replaced by n392 with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 485
output circuit appNtk/wal8_9_0_1061_43.1.blif
time = 327562034 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 999999
n342 is replaced by n341 with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 484
output circuit appNtk/wal8_10_0_1059_43.1.blif
time = 363476964 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 999999
n228 is replaced by n173 with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 483
output circuit appNtk/wal8_11_0_1057_43.1.blif
time = 399255782 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 999999
n207 is replaced by n275 with inverter with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 482
output circuit appNtk/wal8_12_0_1055_43.1.blif
time = 434883619 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 999999
n156 is replaced by n211 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk/wal8_13_0_1053_43.1.blif
time = 470430545 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 999999
n515 is replaced by n510 with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk/wal8_14_0_1052_43.1.blif
time = 505881296 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 999999
n248 is replaced by n245 with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk/wal8_15_0_1051_43.1.blif
time = 541161944 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 999999
n57 is replaced by n52 with estimated error 1.51406
error = 1.51406
area = 1045
delay = 43.1
#gates = 476
output circuit appNtk/wal8_16_1.51406_1045_43.1.blif
time = 576717197 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 999999
n58 is replaced by n49 with estimated error 1.51406
error = 1.51406
area = 1044
delay = 43.1
#gates = 475
output circuit appNtk/wal8_17_1.51406_1044_43.1.blif
time = 611602072 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 999999
n45 is replaced by zero with estimated error 1.51003
error = 1.51003
area = 1043
delay = 43.1
#gates = 474
output circuit appNtk/wal8_18_1.51003_1043_43.1.blif
time = 646351460 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 999999
n43 is replaced by zero with estimated error 1.51003
error = 1.51003
area = 1042
delay = 43.1
#gates = 473
output circuit appNtk/wal8_19_1.51003_1042_43.1.blif
time = 681040187 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 999999
n53 is replaced by one with estimated error 1.31972
error = 1.31972
area = 1040
delay = 43.1
#gates = 472
output circuit appNtk/wal8_20_1.31972_1040_43.1.blif
time = 715513525 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 999999
n39 is replaced by zero with estimated error 1.32299
error = 1.32299
area = 1039
delay = 43.1
#gates = 471
output circuit appNtk/wal8_21_1.32299_1039_43.1.blif
time = 750100568 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 999999
n35 is replaced by n44 with inverter with estimated error 1.51685
error = 1.51685
area = 1036
delay = 43.1
#gates = 469
output circuit appNtk/wal8_22_1.51685_1036_43.1.blif
time = 784575179 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 999999
n181 is replaced by zero with estimated error 1.51685
error = 1.51685
area = 1035
delay = 43.1
#gates = 468
output circuit appNtk/wal8_23_1.51685_1035_43.1.blif
time = 818902643 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 999999
n104 is replaced by zero with estimated error 1.51685
error = 1.51685
area = 1034
delay = 43.1
#gates = 467
output circuit appNtk/wal8_24_1.51685_1034_43.1.blif
time = 853039414 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 999999
n73 is replaced by zero with estimated error 1.51685
error = 1.51685
area = 1033
delay = 43.1
#gates = 466
output circuit appNtk/wal8_25_1.51685_1033_43.1.blif
time = 886999313 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 999999
n37 is replaced by zero with estimated error 1.51685
error = 1.51685
area = 1032
delay = 43.1
#gates = 465
output circuit appNtk/wal8_26_1.51685_1032_43.1.blif
time = 920890943 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 999999
n182 is replaced by one with estimated error 1.51685
error = 1.51685
area = 1030
delay = 42.6
#gates = 464
output circuit appNtk/wal8_27_1.51685_1030_42.6.blif
time = 954646871 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 999999
n105 is replaced by one with estimated error 1.51685
error = 1.51685
area = 1028
delay = 42.6
#gates = 463
output circuit appNtk/wal8_28_1.51685_1028_42.6.blif
time = 988241607 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 999999
n74 is replaced by one with estimated error 1.51685
error = 1.51685
area = 1026
delay = 42.6
#gates = 462
output circuit appNtk/wal8_29_1.51685_1026_42.6.blif
time = 1021658257 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 999999
exceed error bound
