INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:22:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.179ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 2.076ns (35.222%)  route 3.818ns (64.778%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2174, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=51, unplaced)        0.499     1.233    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
                         LUT5 (Prop_lut5_I0_O)        0.119     1.352 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, unplaced)         0.000     1.352    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.598 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     1.605    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.655 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.655    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.705 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.705    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.859 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=4, unplaced)         0.480     2.339    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
                         LUT3 (Prop_lut3_I0_O)        0.120     2.459 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, unplaced)        0.449     2.908    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.951 f  lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_2/O
                         net (fo=2, unplaced)         0.388     3.339    lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.382 f  lsq1/handshake_lsq_lsq1_core/newY_c1[4]_i_2/O
                         net (fo=8, unplaced)         0.415     3.797    lsq1/handshake_lsq_lsq1_core/dataReg_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.043     3.840 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_11/O
                         net (fo=1, unplaced)         0.705     4.545    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.588 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_5/O
                         net (fo=4, unplaced)         0.358     4.946    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.989 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_1/O
                         net (fo=1, unplaced)         0.248     5.237    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.424 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.424    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     5.559 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, unplaced)        0.262     5.821    lsq1/handshake_lsq_lsq1_core/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.131     5.952 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, unplaced)         0.000     5.952    addf0/operator/expDiff_c1_reg[3]_0[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     6.236 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     6.243    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     6.402 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, unplaced)         0.000     6.402    addf0/operator/expDiff_c0[5]
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2174, unset)         0.483     3.183    addf0/operator/clk
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
                         FDRE (Setup_fdre_C_D)        0.076     3.223    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.223    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                 -3.179    




