$date
	Tue Jul  5 09:42:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fbfull_adder_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " Co $end
$var reg 1 # Cin $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module f1 $end
$var wire 1 # Cin $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 4 ( s [3:0] $end
$var wire 1 " Co $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#5
b110 !
b110 (
1#
b11 %
b11 '
b10 $
b10 &
#10
b100 !
b100 (
0#
b10 %
b10 '
#15
