{
  "module_name": "fiji_smumgr.c",
  "hash_id": "96055d1773bec93f837b1e72f4e4e9c83dea6692547f333a420aa793e86b07da",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/smumgr/fiji_smumgr.c",
  "human_readable_source": " \n\n#include \"pp_debug.h\"\n#include \"smumgr.h\"\n#include \"smu7_dyn_defaults.h\"\n#include \"smu73.h\"\n#include \"smu_ucode_xfer_vi.h\"\n#include \"fiji_smumgr.h\"\n#include \"fiji_ppsmc.h\"\n#include \"smu73_discrete.h\"\n#include \"ppatomctrl.h\"\n#include \"smu/smu_7_1_3_d.h\"\n#include \"smu/smu_7_1_3_sh_mask.h\"\n#include \"gmc/gmc_8_1_d.h\"\n#include \"gmc/gmc_8_1_sh_mask.h\"\n#include \"oss/oss_3_0_d.h\"\n#include \"gca/gfx_8_0_d.h\"\n#include \"bif/bif_5_0_d.h\"\n#include \"bif/bif_5_0_sh_mask.h\"\n#include \"dce/dce_10_0_d.h\"\n#include \"dce/dce_10_0_sh_mask.h\"\n#include \"hardwaremanager.h\"\n#include \"cgs_common.h\"\n#include \"atombios.h\"\n#include \"pppcielanes.h\"\n#include \"hwmgr.h\"\n#include \"smu7_hwmgr.h\"\n\n\n#define AVFS_EN_MSB                                        1568\n#define AVFS_EN_LSB                                        1568\n\n#define FIJI_SMC_SIZE 0x20000\n\n#define POWERTUNE_DEFAULT_SET_MAX    1\n#define VDDC_VDDCI_DELTA            300\n#define MC_CG_ARB_FREQ_F1           0x0b\n\n \nstatic const uint16_t fiji_clock_stretcher_lookup_table[2][4] = {\n\t\t\t\t{600, 1050, 3, 0}, {600, 1050, 6, 1} };\n\n \nstatic const uint32_t fiji_clock_stretcher_ddt_table[2][4][4] = {\n\t{ {265, 529, 120, 128}, {325, 650, 96, 119}, {430, 860, 32, 95}, {0, 0, 0, 31} },\n\t{ {275, 550, 104, 112}, {319, 638, 96, 103}, {360, 720, 64, 95}, {384, 768, 32, 63} } };\n\n \nstatic const uint8_t fiji_clock_stretch_amount_conversion[2][6] = {\n\t\t\t\t{0, 1, 3, 2, 4, 5}, {0, 2, 4, 5, 6, 5} };\n\nstatic const struct fiji_pt_defaults fiji_power_tune_data_set_array[POWERTUNE_DEFAULT_SET_MAX] = {\n\t\t \n\t\t{1,               0xF,             0xFD,\n\t\t \n\t\t0x19,        5,               45}\n};\n\nstatic const struct SMU73_Discrete_GraphicsLevel avfs_graphics_level[8] = {\n\t\t \n\t\t \n\t\t{ 0x3c0fd047, 0x30750000,   0x00,     0x03,   0x1e00, 0x00200410, 0x87020000, 0x21680000, 0x0c000000,   0,      0,   0x16,   0x00,       0x01,        0x01,      0x00,   0x00,      0x00,     0x00 },\n\t\t{ 0xa00fd047, 0x409c0000,   0x01,     0x04,   0x1e00, 0x00800510, 0x87020000, 0x21680000, 0x11000000,   0,      0,   0x16,   0x00,       0x01,        0x01,      0x00,   0x00,      0x00,     0x00 },\n\t\t{ 0x0410d047, 0x50c30000,   0x01,     0x00,   0x1e00, 0x00600410, 0x87020000, 0x21680000, 0x0d000000,   0,      0,   0x0e,   0x00,       0x01,        0x01,      0x00,   0x00,      0x00,     0x00 },\n\t\t{ 0x6810d047, 0x60ea0000,   0x01,     0x00,   0x1e00, 0x00800410, 0x87020000, 0x21680000, 0x0e000000,   0,      0,   0x0c,   0x00,       0x01,        0x01,      0x00,   0x00,      0x00,     0x00 },\n\t\t{ 0xcc10d047, 0xe8fd0000,   0x01,     0x00,   0x1e00, 0x00e00410, 0x87020000, 0x21680000, 0x0f000000,   0,      0,   0x0c,   0x00,       0x01,        0x01,      0x00,   0x00,      0x00,     0x00 },\n\t\t{ 0x3011d047, 0x70110100,   0x01,     0x00,   0x1e00, 0x00400510, 0x87020000, 0x21680000, 0x10000000,   0,      0,   0x0c,   0x00,       0x01,        0x01,      0x00,   0x00,      0x00,     0x00 },\n\t\t{ 0x9411d047, 0xf8240100,   0x01,     0x00,   0x1e00, 0x00a00510, 0x87020000, 0x21680000, 0x11000000,   0,      0,   0x0c,   0x00,       0x01,        0x01,      0x00,   0x00,      0x00,     0x00 },\n\t\t{ 0xf811d047, 0x80380100,   0x01,     0x00,   0x1e00, 0x00000610, 0x87020000, 0x21680000, 0x12000000,   0,      0,   0x0c,   0x01,       0x01,        0x01,      0x00,   0x00,      0x00,     0x00 }\n};\n\nstatic int fiji_start_smu_in_protection_mode(struct pp_hwmgr *hwmgr)\n{\n\tint result = 0;\n\n\t \n\t \n\n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tSMC_SYSCON_RESET_CNTL, rst_reg, 1);\n\n\tresult = smu7_upload_smu_firmware_image(hwmgr);\n\tif (result)\n\t\treturn result;\n\n\t \n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixSMU_STATUS, 0);\n\n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tSMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0);\n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tSMC_SYSCON_RESET_CNTL, rst_reg, 0);\n\n\t \n\t \n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tSMU_INPUT_DATA, AUTO_START, 1);\n\n\t \n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixFIRMWARE_FLAGS, 0);\n\n\tPHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND, RCU_UC_EVENTS,\n\t\t\tINTERRUPTS_ENABLED, 1);\n\n\tsmum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_Test, 0x20000, NULL);\n\n\t \n\tPHM_WAIT_VFPF_INDIRECT_FIELD_UNEQUAL(hwmgr, SMC_IND,\n\t\t\tSMU_STATUS, SMU_DONE, 0);\n\n\t \n\tif (PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tSMU_STATUS, SMU_PASS) != 1) {\n\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"SMU Firmware start failed!\", return -1);\n\t}\n\n\t \n\tPHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND,\n\t\t\tFIRMWARE_FLAGS, INTERRUPTS_ENABLED, 1);\n\n\treturn result;\n}\n\nstatic int fiji_start_smu_in_non_protection_mode(struct pp_hwmgr *hwmgr)\n{\n\tint result = 0;\n\n\t \n\tPHM_WAIT_VFPF_INDIRECT_FIELD_UNEQUAL(hwmgr, SMC_IND,\n\t\t\tRCU_UC_EVENTS, boot_seq_done, 0);\n\n\t \n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixFIRMWARE_FLAGS, 0);\n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tSMC_SYSCON_RESET_CNTL, rst_reg, 1);\n\n\tresult = smu7_upload_smu_firmware_image(hwmgr);\n\tif (result)\n\t\treturn result;\n\n\t \n\tsmu7_program_jump_on_start(hwmgr);\n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tSMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0);\n\n\t \n\tPHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tSMC_SYSCON_RESET_CNTL, rst_reg, 0);\n\n\t \n\tPHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND,\n\t\t\tFIRMWARE_FLAGS, INTERRUPTS_ENABLED, 1);\n\n\treturn result;\n}\n\nstatic int fiji_start_avfs_btc(struct pp_hwmgr *hwmgr)\n{\n\tint result = 0;\n\tstruct smu7_smumgr *smu_data = (struct smu7_smumgr *)(hwmgr->smu_backend);\n\n\tif (0 != smu_data->avfs_btc_param) {\n\t\tif (0 != smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_PerformBtc, smu_data->avfs_btc_param,\n\t\t\t\tNULL)) {\n\t\t\tpr_info(\"[AVFS][Fiji_PerformBtc] PerformBTC SMU msg failed\");\n\t\t\tresult = -EINVAL;\n\t\t}\n\t}\n\t \n\t  \n\tcgs_write_register(hwmgr->device, mmCP_MEC_CNTL, 0x50000000);\n\t \n\tcgs_write_register(hwmgr->device, mmGRBM_SOFT_RESET, 0xffffffff);\n\t \n\tcgs_write_register(hwmgr->device, mmGRBM_SOFT_RESET, 0);\n\n\treturn result;\n}\n\nstatic int fiji_setup_graphics_level_structure(struct pp_hwmgr *hwmgr)\n{\n\tint32_t vr_config;\n\tuint32_t table_start;\n\tuint32_t level_addr, vr_config_addr;\n\tuint32_t level_size = sizeof(avfs_graphics_level);\n\n\tPP_ASSERT_WITH_CODE(0 == smu7_read_smc_sram_dword(hwmgr,\n\t\t\tSMU7_FIRMWARE_HEADER_LOCATION +\n\t\t\toffsetof(SMU73_Firmware_Header, DpmTable),\n\t\t\t&table_start, 0x40000),\n\t\t\t\"[AVFS][Fiji_SetupGfxLvlStruct] SMU could not \"\n\t\t\t\"communicate starting address of DPM table\",\n\t\t\treturn -1;);\n\n\t \n\tvr_config = 0x01000500;    \n\n\tvr_config_addr = table_start +\n\t\t\toffsetof(SMU73_Discrete_DpmTable, VRConfig);\n\n\tPP_ASSERT_WITH_CODE(0 == smu7_copy_bytes_to_smc(hwmgr, vr_config_addr,\n\t\t\t(uint8_t *)&vr_config, sizeof(int32_t), 0x40000),\n\t\t\t\"[AVFS][Fiji_SetupGfxLvlStruct] Problems copying \"\n\t\t\t\"vr_config value over to SMC\",\n\t\t\treturn -1;);\n\n\tlevel_addr = table_start + offsetof(SMU73_Discrete_DpmTable, GraphicsLevel);\n\n\tPP_ASSERT_WITH_CODE(0 == smu7_copy_bytes_to_smc(hwmgr, level_addr,\n\t\t\t(uint8_t *)(&avfs_graphics_level), level_size, 0x40000),\n\t\t\t\"[AVFS][Fiji_SetupGfxLvlStruct] Copying of DPM table failed!\",\n\t\t\treturn -1;);\n\n\treturn 0;\n}\n\nstatic int fiji_avfs_event_mgr(struct pp_hwmgr *hwmgr)\n{\n\tif (!hwmgr->avfs_supported)\n\t\treturn 0;\n\n\tPP_ASSERT_WITH_CODE(0 == fiji_setup_graphics_level_structure(hwmgr),\n\t\t\t\"[AVFS][fiji_avfs_event_mgr] Could not Copy Graphics Level\"\n\t\t\t\" table over to SMU\",\n\t\t\treturn -EINVAL);\n\tPP_ASSERT_WITH_CODE(0 == smu7_setup_pwr_virus(hwmgr),\n\t\t\t\"[AVFS][fiji_avfs_event_mgr] Could not setup \"\n\t\t\t\"Pwr Virus for AVFS \",\n\t\t\treturn -EINVAL);\n\tPP_ASSERT_WITH_CODE(0 == fiji_start_avfs_btc(hwmgr),\n\t\t\t\"[AVFS][fiji_avfs_event_mgr] Failure at \"\n\t\t\t\"fiji_start_avfs_btc. AVFS Disabled\",\n\t\t\treturn -EINVAL);\n\n\treturn 0;\n}\n\nstatic int fiji_start_smu(struct pp_hwmgr *hwmgr)\n{\n\tint result = 0;\n\tstruct fiji_smumgr *priv = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\n\t \n\tif (!smu7_is_smc_ram_running(hwmgr) && hwmgr->not_vf) {\n\t\t \n\t\tif (0 == PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device,\n\t\t\t\tCGS_IND_REG__SMC,\n\t\t\t\tSMU_FIRMWARE, SMU_MODE)) {\n\t\t\tresult = fiji_start_smu_in_non_protection_mode(hwmgr);\n\t\t\tif (result)\n\t\t\t\treturn result;\n\t\t} else {\n\t\t\tresult = fiji_start_smu_in_protection_mode(hwmgr);\n\t\t\tif (result)\n\t\t\t\treturn result;\n\t\t}\n\t\tif (fiji_avfs_event_mgr(hwmgr))\n\t\t\thwmgr->avfs_supported = false;\n\t}\n\n\t \n\tsmu7_read_smc_sram_dword(hwmgr,\n\t\t\tSMU7_FIRMWARE_HEADER_LOCATION +\n\t\t\toffsetof(SMU73_Firmware_Header, SoftRegisters),\n\t\t\t&(priv->smu7_data.soft_regs_start), 0x40000);\n\n\tresult = smu7_request_smu_load_fw(hwmgr);\n\n\treturn result;\n}\n\nstatic bool fiji_is_hw_avfs_present(struct pp_hwmgr *hwmgr)\n{\n\n\tuint32_t efuse = 0;\n\n\tif (!hwmgr->not_vf)\n\t\treturn false;\n\n\tif (!atomctrl_read_efuse(hwmgr, AVFS_EN_LSB, AVFS_EN_MSB,\n\t\t\t&efuse)) {\n\t\tif (efuse)\n\t\t\treturn true;\n\t}\n\treturn false;\n}\n\nstatic int fiji_smu_init(struct pp_hwmgr *hwmgr)\n{\n\tstruct fiji_smumgr *fiji_priv;\n\n\tfiji_priv = kzalloc(sizeof(struct fiji_smumgr), GFP_KERNEL);\n\n\tif (fiji_priv == NULL)\n\t\treturn -ENOMEM;\n\n\thwmgr->smu_backend = fiji_priv;\n\n\tif (smu7_init(hwmgr)) {\n\t\tkfree(fiji_priv);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int fiji_get_dependency_volt_by_clk(struct pp_hwmgr *hwmgr,\n\t\tstruct phm_ppt_v1_clock_voltage_dependency_table *dep_table,\n\t\tuint32_t clock, uint32_t *voltage, uint32_t *mvdd)\n{\n\tuint32_t i;\n\tuint16_t vddci;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\t*voltage = *mvdd = 0;\n\n\n\t \n\tif (dep_table->count == 0)\n\t\treturn -EINVAL;\n\n\tfor (i = 0; i < dep_table->count; i++) {\n\t\t \n\t\tif (dep_table->entries[i].clk >= clock) {\n\t\t\t*voltage |= (dep_table->entries[i].vddc *\n\t\t\t\t\tVOLTAGE_SCALE) << VDDC_SHIFT;\n\t\t\tif (SMU7_VOLTAGE_CONTROL_NONE == data->vddci_control)\n\t\t\t\t*voltage |= (data->vbios_boot_state.vddci_bootup_value *\n\t\t\t\t\t\tVOLTAGE_SCALE) << VDDCI_SHIFT;\n\t\t\telse if (dep_table->entries[i].vddci)\n\t\t\t\t*voltage |= (dep_table->entries[i].vddci *\n\t\t\t\t\t\tVOLTAGE_SCALE) << VDDCI_SHIFT;\n\t\t\telse {\n\t\t\t\tvddci = phm_find_closest_vddci(&(data->vddci_voltage_table),\n\t\t\t\t\t\t(dep_table->entries[i].vddc -\n\t\t\t\t\t\t\t\tVDDC_VDDCI_DELTA));\n\t\t\t\t*voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT;\n\t\t\t}\n\n\t\t\tif (SMU7_VOLTAGE_CONTROL_NONE == data->mvdd_control)\n\t\t\t\t*mvdd = data->vbios_boot_state.mvdd_bootup_value *\n\t\t\t\t\tVOLTAGE_SCALE;\n\t\t\telse if (dep_table->entries[i].mvdd)\n\t\t\t\t*mvdd = (uint32_t) dep_table->entries[i].mvdd *\n\t\t\t\t\tVOLTAGE_SCALE;\n\n\t\t\t*voltage |= 1 << PHASES_SHIFT;\n\t\t\treturn 0;\n\t\t}\n\t}\n\n\t \n\t*voltage |= (dep_table->entries[i - 1].vddc * VOLTAGE_SCALE) << VDDC_SHIFT;\n\n\tif (SMU7_VOLTAGE_CONTROL_NONE == data->vddci_control)\n\t\t*voltage |= (data->vbios_boot_state.vddci_bootup_value *\n\t\t\t\tVOLTAGE_SCALE) << VDDCI_SHIFT;\n\telse if (dep_table->entries[i-1].vddci) {\n\t\tvddci = phm_find_closest_vddci(&(data->vddci_voltage_table),\n\t\t\t\t(dep_table->entries[i].vddc -\n\t\t\t\t\t\tVDDC_VDDCI_DELTA));\n\t\t*voltage |= (vddci * VOLTAGE_SCALE) << VDDCI_SHIFT;\n\t}\n\n\tif (SMU7_VOLTAGE_CONTROL_NONE == data->mvdd_control)\n\t\t*mvdd = data->vbios_boot_state.mvdd_bootup_value * VOLTAGE_SCALE;\n\telse if (dep_table->entries[i].mvdd)\n\t\t*mvdd = (uint32_t) dep_table->entries[i - 1].mvdd * VOLTAGE_SCALE;\n\n\treturn 0;\n}\n\n\nstatic uint16_t scale_fan_gain_settings(uint16_t raw_setting)\n{\n\tuint32_t tmp;\n\ttmp = raw_setting * 4096 / 100;\n\treturn (uint16_t)tmp;\n}\n\nstatic void get_scl_sda_value(uint8_t line, uint8_t *scl, uint8_t *sda)\n{\n\tswitch (line) {\n\tcase SMU7_I2CLineID_DDC1:\n\t\t*scl = SMU7_I2C_DDC1CLK;\n\t\t*sda = SMU7_I2C_DDC1DATA;\n\t\tbreak;\n\tcase SMU7_I2CLineID_DDC2:\n\t\t*scl = SMU7_I2C_DDC2CLK;\n\t\t*sda = SMU7_I2C_DDC2DATA;\n\t\tbreak;\n\tcase SMU7_I2CLineID_DDC3:\n\t\t*scl = SMU7_I2C_DDC3CLK;\n\t\t*sda = SMU7_I2C_DDC3DATA;\n\t\tbreak;\n\tcase SMU7_I2CLineID_DDC4:\n\t\t*scl = SMU7_I2C_DDC4CLK;\n\t\t*sda = SMU7_I2C_DDC4DATA;\n\t\tbreak;\n\tcase SMU7_I2CLineID_DDC5:\n\t\t*scl = SMU7_I2C_DDC5CLK;\n\t\t*sda = SMU7_I2C_DDC5DATA;\n\t\tbreak;\n\tcase SMU7_I2CLineID_DDC6:\n\t\t*scl = SMU7_I2C_DDC6CLK;\n\t\t*sda = SMU7_I2C_DDC6DATA;\n\t\tbreak;\n\tcase SMU7_I2CLineID_SCLSDA:\n\t\t*scl = SMU7_I2C_SCL;\n\t\t*sda = SMU7_I2C_SDA;\n\t\tbreak;\n\tcase SMU7_I2CLineID_DDCVGA:\n\t\t*scl = SMU7_I2C_DDCVGACLK;\n\t\t*sda = SMU7_I2C_DDCVGADATA;\n\t\tbreak;\n\tdefault:\n\t\t*scl = 0;\n\t\t*sda = 0;\n\t\tbreak;\n\t}\n}\n\nstatic void fiji_initialize_power_tune_defaults(struct pp_hwmgr *hwmgr)\n{\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct  phm_ppt_v1_information *)(hwmgr->pptable);\n\n\tif (table_info &&\n\t\t\ttable_info->cac_dtp_table->usPowerTuneDataSetID <= POWERTUNE_DEFAULT_SET_MAX &&\n\t\t\ttable_info->cac_dtp_table->usPowerTuneDataSetID)\n\t\tsmu_data->power_tune_defaults =\n\t\t\t\t&fiji_power_tune_data_set_array\n\t\t\t\t[table_info->cac_dtp_table->usPowerTuneDataSetID - 1];\n\telse\n\t\tsmu_data->power_tune_defaults = &fiji_power_tune_data_set_array[0];\n\n}\n\nstatic int fiji_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr *hwmgr)\n{\n\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tconst struct fiji_pt_defaults *defaults = smu_data->power_tune_defaults;\n\n\tSMU73_Discrete_DpmTable  *dpm_table = &(smu_data->smc_state_table);\n\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_cac_tdp_table *cac_dtp_table = table_info->cac_dtp_table;\n\tstruct pp_advance_fan_control_parameters *fan_table =\n\t\t\t&hwmgr->thermal_controller.advanceFanControlParameters;\n\tuint8_t uc_scl, uc_sda;\n\n\t \n\tdpm_table->DefaultTdp = PP_HOST_TO_SMC_US(\n\t\t\t(uint16_t)(cac_dtp_table->usTDP * 128));\n\tdpm_table->TargetTdp = PP_HOST_TO_SMC_US(\n\t\t\t(uint16_t)(cac_dtp_table->usTDP * 128));\n\n\tPP_ASSERT_WITH_CODE(cac_dtp_table->usTargetOperatingTemp <= 255,\n\t\t\t\"Target Operating Temp is out of Range!\",\n\t\t\t);\n\n\tdpm_table->GpuTjMax = (uint8_t)(cac_dtp_table->usTargetOperatingTemp);\n\tdpm_table->GpuTjHyst = 8;\n\n\tdpm_table->DTEAmbientTempBase = defaults->DTEAmbientTempBase;\n\n\t \n\tdpm_table->TemperatureLimitEdge = PP_HOST_TO_SMC_US(\n\t\t\tcac_dtp_table->usTargetOperatingTemp * 256);\n\tdpm_table->TemperatureLimitHotspot = PP_HOST_TO_SMC_US(\n\t\t\tcac_dtp_table->usTemperatureLimitHotspot * 256);\n\tdpm_table->TemperatureLimitLiquid1 = PP_HOST_TO_SMC_US(\n\t\t\tcac_dtp_table->usTemperatureLimitLiquid1 * 256);\n\tdpm_table->TemperatureLimitLiquid2 = PP_HOST_TO_SMC_US(\n\t\t\tcac_dtp_table->usTemperatureLimitLiquid2 * 256);\n\tdpm_table->TemperatureLimitVrVddc = PP_HOST_TO_SMC_US(\n\t\t\tcac_dtp_table->usTemperatureLimitVrVddc * 256);\n\tdpm_table->TemperatureLimitVrMvdd = PP_HOST_TO_SMC_US(\n\t\t\tcac_dtp_table->usTemperatureLimitVrMvdd * 256);\n\tdpm_table->TemperatureLimitPlx = PP_HOST_TO_SMC_US(\n\t\t\tcac_dtp_table->usTemperatureLimitPlx * 256);\n\n\tdpm_table->FanGainEdge = PP_HOST_TO_SMC_US(\n\t\t\tscale_fan_gain_settings(fan_table->usFanGainEdge));\n\tdpm_table->FanGainHotspot = PP_HOST_TO_SMC_US(\n\t\t\tscale_fan_gain_settings(fan_table->usFanGainHotspot));\n\tdpm_table->FanGainLiquid = PP_HOST_TO_SMC_US(\n\t\t\tscale_fan_gain_settings(fan_table->usFanGainLiquid));\n\tdpm_table->FanGainVrVddc = PP_HOST_TO_SMC_US(\n\t\t\tscale_fan_gain_settings(fan_table->usFanGainVrVddc));\n\tdpm_table->FanGainVrMvdd = PP_HOST_TO_SMC_US(\n\t\t\tscale_fan_gain_settings(fan_table->usFanGainVrMvdd));\n\tdpm_table->FanGainPlx = PP_HOST_TO_SMC_US(\n\t\t\tscale_fan_gain_settings(fan_table->usFanGainPlx));\n\tdpm_table->FanGainHbm = PP_HOST_TO_SMC_US(\n\t\t\tscale_fan_gain_settings(fan_table->usFanGainHbm));\n\n\tdpm_table->Liquid1_I2C_address = cac_dtp_table->ucLiquid1_I2C_address;\n\tdpm_table->Liquid2_I2C_address = cac_dtp_table->ucLiquid2_I2C_address;\n\tdpm_table->Vr_I2C_address = cac_dtp_table->ucVr_I2C_address;\n\tdpm_table->Plx_I2C_address = cac_dtp_table->ucPlx_I2C_address;\n\n\tget_scl_sda_value(cac_dtp_table->ucLiquid_I2C_Line, &uc_scl, &uc_sda);\n\tdpm_table->Liquid_I2C_LineSCL = uc_scl;\n\tdpm_table->Liquid_I2C_LineSDA = uc_sda;\n\n\tget_scl_sda_value(cac_dtp_table->ucVr_I2C_Line, &uc_scl, &uc_sda);\n\tdpm_table->Vr_I2C_LineSCL = uc_scl;\n\tdpm_table->Vr_I2C_LineSDA = uc_sda;\n\n\tget_scl_sda_value(cac_dtp_table->ucPlx_I2C_Line, &uc_scl, &uc_sda);\n\tdpm_table->Plx_I2C_LineSCL = uc_scl;\n\tdpm_table->Plx_I2C_LineSDA = uc_sda;\n\n\treturn 0;\n}\n\n\nstatic int fiji_populate_svi_load_line(struct pp_hwmgr *hwmgr)\n{\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tconst struct fiji_pt_defaults *defaults = smu_data->power_tune_defaults;\n\n\tsmu_data->power_tune_table.SviLoadLineEn = defaults->SviLoadLineEn;\n\tsmu_data->power_tune_table.SviLoadLineVddC = defaults->SviLoadLineVddC;\n\tsmu_data->power_tune_table.SviLoadLineTrimVddC = 3;\n\tsmu_data->power_tune_table.SviLoadLineOffsetVddC = 0;\n\n\treturn 0;\n}\n\n\nstatic int fiji_populate_tdc_limit(struct pp_hwmgr *hwmgr)\n{\n\tuint16_t tdc_limit;\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tconst struct fiji_pt_defaults *defaults = smu_data->power_tune_defaults;\n\n\t \n\ttdc_limit = (uint16_t)(table_info->cac_dtp_table->usTDC * 128);\n\tsmu_data->power_tune_table.TDC_VDDC_PkgLimit =\n\t\t\tCONVERT_FROM_HOST_TO_SMC_US(tdc_limit);\n\tsmu_data->power_tune_table.TDC_VDDC_ThrottleReleaseLimitPerc =\n\t\t\tdefaults->TDC_VDDC_ThrottleReleaseLimitPerc;\n\tsmu_data->power_tune_table.TDC_MAWt = defaults->TDC_MAWt;\n\n\treturn 0;\n}\n\nstatic int fiji_populate_dw8(struct pp_hwmgr *hwmgr, uint32_t fuse_table_offset)\n{\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tconst struct fiji_pt_defaults *defaults = smu_data->power_tune_defaults;\n\tuint32_t temp;\n\n\tif (smu7_read_smc_sram_dword(hwmgr,\n\t\t\tfuse_table_offset +\n\t\t\toffsetof(SMU73_Discrete_PmFuses, TdcWaterfallCtl),\n\t\t\t(uint32_t *)&temp, SMC_RAM_END))\n\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Attempt to read PmFuses.DW6 (SviLoadLineEn) from SMC Failed!\",\n\t\t\t\treturn -EINVAL);\n\telse {\n\t\tsmu_data->power_tune_table.TdcWaterfallCtl = defaults->TdcWaterfallCtl;\n\t\tsmu_data->power_tune_table.LPMLTemperatureMin =\n\t\t\t\t(uint8_t)((temp >> 16) & 0xff);\n\t\tsmu_data->power_tune_table.LPMLTemperatureMax =\n\t\t\t\t(uint8_t)((temp >> 8) & 0xff);\n\t\tsmu_data->power_tune_table.Reserved = (uint8_t)(temp & 0xff);\n\t}\n\treturn 0;\n}\n\nstatic int fiji_populate_temperature_scaler(struct pp_hwmgr *hwmgr)\n{\n\tint i;\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\n\t \n\tfor (i = 0; i < 16; i++)\n\t\tsmu_data->power_tune_table.LPMLTemperatureScaler[i] = 0;\n\n\treturn 0;\n}\n\nstatic int fiji_populate_fuzzy_fan(struct pp_hwmgr *hwmgr)\n{\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\n\tif ((hwmgr->thermal_controller.advanceFanControlParameters.\n\t\t\tusFanOutputSensitivity & (1 << 15)) ||\n\t\t\t0 == hwmgr->thermal_controller.advanceFanControlParameters.\n\t\t\tusFanOutputSensitivity)\n\t\thwmgr->thermal_controller.advanceFanControlParameters.\n\t\tusFanOutputSensitivity = hwmgr->thermal_controller.\n\t\t\tadvanceFanControlParameters.usDefaultFanOutputSensitivity;\n\n\tsmu_data->power_tune_table.FuzzyFan_PwmSetDelta =\n\t\t\tPP_HOST_TO_SMC_US(hwmgr->thermal_controller.\n\t\t\t\t\tadvanceFanControlParameters.usFanOutputSensitivity);\n\treturn 0;\n}\n\nstatic int fiji_populate_gnb_lpml(struct pp_hwmgr *hwmgr)\n{\n\tint i;\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\n\t \n\tfor (i = 0; i < 16; i++)\n\t\tsmu_data->power_tune_table.GnbLPML[i] = 0;\n\n\treturn 0;\n}\n\nstatic int fiji_populate_bapm_vddc_base_leakage_sidd(struct pp_hwmgr *hwmgr)\n{\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tuint16_t HiSidd = smu_data->power_tune_table.BapmVddCBaseLeakageHiSidd;\n\tuint16_t LoSidd = smu_data->power_tune_table.BapmVddCBaseLeakageLoSidd;\n\tstruct phm_cac_tdp_table *cac_table = table_info->cac_dtp_table;\n\n\tHiSidd = (uint16_t)(cac_table->usHighCACLeakage / 100 * 256);\n\tLoSidd = (uint16_t)(cac_table->usLowCACLeakage / 100 * 256);\n\n\tsmu_data->power_tune_table.BapmVddCBaseLeakageHiSidd =\n\t\t\tCONVERT_FROM_HOST_TO_SMC_US(HiSidd);\n\tsmu_data->power_tune_table.BapmVddCBaseLeakageLoSidd =\n\t\t\tCONVERT_FROM_HOST_TO_SMC_US(LoSidd);\n\n\treturn 0;\n}\n\nstatic int fiji_populate_pm_fuses(struct pp_hwmgr *hwmgr)\n{\n\tuint32_t pm_fuse_table_offset;\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_PowerContainment)) {\n\t\tif (smu7_read_smc_sram_dword(hwmgr,\n\t\t\t\tSMU7_FIRMWARE_HEADER_LOCATION +\n\t\t\t\toffsetof(SMU73_Firmware_Header, PmFuseTable),\n\t\t\t\t&pm_fuse_table_offset, SMC_RAM_END))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to get pm_fuse_table_offset Failed!\",\n\t\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (fiji_populate_svi_load_line(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to populate SviLoadLine Failed!\",\n\t\t\t\t\treturn -EINVAL);\n\t\t \n\t\tif (fiji_populate_tdc_limit(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to populate TDCLimit Failed!\", return -EINVAL);\n\t\t \n\t\tif (fiji_populate_dw8(hwmgr, pm_fuse_table_offset))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to populate TdcWaterfallCtl, \"\n\t\t\t\t\t\"LPMLTemperature Min and Max Failed!\",\n\t\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (0 != fiji_populate_temperature_scaler(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to populate LPMLTemperatureScaler Failed!\",\n\t\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (fiji_populate_fuzzy_fan(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to populate Fuzzy Fan Control parameters Failed!\",\n\t\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (fiji_populate_gnb_lpml(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to populate GnbLPML Failed!\",\n\t\t\t\t\treturn -EINVAL);\n\n\t\t \n\t\tif (fiji_populate_bapm_vddc_base_leakage_sidd(hwmgr))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to populate BapmVddCBaseLeakage Hi and Lo \"\n\t\t\t\t\t\"Sidd Failed!\", return -EINVAL);\n\n\t\tif (smu7_copy_bytes_to_smc(hwmgr, pm_fuse_table_offset,\n\t\t\t\t(uint8_t *)&smu_data->power_tune_table,\n\t\t\t\tsizeof(struct SMU73_Discrete_PmFuses), SMC_RAM_END))\n\t\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\t\"Attempt to download PmFuseTable Failed!\",\n\t\t\t\t\treturn -EINVAL);\n\t}\n\treturn 0;\n}\n\nstatic int fiji_populate_cac_table(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU73_Discrete_DpmTable *table)\n{\n\tuint32_t count;\n\tuint8_t index;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_ppt_v1_voltage_lookup_table *lookup_table =\n\t\t\ttable_info->vddc_lookup_table;\n\t \n\n\tfor (count = 0; count < lookup_table->count; count++) {\n\t\tindex = phm_get_voltage_index(lookup_table,\n\t\t\t\tdata->vddc_voltage_table.entries[count].value);\n\t\ttable->BapmVddcVidLoSidd[count] =\n\t\t\tconvert_to_vid(lookup_table->entries[index].us_cac_low);\n\t\ttable->BapmVddcVidHiSidd[count] =\n\t\t\tconvert_to_vid(lookup_table->entries[index].us_cac_high);\n\t}\n\n\treturn 0;\n}\n\nstatic int fiji_populate_smc_voltage_tables(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU73_Discrete_DpmTable *table)\n{\n\tint result;\n\n\tresult = fiji_populate_cac_table(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"can not populate CAC voltage tables to SMC\",\n\t\t\treturn -EINVAL);\n\n\treturn 0;\n}\n\nstatic int fiji_populate_ulv_level(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU73_Discrete_Ulv *state)\n{\n\tint result = 0;\n\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\n\tstate->CcPwrDynRm = 0;\n\tstate->CcPwrDynRm1 = 0;\n\n\tstate->VddcOffset = (uint16_t) table_info->us_ulv_voltage_offset;\n\tstate->VddcOffsetVid = (uint8_t)(table_info->us_ulv_voltage_offset *\n\t\t\tVOLTAGE_VID_OFFSET_SCALE2 / VOLTAGE_VID_OFFSET_SCALE1);\n\n\tstate->VddcPhase = 1;\n\n\tif (!result) {\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(state->CcPwrDynRm);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(state->CcPwrDynRm1);\n\t\tCONVERT_FROM_HOST_TO_SMC_US(state->VddcOffset);\n\t}\n\treturn result;\n}\n\nstatic int fiji_populate_ulv_state(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU73_Discrete_DpmTable *table)\n{\n\treturn fiji_populate_ulv_level(hwmgr, &table->Ulv);\n}\n\nstatic int fiji_populate_smc_link_level(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU73_Discrete_DpmTable *table)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct smu7_dpm_table *dpm_table = &data->dpm_table;\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tint i;\n\n\t \n\tfor (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {\n\t\ttable->LinkLevel[i].PcieGenSpeed  =\n\t\t\t\t(uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;\n\t\ttable->LinkLevel[i].PcieLaneCount = (uint8_t)encode_pcie_lane_width(\n\t\t\t\tdpm_table->pcie_speed_table.dpm_levels[i].param1);\n\t\ttable->LinkLevel[i].EnabledForActivity = 1;\n\t\ttable->LinkLevel[i].SPC = (uint8_t)(data->pcie_spc_cap & 0xff);\n\t\ttable->LinkLevel[i].DownThreshold = PP_HOST_TO_SMC_UL(5);\n\t\ttable->LinkLevel[i].UpThreshold = PP_HOST_TO_SMC_UL(30);\n\t}\n\n\tsmu_data->smc_state_table.LinkLevelCount =\n\t\t\t(uint8_t)dpm_table->pcie_speed_table.count;\n\tdata->dpm_level_enable_mask.pcie_dpm_enable_mask =\n\t\t\tphm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);\n\n\treturn 0;\n}\n\nstatic int fiji_calculate_sclk_params(struct pp_hwmgr *hwmgr,\n\t\tuint32_t clock, struct SMU73_Discrete_GraphicsLevel *sclk)\n{\n\tconst struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct pp_atomctrl_clock_dividers_vi dividers;\n\tuint32_t spll_func_cntl            = data->clock_registers.vCG_SPLL_FUNC_CNTL;\n\tuint32_t spll_func_cntl_3          = data->clock_registers.vCG_SPLL_FUNC_CNTL_3;\n\tuint32_t spll_func_cntl_4          = data->clock_registers.vCG_SPLL_FUNC_CNTL_4;\n\tuint32_t cg_spll_spread_spectrum   = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM;\n\tuint32_t cg_spll_spread_spectrum_2 = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM_2;\n\tuint32_t ref_clock;\n\tuint32_t ref_divider;\n\tuint32_t fbdiv;\n\tint result;\n\n\t \n\tresult = atomctrl_get_engine_pll_dividers_vi(hwmgr, clock,  &dividers);\n\n\tPP_ASSERT_WITH_CODE(result == 0,\n\t\t\t\"Error retrieving Engine Clock dividers from VBIOS.\",\n\t\t\treturn result);\n\n\t \n\tref_clock = atomctrl_get_reference_clock(hwmgr);\n\tref_divider = 1 + dividers.uc_pll_ref_div;\n\n\t \n\tfbdiv = dividers.ul_fb_div.ul_fb_divider & 0x3FFFFFF;\n\n\t \n\tspll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL,\n\t\t\tSPLL_REF_DIV, dividers.uc_pll_ref_div);\n\tspll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL,\n\t\t\tSPLL_PDIV_A,  dividers.uc_pll_post_div);\n\n\t \n\tspll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3,\n\t\t\tSPLL_FB_DIV, fbdiv);\n\n\t \n\tspll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3,\n\t\t\tSPLL_DITHEN, 1);\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_EngineSpreadSpectrumSupport)) {\n\t\tstruct pp_atomctrl_internal_ss_info ssInfo;\n\n\t\tuint32_t vco_freq = clock * dividers.uc_pll_post_div;\n\t\tif (!atomctrl_get_engine_clock_spread_spectrum(hwmgr,\n\t\t\t\tvco_freq, &ssInfo)) {\n\t\t\t \n\t\t\tuint32_t clk_s = ref_clock * 5 /\n\t\t\t\t\t(ref_divider * ssInfo.speed_spectrum_rate);\n\t\t\t \n\t\t\tuint32_t clk_v = 4 * ssInfo.speed_spectrum_percentage *\n\t\t\t\t\tfbdiv / (clk_s * 10000);\n\n\t\t\tcg_spll_spread_spectrum = PHM_SET_FIELD(cg_spll_spread_spectrum,\n\t\t\t\t\tCG_SPLL_SPREAD_SPECTRUM, CLKS, clk_s);\n\t\t\tcg_spll_spread_spectrum = PHM_SET_FIELD(cg_spll_spread_spectrum,\n\t\t\t\t\tCG_SPLL_SPREAD_SPECTRUM, SSEN, 1);\n\t\t\tcg_spll_spread_spectrum_2 = PHM_SET_FIELD(cg_spll_spread_spectrum_2,\n\t\t\t\t\tCG_SPLL_SPREAD_SPECTRUM_2, CLKV, clk_v);\n\t\t}\n\t}\n\n\tsclk->SclkFrequency        = clock;\n\tsclk->CgSpllFuncCntl3      = spll_func_cntl_3;\n\tsclk->CgSpllFuncCntl4      = spll_func_cntl_4;\n\tsclk->SpllSpreadSpectrum   = cg_spll_spread_spectrum;\n\tsclk->SpllSpreadSpectrum2  = cg_spll_spread_spectrum_2;\n\tsclk->SclkDid              = (uint8_t)dividers.pll_post_divider;\n\n\treturn 0;\n}\n\nstatic int fiji_populate_single_graphic_level(struct pp_hwmgr *hwmgr,\n\t\tuint32_t clock, struct SMU73_Discrete_GraphicsLevel *level)\n{\n\tint result;\n\t \n\tuint32_t mvdd;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tphm_ppt_v1_clock_voltage_dependency_table *vdd_dep_table = NULL;\n\n\tresult = fiji_calculate_sclk_params(hwmgr, clock, level);\n\n\tif (hwmgr->od_enabled)\n\t\tvdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_sclk;\n\telse\n\t\tvdd_dep_table = table_info->vdd_dep_on_sclk;\n\n\t \n\tresult = fiji_get_dependency_volt_by_clk(hwmgr,\n\t\t\tvdd_dep_table, clock,\n\t\t\t(uint32_t *)(&level->MinVoltage), &mvdd);\n\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\"can not find VDDC voltage value for \"\n\t\t\t\"VDDC engine clock dependency table\",\n\t\t\treturn result);\n\n\tlevel->SclkFrequency = clock;\n\tlevel->ActivityLevel = data->current_profile_setting.sclk_activity;\n\tlevel->CcPwrDynRm = 0;\n\tlevel->CcPwrDynRm1 = 0;\n\tlevel->EnabledForActivity = 0;\n\tlevel->EnabledForThrottle = 1;\n\tlevel->UpHyst = data->current_profile_setting.sclk_up_hyst;\n\tlevel->DownHyst = data->current_profile_setting.sclk_down_hyst;\n\tlevel->VoltageDownHyst = 0;\n\tlevel->PowerThrottle = 0;\n\n\tdata->display_timing.min_clock_in_sr = hwmgr->display_config->min_core_set_clock_in_sr;\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_SclkDeepSleep))\n\t\tlevel->DeepSleepDivId = smu7_get_sleep_divider_id_from_clock(clock,\n\t\t\t\t\t\t\t\thwmgr->display_config->min_core_set_clock_in_sr);\n\n\n\t \n\tlevel->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;\n\n\tCONVERT_FROM_HOST_TO_SMC_UL(level->MinVoltage);\n\tCONVERT_FROM_HOST_TO_SMC_UL(level->SclkFrequency);\n\tCONVERT_FROM_HOST_TO_SMC_US(level->ActivityLevel);\n\tCONVERT_FROM_HOST_TO_SMC_UL(level->CgSpllFuncCntl3);\n\tCONVERT_FROM_HOST_TO_SMC_UL(level->CgSpllFuncCntl4);\n\tCONVERT_FROM_HOST_TO_SMC_UL(level->SpllSpreadSpectrum);\n\tCONVERT_FROM_HOST_TO_SMC_UL(level->SpllSpreadSpectrum2);\n\tCONVERT_FROM_HOST_TO_SMC_UL(level->CcPwrDynRm);\n\tCONVERT_FROM_HOST_TO_SMC_UL(level->CcPwrDynRm1);\n\n\treturn 0;\n}\n\nstatic int fiji_populate_all_graphic_levels(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\n\tstruct smu7_dpm_table *dpm_table = &data->dpm_table;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_ppt_v1_pcie_table *pcie_table = table_info->pcie_table;\n\tuint8_t pcie_entry_cnt = (uint8_t) data->dpm_table.pcie_speed_table.count;\n\tint result = 0;\n\tuint32_t array = smu_data->smu7_data.dpm_table_start +\n\t\t\toffsetof(SMU73_Discrete_DpmTable, GraphicsLevel);\n\tuint32_t array_size = sizeof(struct SMU73_Discrete_GraphicsLevel) *\n\t\t\tSMU73_MAX_LEVELS_GRAPHICS;\n\tstruct SMU73_Discrete_GraphicsLevel *levels =\n\t\t\tsmu_data->smc_state_table.GraphicsLevel;\n\tuint32_t i, max_entry;\n\tuint8_t hightest_pcie_level_enabled = 0,\n\t\t\tlowest_pcie_level_enabled = 0,\n\t\t\tmid_pcie_level_enabled = 0,\n\t\t\tcount = 0;\n\n\tfor (i = 0; i < dpm_table->sclk_table.count; i++) {\n\t\tresult = fiji_populate_single_graphic_level(hwmgr,\n\t\t\t\tdpm_table->sclk_table.dpm_levels[i].value,\n\t\t\t\t&levels[i]);\n\t\tif (result)\n\t\t\treturn result;\n\n\t\t \n\t\tif (i > 1)\n\t\t\tlevels[i].DeepSleepDivId = 0;\n\t}\n\n\t \n\tlevels[0].EnabledForActivity = 1;\n\n\t \n\tlevels[dpm_table->sclk_table.count - 1].DisplayWatermark =\n\t\t\tPPSMC_DISPLAY_WATERMARK_HIGH;\n\n\tsmu_data->smc_state_table.GraphicsDpmLevelCount =\n\t\t\t(uint8_t)dpm_table->sclk_table.count;\n\tdata->dpm_level_enable_mask.sclk_dpm_enable_mask =\n\t\t\tphm_get_dpm_level_enable_mask_value(&dpm_table->sclk_table);\n\n\tif (pcie_table != NULL) {\n\t\tPP_ASSERT_WITH_CODE((1 <= pcie_entry_cnt),\n\t\t\t\t\"There must be 1 or more PCIE levels defined in PPTable.\",\n\t\t\t\treturn -EINVAL);\n\t\tmax_entry = pcie_entry_cnt - 1;\n\t\tfor (i = 0; i < dpm_table->sclk_table.count; i++)\n\t\t\tlevels[i].pcieDpmLevel =\n\t\t\t\t\t(uint8_t) ((i < max_entry) ? i : max_entry);\n\t} else {\n\t\twhile (data->dpm_level_enable_mask.pcie_dpm_enable_mask &&\n\t\t\t\t((data->dpm_level_enable_mask.pcie_dpm_enable_mask &\n\t\t\t\t\t\t(1 << (hightest_pcie_level_enabled + 1))) != 0))\n\t\t\thightest_pcie_level_enabled++;\n\n\t\twhile (data->dpm_level_enable_mask.pcie_dpm_enable_mask &&\n\t\t\t\t((data->dpm_level_enable_mask.pcie_dpm_enable_mask &\n\t\t\t\t\t\t(1 << lowest_pcie_level_enabled)) == 0))\n\t\t\tlowest_pcie_level_enabled++;\n\n\t\twhile ((count < hightest_pcie_level_enabled) &&\n\t\t\t\t((data->dpm_level_enable_mask.pcie_dpm_enable_mask &\n\t\t\t\t\t\t(1 << (lowest_pcie_level_enabled + 1 + count))) == 0))\n\t\t\tcount++;\n\n\t\tmid_pcie_level_enabled = (lowest_pcie_level_enabled + 1 + count) <\n\t\t\t\thightest_pcie_level_enabled ?\n\t\t\t\t\t\t(lowest_pcie_level_enabled + 1 + count) :\n\t\t\t\t\t\thightest_pcie_level_enabled;\n\n\t\t \n\t\tfor (i = 2; i < dpm_table->sclk_table.count; i++)\n\t\t\tlevels[i].pcieDpmLevel = hightest_pcie_level_enabled;\n\n\t\t \n\t\tlevels[0].pcieDpmLevel = lowest_pcie_level_enabled;\n\n\t\t \n\t\tlevels[1].pcieDpmLevel = mid_pcie_level_enabled;\n\t}\n\t \n\tresult = smu7_copy_bytes_to_smc(hwmgr, array, (uint8_t *)levels,\n\t\t\t(uint32_t)array_size, SMC_RAM_END);\n\n\treturn result;\n}\n\n\n \nstatic uint8_t fiji_get_mclk_frequency_ratio(uint32_t mem_clock)\n{\n\tif (mem_clock <= 10000)\n\t\treturn 0x0;\n\tif (mem_clock <= 15000)\n\t\treturn 0x1;\n\tif (mem_clock <= 20000)\n\t\treturn 0x2;\n\tif (mem_clock <= 25000)\n\t\treturn 0x3;\n\tif (mem_clock <= 30000)\n\t\treturn 0x4;\n\tif (mem_clock <= 35000)\n\t\treturn 0x5;\n\tif (mem_clock <= 40000)\n\t\treturn 0x6;\n\tif (mem_clock <= 45000)\n\t\treturn 0x7;\n\tif (mem_clock <= 50000)\n\t\treturn 0x8;\n\tif (mem_clock <= 55000)\n\t\treturn 0x9;\n\tif (mem_clock <= 60000)\n\t\treturn 0xa;\n\tif (mem_clock <= 65000)\n\t\treturn 0xb;\n\tif (mem_clock <= 70000)\n\t\treturn 0xc;\n\tif (mem_clock <= 75000)\n\t\treturn 0xd;\n\tif (mem_clock <= 80000)\n\t\treturn 0xe;\n\t \n\treturn 0xf;\n}\n\nstatic int fiji_calculate_mclk_params(struct pp_hwmgr *hwmgr,\n    uint32_t clock, struct SMU73_Discrete_MemoryLevel *mclk)\n{\n\tstruct pp_atomctrl_memory_clock_param mem_param;\n\tint result;\n\n\tresult = atomctrl_get_memory_pll_dividers_vi(hwmgr, clock, &mem_param);\n\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\"Failed to get Memory PLL Dividers.\",\n\t\t\t);\n\n\t \n\tmclk->MclkFrequency   = clock;\n\tmclk->MclkDivider     = (uint8_t)mem_param.mpll_post_divider;\n\tmclk->FreqRange       = fiji_get_mclk_frequency_ratio(clock);\n\n\treturn result;\n}\n\nstatic int fiji_populate_single_memory_level(struct pp_hwmgr *hwmgr,\n\t\tuint32_t clock, struct SMU73_Discrete_MemoryLevel *mem_level)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tint result = 0;\n\tuint32_t mclk_stutter_mode_threshold = 60000;\n\tphm_ppt_v1_clock_voltage_dependency_table *vdd_dep_table = NULL;\n\n\tif (hwmgr->od_enabled)\n\t\tvdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_mclk;\n\telse\n\t\tvdd_dep_table = table_info->vdd_dep_on_mclk;\n\n\tif (vdd_dep_table) {\n\t\tresult = fiji_get_dependency_volt_by_clk(hwmgr,\n\t\t\t\tvdd_dep_table, clock,\n\t\t\t\t(uint32_t *)(&mem_level->MinVoltage), &mem_level->MinMvdd);\n\t\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\t\"can not find MinVddc voltage value from memory \"\n\t\t\t\t\"VDDC voltage dependency table\", return result);\n\t}\n\n\tmem_level->EnabledForThrottle = 1;\n\tmem_level->EnabledForActivity = 0;\n\tmem_level->UpHyst = data->current_profile_setting.mclk_up_hyst;\n\tmem_level->DownHyst = data->current_profile_setting.mclk_down_hyst;\n\tmem_level->VoltageDownHyst = 0;\n\tmem_level->ActivityLevel = data->current_profile_setting.mclk_activity;\n\tmem_level->StutterEnable = false;\n\n\tmem_level->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;\n\n\t \n\tdata->display_timing.num_existing_displays = hwmgr->display_config->num_display;\n\tdata->display_timing.vrefresh = hwmgr->display_config->vrefresh;\n\n\tif (mclk_stutter_mode_threshold &&\n\t\t(clock <= mclk_stutter_mode_threshold) &&\n\t\t(!data->is_uvd_enabled) &&\n\t\t(PHM_READ_FIELD(hwmgr->device, DPG_PIPE_STUTTER_CONTROL,\n\t\t\t\tSTUTTER_ENABLE) & 0x1))\n\t\tmem_level->StutterEnable = true;\n\n\tresult = fiji_calculate_mclk_params(hwmgr, clock, mem_level);\n\tif (!result) {\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(mem_level->MinMvdd);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(mem_level->MclkFrequency);\n\t\tCONVERT_FROM_HOST_TO_SMC_US(mem_level->ActivityLevel);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(mem_level->MinVoltage);\n\t}\n\treturn result;\n}\n\nstatic int fiji_populate_all_memory_levels(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tstruct smu7_dpm_table *dpm_table = &data->dpm_table;\n\tint result;\n\t \n\tuint32_t array = smu_data->smu7_data.dpm_table_start +\n\t\t\toffsetof(SMU73_Discrete_DpmTable, MemoryLevel);\n\tuint32_t array_size = sizeof(SMU73_Discrete_MemoryLevel) *\n\t\t\tSMU73_MAX_LEVELS_MEMORY;\n\tstruct SMU73_Discrete_MemoryLevel *levels =\n\t\t\tsmu_data->smc_state_table.MemoryLevel;\n\tuint32_t i;\n\n\tfor (i = 0; i < dpm_table->mclk_table.count; i++) {\n\t\tPP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value),\n\t\t\t\t\"can not populate memory level as memory clock is zero\",\n\t\t\t\treturn -EINVAL);\n\t\tresult = fiji_populate_single_memory_level(hwmgr,\n\t\t\t\tdpm_table->mclk_table.dpm_levels[i].value,\n\t\t\t\t&levels[i]);\n\t\tif (result)\n\t\t\treturn result;\n\t}\n\n\t \n\tlevels[0].EnabledForActivity = 1;\n\n\t \n\tlevels[0].ActivityLevel = (uint16_t)data->mclk_dpm0_activity_target;\n\tCONVERT_FROM_HOST_TO_SMC_US(levels[0].ActivityLevel);\n\n\tsmu_data->smc_state_table.MemoryDpmLevelCount =\n\t\t\t(uint8_t)dpm_table->mclk_table.count;\n\tdata->dpm_level_enable_mask.mclk_dpm_enable_mask =\n\t\t\tphm_get_dpm_level_enable_mask_value(&dpm_table->mclk_table);\n\t \n\tlevels[dpm_table->mclk_table.count - 1].DisplayWatermark =\n\t\t\tPPSMC_DISPLAY_WATERMARK_HIGH;\n\n\t \n\tresult = smu7_copy_bytes_to_smc(hwmgr, array, (uint8_t *)levels,\n\t\t\t(uint32_t)array_size, SMC_RAM_END);\n\n\treturn result;\n}\n\nstatic int fiji_populate_mvdd_value(struct pp_hwmgr *hwmgr,\n\t\tuint32_t mclk, SMIO_Pattern *smio_pat)\n{\n\tconst struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tuint32_t i = 0;\n\n\tif (SMU7_VOLTAGE_CONTROL_NONE != data->mvdd_control) {\n\t\t \n\t\tfor (i = 0; i < table_info->vdd_dep_on_mclk->count; i++) {\n\t\t\tif (mclk <= table_info->vdd_dep_on_mclk->entries[i].clk) {\n\t\t\t\tsmio_pat->Voltage = data->mvdd_voltage_table.entries[i].value;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\tPP_ASSERT_WITH_CODE(i < table_info->vdd_dep_on_mclk->count,\n\t\t\t\t\"MVDD Voltage is outside the supported range.\",\n\t\t\t\treturn -EINVAL);\n\t} else\n\t\treturn -EINVAL;\n\n\treturn 0;\n}\n\nstatic int fiji_populate_smc_acpi_level(struct pp_hwmgr *hwmgr,\n\t\tSMU73_Discrete_DpmTable *table)\n{\n\tint result = 0;\n\tconst struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct pp_atomctrl_clock_dividers_vi dividers;\n\tSMIO_Pattern vol_level;\n\tuint32_t mvdd;\n\tuint16_t us_mvdd;\n\tuint32_t spll_func_cntl    = data->clock_registers.vCG_SPLL_FUNC_CNTL;\n\tuint32_t spll_func_cntl_2  = data->clock_registers.vCG_SPLL_FUNC_CNTL_2;\n\n\ttable->ACPILevel.Flags &= ~PPSMC_SWSTATE_FLAG_DC;\n\n\tif (!data->sclk_dpm_key_disabled) {\n\t\t \n\t\ttable->ACPILevel.SclkFrequency =\n\t\t\t\tdata->dpm_table.sclk_table.dpm_levels[0].value;\n\t\tresult = fiji_get_dependency_volt_by_clk(hwmgr,\n\t\t\t\ttable_info->vdd_dep_on_sclk,\n\t\t\t\ttable->ACPILevel.SclkFrequency,\n\t\t\t\t(uint32_t *)(&table->ACPILevel.MinVoltage), &mvdd);\n\t\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\t\"Cannot find ACPI VDDC voltage value \" \\\n\t\t\t\t\"in Clock Dependency Table\",\n\t\t\t\t);\n\t} else {\n\t\ttable->ACPILevel.SclkFrequency =\n\t\t\t\tdata->vbios_boot_state.sclk_bootup_value;\n\t\ttable->ACPILevel.MinVoltage =\n\t\t\t\tdata->vbios_boot_state.vddc_bootup_value * VOLTAGE_SCALE;\n\t}\n\n\t \n\tresult = atomctrl_get_engine_pll_dividers_vi(hwmgr,\n\t\t\ttable->ACPILevel.SclkFrequency,  &dividers);\n\tPP_ASSERT_WITH_CODE(result == 0,\n\t\t\t\"Error retrieving Engine Clock dividers from VBIOS.\",\n\t\t\treturn result);\n\n\ttable->ACPILevel.SclkDid = (uint8_t)dividers.pll_post_divider;\n\ttable->ACPILevel.DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;\n\ttable->ACPILevel.DeepSleepDivId = 0;\n\n\tspll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL,\n\t\t\tSPLL_PWRON, 0);\n\tspll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL,\n\t\t\tSPLL_RESET, 1);\n\tspll_func_cntl_2 = PHM_SET_FIELD(spll_func_cntl_2, CG_SPLL_FUNC_CNTL_2,\n\t\t\tSCLK_MUX_SEL, 4);\n\n\ttable->ACPILevel.CgSpllFuncCntl = spll_func_cntl;\n\ttable->ACPILevel.CgSpllFuncCntl2 = spll_func_cntl_2;\n\ttable->ACPILevel.CgSpllFuncCntl3 = data->clock_registers.vCG_SPLL_FUNC_CNTL_3;\n\ttable->ACPILevel.CgSpllFuncCntl4 = data->clock_registers.vCG_SPLL_FUNC_CNTL_4;\n\ttable->ACPILevel.SpllSpreadSpectrum = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM;\n\ttable->ACPILevel.SpllSpreadSpectrum2 = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM_2;\n\ttable->ACPILevel.CcPwrDynRm = 0;\n\ttable->ACPILevel.CcPwrDynRm1 = 0;\n\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.Flags);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.SclkFrequency);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.MinVoltage);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CgSpllFuncCntl);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CgSpllFuncCntl2);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CgSpllFuncCntl3);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CgSpllFuncCntl4);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.SpllSpreadSpectrum);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.SpllSpreadSpectrum2);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CcPwrDynRm);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CcPwrDynRm1);\n\n\tif (!data->mclk_dpm_key_disabled) {\n\t\t \n\t\ttable->MemoryACPILevel.MclkFrequency =\n\t\t\t\tdata->dpm_table.mclk_table.dpm_levels[0].value;\n\t\tresult = fiji_get_dependency_volt_by_clk(hwmgr,\n\t\t\t\ttable_info->vdd_dep_on_mclk,\n\t\t\t\ttable->MemoryACPILevel.MclkFrequency,\n\t\t\t(uint32_t *)(&table->MemoryACPILevel.MinVoltage), &mvdd);\n\t\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\t\"Cannot find ACPI VDDCI voltage value in Clock Dependency Table\",\n\t\t\t\t);\n\t} else {\n\t\ttable->MemoryACPILevel.MclkFrequency =\n\t\t\t\tdata->vbios_boot_state.mclk_bootup_value;\n\t\ttable->MemoryACPILevel.MinVoltage =\n\t\t\t\tdata->vbios_boot_state.vddci_bootup_value * VOLTAGE_SCALE;\n\t}\n\n\tus_mvdd = 0;\n\tif ((SMU7_VOLTAGE_CONTROL_NONE == data->mvdd_control) ||\n\t\t\t(data->mclk_dpm_key_disabled))\n\t\tus_mvdd = data->vbios_boot_state.mvdd_bootup_value;\n\telse {\n\t\tif (!fiji_populate_mvdd_value(hwmgr,\n\t\t\t\tdata->dpm_table.mclk_table.dpm_levels[0].value,\n\t\t\t\t&vol_level))\n\t\t\tus_mvdd = vol_level.Voltage;\n\t}\n\n\ttable->MemoryACPILevel.MinMvdd =\n\t\t\tPP_HOST_TO_SMC_UL(us_mvdd * VOLTAGE_SCALE);\n\n\ttable->MemoryACPILevel.EnabledForThrottle = 0;\n\ttable->MemoryACPILevel.EnabledForActivity = 0;\n\ttable->MemoryACPILevel.UpHyst = 0;\n\ttable->MemoryACPILevel.DownHyst = 100;\n\ttable->MemoryACPILevel.VoltageDownHyst = 0;\n\ttable->MemoryACPILevel.ActivityLevel =\n\t\t\tPP_HOST_TO_SMC_US(data->current_profile_setting.mclk_activity);\n\n\ttable->MemoryACPILevel.StutterEnable = false;\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->MemoryACPILevel.MclkFrequency);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->MemoryACPILevel.MinVoltage);\n\n\treturn result;\n}\n\nstatic int fiji_populate_smc_vce_level(struct pp_hwmgr *hwmgr,\n\t\tSMU73_Discrete_DpmTable *table)\n{\n\tint result = -EINVAL;\n\tuint8_t count;\n\tstruct pp_atomctrl_clock_dividers_vi dividers;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =\n\t\t\ttable_info->mm_dep_table;\n\n\ttable->VceLevelCount = (uint8_t)(mm_table->count);\n\ttable->VceBootLevel = 0;\n\n\tfor (count = 0; count < table->VceLevelCount; count++) {\n\t\ttable->VceLevel[count].Frequency = mm_table->entries[count].eclk;\n\t\ttable->VceLevel[count].MinVoltage = 0;\n\t\ttable->VceLevel[count].MinVoltage |=\n\t\t\t\t(mm_table->entries[count].vddc * VOLTAGE_SCALE) << VDDC_SHIFT;\n\t\ttable->VceLevel[count].MinVoltage |=\n\t\t\t\t((mm_table->entries[count].vddc - VDDC_VDDCI_DELTA) *\n\t\t\t\t\t\tVOLTAGE_SCALE) << VDDCI_SHIFT;\n\t\ttable->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT;\n\n\t\t \n\t\tresult = atomctrl_get_dfs_pll_dividers_vi(hwmgr,\n\t\t\t\ttable->VceLevel[count].Frequency, &dividers);\n\t\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\t\"can not find divide id for VCE engine clock\",\n\t\t\t\treturn result);\n\n\t\ttable->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider;\n\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage);\n\t}\n\treturn result;\n}\n\nstatic int fiji_populate_smc_acp_level(struct pp_hwmgr *hwmgr,\n\t\tSMU73_Discrete_DpmTable *table)\n{\n\tint result = -EINVAL;\n\tuint8_t count;\n\tstruct pp_atomctrl_clock_dividers_vi dividers;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =\n\t\t\ttable_info->mm_dep_table;\n\n\ttable->AcpLevelCount = (uint8_t)(mm_table->count);\n\ttable->AcpBootLevel = 0;\n\n\tfor (count = 0; count < table->AcpLevelCount; count++) {\n\t\ttable->AcpLevel[count].Frequency = mm_table->entries[count].aclk;\n\t\ttable->AcpLevel[count].MinVoltage |= (mm_table->entries[count].vddc *\n\t\t\t\tVOLTAGE_SCALE) << VDDC_SHIFT;\n\t\ttable->AcpLevel[count].MinVoltage |= ((mm_table->entries[count].vddc -\n\t\t\t\tVDDC_VDDCI_DELTA) * VOLTAGE_SCALE) << VDDCI_SHIFT;\n\t\ttable->AcpLevel[count].MinVoltage |= 1 << PHASES_SHIFT;\n\n\t\t \n\t\tresult = atomctrl_get_dfs_pll_dividers_vi(hwmgr,\n\t\t\t\ttable->AcpLevel[count].Frequency, &dividers);\n\t\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\t\"can not find divide id for engine clock\", return result);\n\n\t\ttable->AcpLevel[count].Divider = (uint8_t)dividers.pll_post_divider;\n\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->AcpLevel[count].Frequency);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->AcpLevel[count].MinVoltage);\n\t}\n\treturn result;\n}\n\nstatic int fiji_populate_memory_timing_parameters(struct pp_hwmgr *hwmgr,\n\t\tint32_t eng_clock, int32_t mem_clock,\n\t\tstruct SMU73_Discrete_MCArbDramTimingTableEntry *arb_regs)\n{\n\tuint32_t dram_timing;\n\tuint32_t dram_timing2;\n\tuint32_t burstTime;\n\tULONG trrds, trrdl;\n\tint result;\n\n\tresult = atomctrl_set_engine_dram_timings_rv770(hwmgr,\n\t\t\teng_clock, mem_clock);\n\tPP_ASSERT_WITH_CODE(result == 0,\n\t\t\t\"Error calling VBIOS to set DRAM_TIMING.\", return result);\n\n\tdram_timing = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING);\n\tdram_timing2 = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING2);\n\tburstTime = cgs_read_register(hwmgr->device, mmMC_ARB_BURST_TIME);\n\n\ttrrds = PHM_GET_FIELD(burstTime, MC_ARB_BURST_TIME, TRRDS0);\n\ttrrdl = PHM_GET_FIELD(burstTime, MC_ARB_BURST_TIME, TRRDL0);\n\n\tarb_regs->McArbDramTiming  = PP_HOST_TO_SMC_UL(dram_timing);\n\tarb_regs->McArbDramTiming2 = PP_HOST_TO_SMC_UL(dram_timing2);\n\tarb_regs->McArbBurstTime   = (uint8_t)burstTime;\n\tarb_regs->TRRDS            = (uint8_t)trrds;\n\tarb_regs->TRRDL            = (uint8_t)trrdl;\n\n\treturn 0;\n}\n\nstatic int fiji_program_memory_timing_parameters(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tstruct SMU73_Discrete_MCArbDramTimingTable arb_regs;\n\tuint32_t i, j;\n\tint result = 0;\n\n\tfor (i = 0; i < data->dpm_table.sclk_table.count; i++) {\n\t\tfor (j = 0; j < data->dpm_table.mclk_table.count; j++) {\n\t\t\tresult = fiji_populate_memory_timing_parameters(hwmgr,\n\t\t\t\t\tdata->dpm_table.sclk_table.dpm_levels[i].value,\n\t\t\t\t\tdata->dpm_table.mclk_table.dpm_levels[j].value,\n\t\t\t\t\t&arb_regs.entries[i][j]);\n\t\t\tif (result)\n\t\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (!result)\n\t\tresult = smu7_copy_bytes_to_smc(\n\t\t\t\thwmgr,\n\t\t\t\tsmu_data->smu7_data.arb_table_start,\n\t\t\t\t(uint8_t *)&arb_regs,\n\t\t\t\tsizeof(SMU73_Discrete_MCArbDramTimingTable),\n\t\t\t\tSMC_RAM_END);\n\treturn result;\n}\n\nstatic int fiji_populate_smc_uvd_level(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU73_Discrete_DpmTable *table)\n{\n\tint result = -EINVAL;\n\tuint8_t count;\n\tstruct pp_atomctrl_clock_dividers_vi dividers;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =\n\t\t\ttable_info->mm_dep_table;\n\n\ttable->UvdLevelCount = (uint8_t)(mm_table->count);\n\ttable->UvdBootLevel = 0;\n\n\tfor (count = 0; count < table->UvdLevelCount; count++) {\n\t\ttable->UvdLevel[count].MinVoltage = 0;\n\t\ttable->UvdLevel[count].VclkFrequency = mm_table->entries[count].vclk;\n\t\ttable->UvdLevel[count].DclkFrequency = mm_table->entries[count].dclk;\n\t\ttable->UvdLevel[count].MinVoltage |= (mm_table->entries[count].vddc *\n\t\t\t\tVOLTAGE_SCALE) << VDDC_SHIFT;\n\t\ttable->UvdLevel[count].MinVoltage |= ((mm_table->entries[count].vddc -\n\t\t\t\tVDDC_VDDCI_DELTA) * VOLTAGE_SCALE) << VDDCI_SHIFT;\n\t\ttable->UvdLevel[count].MinVoltage |= 1 << PHASES_SHIFT;\n\n\t\t \n\t\tresult = atomctrl_get_dfs_pll_dividers_vi(hwmgr,\n\t\t\t\ttable->UvdLevel[count].VclkFrequency, &dividers);\n\t\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\t\"can not find divide id for Vclk clock\", return result);\n\n\t\ttable->UvdLevel[count].VclkDivider = (uint8_t)dividers.pll_post_divider;\n\n\t\tresult = atomctrl_get_dfs_pll_dividers_vi(hwmgr,\n\t\t\t\ttable->UvdLevel[count].DclkFrequency, &dividers);\n\t\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\t\"can not find divide id for Dclk clock\", return result);\n\n\t\ttable->UvdLevel[count].DclkDivider = (uint8_t)dividers.pll_post_divider;\n\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].VclkFrequency);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].DclkFrequency);\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].MinVoltage);\n\n\t}\n\treturn result;\n}\n\nstatic int fiji_populate_smc_boot_level(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU73_Discrete_DpmTable *table)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\n\ttable->GraphicsBootLevel = 0;\n\ttable->MemoryBootLevel = 0;\n\n\t \n\tphm_find_boot_level(&(data->dpm_table.sclk_table),\n\t\t\t    data->vbios_boot_state.sclk_bootup_value,\n\t\t\t    (uint32_t *)&(table->GraphicsBootLevel));\n\n\tphm_find_boot_level(&(data->dpm_table.mclk_table),\n\t\t\t    data->vbios_boot_state.mclk_bootup_value,\n\t\t\t    (uint32_t *)&(table->MemoryBootLevel));\n\n\ttable->BootVddc  = data->vbios_boot_state.vddc_bootup_value *\n\t\t\tVOLTAGE_SCALE;\n\ttable->BootVddci = data->vbios_boot_state.vddci_bootup_value *\n\t\t\tVOLTAGE_SCALE;\n\ttable->BootMVdd  = data->vbios_boot_state.mvdd_bootup_value *\n\t\t\tVOLTAGE_SCALE;\n\n\tCONVERT_FROM_HOST_TO_SMC_US(table->BootVddc);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->BootVddci);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->BootMVdd);\n\n\treturn 0;\n}\n\nstatic int fiji_populate_smc_initailial_state(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tuint8_t count, level;\n\n\tcount = (uint8_t)(table_info->vdd_dep_on_sclk->count);\n\tfor (level = 0; level < count; level++) {\n\t\tif (table_info->vdd_dep_on_sclk->entries[level].clk >=\n\t\t\t\tdata->vbios_boot_state.sclk_bootup_value) {\n\t\t\tsmu_data->smc_state_table.GraphicsBootLevel = level;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tcount = (uint8_t)(table_info->vdd_dep_on_mclk->count);\n\tfor (level = 0; level < count; level++) {\n\t\tif (table_info->vdd_dep_on_mclk->entries[level].clk >=\n\t\t\t\tdata->vbios_boot_state.mclk_bootup_value) {\n\t\t\tsmu_data->smc_state_table.MemoryBootLevel = level;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int fiji_populate_clock_stretcher_data_table(struct pp_hwmgr *hwmgr)\n{\n\tuint32_t ro, efuse, efuse2, clock_freq, volt_without_cks,\n\t\t\tvolt_with_cks, value;\n\tuint16_t clock_freq_u16;\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tuint8_t type, i, j, cks_setting, stretch_amount, stretch_amount2,\n\t\t\tvolt_offset = 0;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct phm_ppt_v1_clock_voltage_dependency_table *sclk_table =\n\t\t\ttable_info->vdd_dep_on_sclk;\n\n\tstretch_amount = (uint8_t)table_info->cac_dtp_table->usClockStretchAmount;\n\n\t \n\tefuse = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixSMU_EFUSE_0 + (146 * 4));\n\tefuse2 = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixSMU_EFUSE_0 + (148 * 4));\n\tefuse &= 0xFF000000;\n\tefuse = efuse >> 24;\n\tefuse2 &= 0xF;\n\n\tif (efuse2 == 1)\n\t\tro = (2300 - 1350) * efuse / 255 + 1350;\n\telse\n\t\tro = (2500 - 1000) * efuse / 255 + 1000;\n\n\tif (ro >= 1660)\n\t\ttype = 0;\n\telse\n\t\ttype = 1;\n\n\t \n\tsmu_data->smc_state_table.ClockStretcherAmount = stretch_amount;\n\n\t \n\tfor (i = 0; i < sclk_table->count; i++) {\n\t\tsmu_data->smc_state_table.Sclk_CKS_masterEn0_7 |=\n\t\t\t\tsclk_table->entries[i].cks_enable << i;\n\t\tvolt_without_cks = (uint32_t)((14041 *\n\t\t\t(sclk_table->entries[i].clk/100) / 10000 + 3571 + 75 - ro) * 1000 /\n\t\t\t(4026 - (13924 * (sclk_table->entries[i].clk/100) / 10000)));\n\t\tvolt_with_cks = (uint32_t)((13946 *\n\t\t\t(sclk_table->entries[i].clk/100) / 10000 + 3320 + 45 - ro) * 1000 /\n\t\t\t(3664 - (11454 * (sclk_table->entries[i].clk/100) / 10000)));\n\t\tif (volt_without_cks >= volt_with_cks)\n\t\t\tvolt_offset = (uint8_t)(((volt_without_cks - volt_with_cks +\n\t\t\t\t\tsclk_table->entries[i].cks_voffset) * 100 / 625) + 1);\n\t\tsmu_data->smc_state_table.Sclk_voltageOffset[i] = volt_offset;\n\t}\n\n\tPHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,\n\t\t\tSTRETCH_ENABLE, 0x0);\n\tPHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,\n\t\t\tmasterReset, 0x1);\n\tPHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,\n\t\t\tstaticEnable, 0x1);\n\tPHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, PWR_CKS_ENABLE,\n\t\t\tmasterReset, 0x0);\n\n\t \n\tif (stretch_amount == 1 || stretch_amount == 2 || stretch_amount == 5)\n\t\tstretch_amount2 = 0;\n\telse if (stretch_amount == 3 || stretch_amount == 4)\n\t\tstretch_amount2 = 1;\n\telse {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_ClockStretcher);\n\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"Stretch Amount in PPTable not supported\",\n\t\t\t\treturn -EINVAL);\n\t}\n\n\tvalue = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixPWR_CKS_CNTL);\n\tvalue &= 0xFFC2FF87;\n\tsmu_data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].minFreq =\n\t\t\tfiji_clock_stretcher_lookup_table[stretch_amount2][0];\n\tsmu_data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].maxFreq =\n\t\t\tfiji_clock_stretcher_lookup_table[stretch_amount2][1];\n\tclock_freq_u16 = (uint16_t)(PP_SMC_TO_HOST_UL(smu_data->smc_state_table.\n\t\t\tGraphicsLevel[smu_data->smc_state_table.GraphicsDpmLevelCount - 1].\n\t\t\tSclkFrequency) / 100);\n\tif (fiji_clock_stretcher_lookup_table[stretch_amount2][0] <\n\t\t\tclock_freq_u16 &&\n\t    fiji_clock_stretcher_lookup_table[stretch_amount2][1] >\n\t\t\tclock_freq_u16) {\n\t\t \n\t\tvalue |= (fiji_clock_stretcher_lookup_table[stretch_amount2][3]) << 16;\n\t\t \n\t\tvalue |= (fiji_clock_stretcher_lookup_table[stretch_amount2][2]) << 18;\n\t\t \n\t\tvalue |= (fiji_clock_stretch_amount_conversion\n\t\t\t\t[fiji_clock_stretcher_lookup_table[stretch_amount2][3]]\n\t\t\t\t [stretch_amount]) << 3;\n\t}\n\tCONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.CKS_LOOKUPTable.\n\t\t\tCKS_LOOKUPTableEntry[0].minFreq);\n\tCONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.CKS_LOOKUPTable.\n\t\t\tCKS_LOOKUPTableEntry[0].maxFreq);\n\tsmu_data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].setting =\n\t\t\tfiji_clock_stretcher_lookup_table[stretch_amount2][2] & 0x7F;\n\tsmu_data->smc_state_table.CKS_LOOKUPTable.CKS_LOOKUPTableEntry[0].setting |=\n\t\t\t(fiji_clock_stretcher_lookup_table[stretch_amount2][3]) << 7;\n\n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tixPWR_CKS_CNTL, value);\n\n\t \n\tfor (i = 0; i < 4; i++) {\n\t\t \n\t\tsmu_data->smc_state_table.ClockStretcherDataTable.\n\t\tClockStretcherDataTableEntry[i].minVID =\n\t\t\t\t(uint8_t) fiji_clock_stretcher_ddt_table[type][i][2];\n\t\tsmu_data->smc_state_table.ClockStretcherDataTable.\n\t\tClockStretcherDataTableEntry[i].maxVID =\n\t\t\t\t(uint8_t) fiji_clock_stretcher_ddt_table[type][i][3];\n\t\t \n\t\tfor (j = 0; j < smu_data->smc_state_table.GraphicsDpmLevelCount; j++) {\n\t\t\tcks_setting = 0;\n\t\t\tclock_freq = PP_SMC_TO_HOST_UL(\n\t\t\t\t\tsmu_data->smc_state_table.GraphicsLevel[j].SclkFrequency);\n\t\t\t \n\t\t\tif (clock_freq >=\n\t\t\t\t\t(fiji_clock_stretcher_ddt_table[type][i][0]) * 100) {\n\t\t\t\tcks_setting |= 0x2;\n\t\t\t\tif (clock_freq <\n\t\t\t\t\t\t(fiji_clock_stretcher_ddt_table[type][i][1]) * 100)\n\t\t\t\t\tcks_setting |= 0x1;\n\t\t\t}\n\t\t\tsmu_data->smc_state_table.ClockStretcherDataTable.\n\t\t\tClockStretcherDataTableEntry[i].setting |= cks_setting << (j * 2);\n\t\t}\n\t\tCONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.\n\t\t\t\tClockStretcherDataTable.\n\t\t\t\tClockStretcherDataTableEntry[i].setting);\n\t}\n\n\tvalue = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixPWR_CKS_CNTL);\n\tvalue &= 0xFFFFFFFE;\n\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixPWR_CKS_CNTL, value);\n\n\treturn 0;\n}\n\nstatic int fiji_populate_vr_config(struct pp_hwmgr *hwmgr,\n\t\tstruct SMU73_Discrete_DpmTable *table)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tuint16_t config;\n\n\tconfig = VR_MERGED_WITH_VDDC;\n\ttable->VRConfig |= (config << VRCONF_VDDGFX_SHIFT);\n\n\t \n\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->voltage_control) {\n\t\tconfig = VR_SVI2_PLANE_1;\n\t\ttable->VRConfig |= config;\n\t} else {\n\t\tPP_ASSERT_WITH_CODE(false,\n\t\t\t\t\"VDDC should be on SVI2 control in merged mode!\",\n\t\t\t\t);\n\t}\n\t \n\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->vddci_control) {\n\t\tconfig = VR_SVI2_PLANE_2;   \n\t\ttable->VRConfig |= (config << VRCONF_VDDCI_SHIFT);\n\t} else if (SMU7_VOLTAGE_CONTROL_BY_GPIO == data->vddci_control) {\n\t\tconfig = VR_SMIO_PATTERN_1;\n\t\ttable->VRConfig |= (config << VRCONF_VDDCI_SHIFT);\n\t} else {\n\t\tconfig = VR_STATIC_VOLTAGE;\n\t\ttable->VRConfig |= (config << VRCONF_VDDCI_SHIFT);\n\t}\n\t \n\tif (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data->mvdd_control) {\n\t\tconfig = VR_SVI2_PLANE_2;\n\t\ttable->VRConfig |= (config << VRCONF_MVDD_SHIFT);\n\t} else if (SMU7_VOLTAGE_CONTROL_BY_GPIO == data->mvdd_control) {\n\t\tconfig = VR_SMIO_PATTERN_2;\n\t\ttable->VRConfig |= (config << VRCONF_MVDD_SHIFT);\n\t} else {\n\t\tconfig = VR_STATIC_VOLTAGE;\n\t\ttable->VRConfig |= (config << VRCONF_MVDD_SHIFT);\n\t}\n\n\treturn 0;\n}\n\nstatic int fiji_init_arb_table_index(struct pp_hwmgr *hwmgr)\n{\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tuint32_t tmp;\n\tint result;\n\n\t \n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\tsmu_data->smu7_data.arb_table_start, &tmp, SMC_RAM_END);\n\n\tif (result)\n\t\treturn result;\n\n\ttmp &= 0x00FFFFFF;\n\ttmp |= ((uint32_t)MC_CG_ARB_FREQ_F1) << 24;\n\n\treturn smu7_write_smc_sram_dword(hwmgr,\n\t\t\tsmu_data->smu7_data.arb_table_start,  tmp, SMC_RAM_END);\n}\n\nstatic int fiji_setup_dpm_led_config(struct pp_hwmgr *hwmgr)\n{\n\tpp_atomctrl_voltage_table param_led_dpm;\n\tint result = 0;\n\tu32 mask = 0;\n\n\tresult = atomctrl_get_voltage_table_v3(hwmgr,\n\t\t\t\t\t       VOLTAGE_TYPE_LEDDPM, VOLTAGE_OBJ_GPIO_LUT,\n\t\t\t\t\t       &param_led_dpm);\n\tif (result == 0) {\n\t\tint i, j;\n\t\tu32 tmp = param_led_dpm.mask_low;\n\n\t\tfor (i = 0, j = 0; i < 32; i++) {\n\t\t\tif (tmp & 1) {\n\t\t\t\tmask |= (i << (8 * j));\n\t\t\t\tif (++j >= 3)\n\t\t\t\t\tbreak;\n\t\t\t}\n\t\t\ttmp >>= 1;\n\t\t}\n\t}\n\tif (mask)\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\t\t\t    PPSMC_MSG_LedConfig,\n\t\t\t\t\t\t    mask,\n\t\t\t\t\t\t    NULL);\n\treturn 0;\n}\n\nstatic int fiji_init_smc_table(struct pp_hwmgr *hwmgr)\n{\n\tint result;\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\tstruct SMU73_Discrete_DpmTable *table = &(smu_data->smc_state_table);\n\tuint8_t i;\n\tstruct pp_atomctrl_gpio_pin_assignment gpio_pin;\n\n\tfiji_initialize_power_tune_defaults(hwmgr);\n\n\tif (SMU7_VOLTAGE_CONTROL_NONE != data->voltage_control)\n\t\tfiji_populate_smc_voltage_tables(hwmgr, table);\n\n\ttable->SystemFlags = 0;\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_AutomaticDCTransition))\n\t\ttable->SystemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC;\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_StepVddc))\n\t\ttable->SystemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC;\n\n\tif (data->is_memory_gddr5)\n\t\ttable->SystemFlags |= PPSMC_SYSTEMFLAG_GDDR5;\n\n\tif (data->ulv_supported && table_info->us_ulv_voltage_offset) {\n\t\tresult = fiji_populate_ulv_state(hwmgr, table);\n\t\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\t\"Failed to initialize ULV state!\", return result);\n\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\t\tixCG_ULV_PARAMETER, 0x40035);\n\t}\n\n\tresult = fiji_populate_smc_link_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to initialize Link Level!\", return result);\n\n\tresult = fiji_populate_all_graphic_levels(hwmgr);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to initialize Graphics Level!\", return result);\n\n\tresult = fiji_populate_all_memory_levels(hwmgr);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to initialize Memory Level!\", return result);\n\n\tresult = fiji_populate_smc_acpi_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to initialize ACPI Level!\", return result);\n\n\tresult = fiji_populate_smc_vce_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to initialize VCE Level!\", return result);\n\n\tresult = fiji_populate_smc_acp_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to initialize ACP Level!\", return result);\n\n\t \n\tresult = fiji_program_memory_timing_parameters(hwmgr);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to Write ARB settings for the initial state.\", return result);\n\n\tresult = fiji_populate_smc_uvd_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to initialize UVD Level!\", return result);\n\n\tresult = fiji_populate_smc_boot_level(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to initialize Boot Level!\", return result);\n\n\tresult = fiji_populate_smc_initailial_state(hwmgr);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to initialize Boot State!\", return result);\n\n\tresult = fiji_populate_bapm_parameters_in_dpm_table(hwmgr);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to populate BAPM Parameters!\", return result);\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_ClockStretcher)) {\n\t\tresult = fiji_populate_clock_stretcher_data_table(hwmgr);\n\t\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\t\"Failed to populate Clock Stretcher Data Table!\",\n\t\t\t\treturn result);\n\t}\n\n\ttable->GraphicsVoltageChangeEnable  = 1;\n\ttable->GraphicsThermThrottleEnable  = 1;\n\ttable->GraphicsInterval = 1;\n\ttable->VoltageInterval  = 1;\n\ttable->ThermalInterval  = 1;\n\ttable->TemperatureLimitHigh =\n\t\t\ttable_info->cac_dtp_table->usTargetOperatingTemp *\n\t\t\tSMU7_Q88_FORMAT_CONVERSION_UNIT;\n\ttable->TemperatureLimitLow  =\n\t\t\t(table_info->cac_dtp_table->usTargetOperatingTemp - 1) *\n\t\t\tSMU7_Q88_FORMAT_CONVERSION_UNIT;\n\ttable->MemoryVoltageChangeEnable = 1;\n\ttable->MemoryInterval = 1;\n\ttable->VoltageResponseTime = 0;\n\ttable->PhaseResponseTime = 0;\n\ttable->MemoryThermThrottleEnable = 1;\n\ttable->PCIeBootLinkLevel = 0;       \n\ttable->PCIeGenInterval = 1;\n\ttable->VRConfig = 0;\n\n\tresult = fiji_populate_vr_config(hwmgr, table);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to populate VRConfig setting!\", return result);\n\tdata->vr_config = table->VRConfig;\n\ttable->ThermGpio = 17;\n\ttable->SclkStepSize = 0x4000;\n\n\tif (atomctrl_get_pp_assign_pin(hwmgr, VDDC_VRHOT_GPIO_PINID, &gpio_pin)) {\n\t\ttable->VRHotGpio = gpio_pin.uc_gpio_pin_bit_shift;\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_RegulatorHot);\n\t} else {\n\t\ttable->VRHotGpio = SMU7_UNUSED_GPIO_PIN;\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_RegulatorHot);\n\t}\n\n\tif (atomctrl_get_pp_assign_pin(hwmgr, PP_AC_DC_SWITCH_GPIO_PINID,\n\t\t\t&gpio_pin)) {\n\t\ttable->AcDcGpio = gpio_pin.uc_gpio_pin_bit_shift;\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_AutomaticDCTransition);\n\t} else {\n\t\ttable->AcDcGpio = SMU7_UNUSED_GPIO_PIN;\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_AutomaticDCTransition);\n\t}\n\n\t \n\tif (atomctrl_get_pp_assign_pin(hwmgr, THERMAL_INT_OUTPUT_GPIO_PINID,\n\t\t\t&gpio_pin)) {\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_ThermalOutGPIO);\n\n\t\ttable->ThermOutGpio = gpio_pin.uc_gpio_pin_bit_shift;\n\n\t\t \n\t\ttable->ThermOutPolarity = (0 == (cgs_read_register(hwmgr->device, mmGPIOPAD_A) &\n\t\t\t\t(1 << gpio_pin.uc_gpio_pin_bit_shift))) ? 1:0;\n\t\ttable->ThermOutMode = SMU7_THERM_OUT_MODE_THERM_ONLY;\n\n\t\t \n\t\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_RegulatorHot) &&\n\t\t\tphm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\t\tPHM_PlatformCaps_CombinePCCWithThermalSignal))\n\t\t\ttable->ThermOutMode = SMU7_THERM_OUT_MODE_THERM_VRHOT;\n\t} else {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_ThermalOutGPIO);\n\t\ttable->ThermOutGpio = 17;\n\t\ttable->ThermOutPolarity = 1;\n\t\ttable->ThermOutMode = SMU7_THERM_OUT_MODE_DISABLE;\n\t}\n\n\tfor (i = 0; i < SMU73_MAX_ENTRIES_SMIO; i++)\n\t\ttable->Smio[i] = PP_HOST_TO_SMC_UL(table->Smio[i]);\n\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->SystemFlags);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->VRConfig);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->SmioMask1);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->SmioMask2);\n\tCONVERT_FROM_HOST_TO_SMC_UL(table->SclkStepSize);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->TemperatureLimitHigh);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->TemperatureLimitLow);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->VoltageResponseTime);\n\tCONVERT_FROM_HOST_TO_SMC_US(table->PhaseResponseTime);\n\n\t \n\tresult = smu7_copy_bytes_to_smc(hwmgr,\n\t\t\tsmu_data->smu7_data.dpm_table_start +\n\t\t\toffsetof(SMU73_Discrete_DpmTable, SystemFlags),\n\t\t\t(uint8_t *)&(table->SystemFlags),\n\t\t\tsizeof(SMU73_Discrete_DpmTable) - 3 * sizeof(SMU73_PIDController),\n\t\t\tSMC_RAM_END);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to upload dpm data to SMC memory!\", return result);\n\n\tresult = fiji_init_arb_table_index(hwmgr);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to upload arb data to SMC memory!\", return result);\n\n\tresult = fiji_populate_pm_fuses(hwmgr);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t\"Failed to  populate PM fuses to SMC memory!\", return result);\n\n\tresult = fiji_setup_dpm_led_config(hwmgr);\n\tPP_ASSERT_WITH_CODE(0 == result,\n\t\t\t    \"Failed to setup dpm led config\", return result);\n\n\treturn 0;\n}\n\nstatic int fiji_thermal_setup_fan_table(struct pp_hwmgr *hwmgr)\n{\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\n\tSMU73_Discrete_FanTable fan_table = { FDO_MODE_HARDWARE };\n\tuint32_t duty100;\n\tuint32_t t_diff1, t_diff2, pwm_diff1, pwm_diff2;\n\tuint16_t fdo_min, slope1, slope2;\n\tuint32_t reference_clock;\n\tint res;\n\tuint64_t tmp64;\n\n\tif (hwmgr->thermal_controller.fanInfo.bNoFan) {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_MicrocodeFanControl);\n\t\treturn 0;\n\t}\n\n\tif (smu_data->smu7_data.fan_table_start == 0) {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_MicrocodeFanControl);\n\t\treturn 0;\n\t}\n\n\tduty100 = PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,\n\t\t\tCG_FDO_CTRL1, FMAX_DUTY100);\n\n\tif (duty100 == 0) {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_MicrocodeFanControl);\n\t\treturn 0;\n\t}\n\n\ttmp64 = hwmgr->thermal_controller.advanceFanControlParameters.\n\t\t\tusPWMMin * duty100;\n\tdo_div(tmp64, 10000);\n\tfdo_min = (uint16_t)tmp64;\n\n\tt_diff1 = hwmgr->thermal_controller.advanceFanControlParameters.usTMed -\n\t\t\thwmgr->thermal_controller.advanceFanControlParameters.usTMin;\n\tt_diff2 = hwmgr->thermal_controller.advanceFanControlParameters.usTHigh -\n\t\t\thwmgr->thermal_controller.advanceFanControlParameters.usTMed;\n\n\tpwm_diff1 = hwmgr->thermal_controller.advanceFanControlParameters.usPWMMed -\n\t\t\thwmgr->thermal_controller.advanceFanControlParameters.usPWMMin;\n\tpwm_diff2 = hwmgr->thermal_controller.advanceFanControlParameters.usPWMHigh -\n\t\t\thwmgr->thermal_controller.advanceFanControlParameters.usPWMMed;\n\n\tslope1 = (uint16_t)((50 + ((16 * duty100 * pwm_diff1) / t_diff1)) / 100);\n\tslope2 = (uint16_t)((50 + ((16 * duty100 * pwm_diff2) / t_diff2)) / 100);\n\n\tfan_table.TempMin = cpu_to_be16((50 + hwmgr->\n\t\t\tthermal_controller.advanceFanControlParameters.usTMin) / 100);\n\tfan_table.TempMed = cpu_to_be16((50 + hwmgr->\n\t\t\tthermal_controller.advanceFanControlParameters.usTMed) / 100);\n\tfan_table.TempMax = cpu_to_be16((50 + hwmgr->\n\t\t\tthermal_controller.advanceFanControlParameters.usTMax) / 100);\n\n\tfan_table.Slope1 = cpu_to_be16(slope1);\n\tfan_table.Slope2 = cpu_to_be16(slope2);\n\n\tfan_table.FdoMin = cpu_to_be16(fdo_min);\n\n\tfan_table.HystDown = cpu_to_be16(hwmgr->\n\t\t\tthermal_controller.advanceFanControlParameters.ucTHyst);\n\n\tfan_table.HystUp = cpu_to_be16(1);\n\n\tfan_table.HystSlope = cpu_to_be16(1);\n\n\tfan_table.TempRespLim = cpu_to_be16(5);\n\n\treference_clock = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev);\n\n\tfan_table.RefreshPeriod = cpu_to_be32((hwmgr->\n\t\t\tthermal_controller.advanceFanControlParameters.ulCycleDelay *\n\t\t\treference_clock) / 1600);\n\n\tfan_table.FdoMax = cpu_to_be16((uint16_t)duty100);\n\n\tfan_table.TempSrc = (uint8_t)PHM_READ_VFPF_INDIRECT_FIELD(\n\t\t\thwmgr->device, CGS_IND_REG__SMC,\n\t\t\tCG_MULT_THERMAL_CTRL, TEMP_SEL);\n\n\tres = smu7_copy_bytes_to_smc(hwmgr, smu_data->smu7_data.fan_table_start,\n\t\t\t(uint8_t *)&fan_table, (uint32_t)sizeof(fan_table),\n\t\t\tSMC_RAM_END);\n\n\tif (!res && hwmgr->thermal_controller.\n\t\t\tadvanceFanControlParameters.ucMinimumPWMLimit)\n\t\tres = smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_SetFanMinPwm,\n\t\t\t\thwmgr->thermal_controller.\n\t\t\t\tadvanceFanControlParameters.ucMinimumPWMLimit,\n\t\t\t\tNULL);\n\n\tif (!res && hwmgr->thermal_controller.\n\t\t\tadvanceFanControlParameters.ulMinFanSCLKAcousticLimit)\n\t\tres = smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_SetFanSclkTarget,\n\t\t\t\thwmgr->thermal_controller.\n\t\t\t\tadvanceFanControlParameters.ulMinFanSCLKAcousticLimit,\n\t\t\t\tNULL);\n\n\tif (res)\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_MicrocodeFanControl);\n\n\treturn 0;\n}\n\n\nstatic int fiji_thermal_avfs_enable(struct pp_hwmgr *hwmgr)\n{\n\tif (!hwmgr->avfs_supported)\n\t\treturn 0;\n\n\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_EnableAvfs, NULL);\n\n\treturn 0;\n}\n\nstatic int fiji_program_mem_timing_parameters(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\n\tif (data->need_update_smu7_dpm_table &\n\t\t(DPMTABLE_OD_UPDATE_SCLK + DPMTABLE_OD_UPDATE_MCLK))\n\t\treturn fiji_program_memory_timing_parameters(hwmgr);\n\n\treturn 0;\n}\n\nstatic int fiji_update_sclk_threshold(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\n\tint result = 0;\n\tuint32_t low_sclk_interrupt_threshold = 0;\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_SclkThrottleLowNotification)\n\t\t&& (data->low_sclk_interrupt_threshold != 0)) {\n\t\tlow_sclk_interrupt_threshold =\n\t\t\t\tdata->low_sclk_interrupt_threshold;\n\n\t\tCONVERT_FROM_HOST_TO_SMC_UL(low_sclk_interrupt_threshold);\n\n\t\tresult = smu7_copy_bytes_to_smc(\n\t\t\t\thwmgr,\n\t\t\t\tsmu_data->smu7_data.dpm_table_start +\n\t\t\t\toffsetof(SMU73_Discrete_DpmTable,\n\t\t\t\t\tLowSclkInterruptThreshold),\n\t\t\t\t(uint8_t *)&low_sclk_interrupt_threshold,\n\t\t\t\tsizeof(uint32_t),\n\t\t\t\tSMC_RAM_END);\n\t}\n\tresult = fiji_program_mem_timing_parameters(hwmgr);\n\tPP_ASSERT_WITH_CODE((result == 0),\n\t\t\t\"Failed to program memory timing parameters!\",\n\t\t\t);\n\treturn result;\n}\n\nstatic uint32_t fiji_get_offsetof(uint32_t type, uint32_t member)\n{\n\tswitch (type) {\n\tcase SMU_SoftRegisters:\n\t\tswitch (member) {\n\t\tcase HandshakeDisables:\n\t\t\treturn offsetof(SMU73_SoftRegisters, HandshakeDisables);\n\t\tcase VoltageChangeTimeout:\n\t\t\treturn offsetof(SMU73_SoftRegisters, VoltageChangeTimeout);\n\t\tcase AverageGraphicsActivity:\n\t\t\treturn offsetof(SMU73_SoftRegisters, AverageGraphicsActivity);\n\t\tcase AverageMemoryActivity:\n\t\t\treturn offsetof(SMU73_SoftRegisters, AverageMemoryActivity);\n\t\tcase PreVBlankGap:\n\t\t\treturn offsetof(SMU73_SoftRegisters, PreVBlankGap);\n\t\tcase VBlankTimeout:\n\t\t\treturn offsetof(SMU73_SoftRegisters, VBlankTimeout);\n\t\tcase UcodeLoadStatus:\n\t\t\treturn offsetof(SMU73_SoftRegisters, UcodeLoadStatus);\n\t\tcase DRAM_LOG_ADDR_H:\n\t\t\treturn offsetof(SMU73_SoftRegisters, DRAM_LOG_ADDR_H);\n\t\tcase DRAM_LOG_ADDR_L:\n\t\t\treturn offsetof(SMU73_SoftRegisters, DRAM_LOG_ADDR_L);\n\t\tcase DRAM_LOG_PHY_ADDR_H:\n\t\t\treturn offsetof(SMU73_SoftRegisters, DRAM_LOG_PHY_ADDR_H);\n\t\tcase DRAM_LOG_PHY_ADDR_L:\n\t\t\treturn offsetof(SMU73_SoftRegisters, DRAM_LOG_PHY_ADDR_L);\n\t\tcase DRAM_LOG_BUFF_SIZE:\n\t\t\treturn offsetof(SMU73_SoftRegisters, DRAM_LOG_BUFF_SIZE);\n\t\t}\n\t\tbreak;\n\tcase SMU_Discrete_DpmTable:\n\t\tswitch (member) {\n\t\tcase UvdBootLevel:\n\t\t\treturn offsetof(SMU73_Discrete_DpmTable, UvdBootLevel);\n\t\tcase VceBootLevel:\n\t\t\treturn offsetof(SMU73_Discrete_DpmTable, VceBootLevel);\n\t\tcase LowSclkInterruptThreshold:\n\t\t\treturn offsetof(SMU73_Discrete_DpmTable, LowSclkInterruptThreshold);\n\t\t}\n\t\tbreak;\n\t}\n\tpr_warn(\"can't get the offset of type %x member %x\\n\", type, member);\n\treturn 0;\n}\n\nstatic uint32_t fiji_get_mac_definition(uint32_t value)\n{\n\tswitch (value) {\n\tcase SMU_MAX_LEVELS_GRAPHICS:\n\t\treturn SMU73_MAX_LEVELS_GRAPHICS;\n\tcase SMU_MAX_LEVELS_MEMORY:\n\t\treturn SMU73_MAX_LEVELS_MEMORY;\n\tcase SMU_MAX_LEVELS_LINK:\n\t\treturn SMU73_MAX_LEVELS_LINK;\n\tcase SMU_MAX_ENTRIES_SMIO:\n\t\treturn SMU73_MAX_ENTRIES_SMIO;\n\tcase SMU_MAX_LEVELS_VDDC:\n\t\treturn SMU73_MAX_LEVELS_VDDC;\n\tcase SMU_MAX_LEVELS_VDDGFX:\n\t\treturn SMU73_MAX_LEVELS_VDDGFX;\n\tcase SMU_MAX_LEVELS_VDDCI:\n\t\treturn SMU73_MAX_LEVELS_VDDCI;\n\tcase SMU_MAX_LEVELS_MVDD:\n\t\treturn SMU73_MAX_LEVELS_MVDD;\n\t}\n\n\tpr_warn(\"can't get the mac of %x\\n\", value);\n\treturn 0;\n}\n\n\nstatic int fiji_update_uvd_smc_table(struct pp_hwmgr *hwmgr)\n{\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tuint32_t mm_boot_level_offset, mm_boot_level_value;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\n\tsmu_data->smc_state_table.UvdBootLevel = 0;\n\tif (table_info->mm_dep_table->count > 0)\n\t\tsmu_data->smc_state_table.UvdBootLevel =\n\t\t\t\t(uint8_t) (table_info->mm_dep_table->count - 1);\n\tmm_boot_level_offset = smu_data->smu7_data.dpm_table_start + offsetof(SMU73_Discrete_DpmTable,\n\t\t\t\t\t\tUvdBootLevel);\n\tmm_boot_level_offset /= 4;\n\tmm_boot_level_offset *= 4;\n\tmm_boot_level_value = cgs_read_ind_register(hwmgr->device,\n\t\t\tCGS_IND_REG__SMC, mm_boot_level_offset);\n\tmm_boot_level_value &= 0x00FFFFFF;\n\tmm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24;\n\tcgs_write_ind_register(hwmgr->device,\n\t\t\tCGS_IND_REG__SMC, mm_boot_level_offset, mm_boot_level_value);\n\n\tif (!phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_UVDDPM) ||\n\t\tphm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_StablePState))\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_UVDDPM_SetEnabledMask,\n\t\t\t\t(uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel),\n\t\t\t\tNULL);\n\treturn 0;\n}\n\nstatic int fiji_update_vce_smc_table(struct pp_hwmgr *hwmgr)\n{\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tuint32_t mm_boot_level_offset, mm_boot_level_value;\n\tstruct phm_ppt_v1_information *table_info =\n\t\t\t(struct phm_ppt_v1_information *)(hwmgr->pptable);\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\t\tPHM_PlatformCaps_StablePState))\n\t\tsmu_data->smc_state_table.VceBootLevel =\n\t\t\t(uint8_t) (table_info->mm_dep_table->count - 1);\n\telse\n\t\tsmu_data->smc_state_table.VceBootLevel = 0;\n\n\tmm_boot_level_offset = smu_data->smu7_data.dpm_table_start +\n\t\t\t\t\toffsetof(SMU73_Discrete_DpmTable, VceBootLevel);\n\tmm_boot_level_offset /= 4;\n\tmm_boot_level_offset *= 4;\n\tmm_boot_level_value = cgs_read_ind_register(hwmgr->device,\n\t\t\tCGS_IND_REG__SMC, mm_boot_level_offset);\n\tmm_boot_level_value &= 0xFF00FFFF;\n\tmm_boot_level_value |= smu_data->smc_state_table.VceBootLevel << 16;\n\tcgs_write_ind_register(hwmgr->device,\n\t\t\tCGS_IND_REG__SMC, mm_boot_level_offset, mm_boot_level_value);\n\n\tif (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_StablePState))\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_VCEDPM_SetEnabledMask,\n\t\t\t\t(uint32_t)1 << smu_data->smc_state_table.VceBootLevel,\n\t\t\t\tNULL);\n\treturn 0;\n}\n\nstatic int fiji_update_smc_table(struct pp_hwmgr *hwmgr, uint32_t type)\n{\n\tswitch (type) {\n\tcase SMU_UVD_TABLE:\n\t\tfiji_update_uvd_smc_table(hwmgr);\n\t\tbreak;\n\tcase SMU_VCE_TABLE:\n\t\tfiji_update_vce_smc_table(hwmgr);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\treturn 0;\n}\n\nstatic int fiji_process_firmware_header(struct pp_hwmgr *hwmgr)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)(hwmgr->smu_backend);\n\tuint32_t tmp;\n\tint result;\n\tbool error = false;\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\tSMU7_FIRMWARE_HEADER_LOCATION +\n\t\t\toffsetof(SMU73_Firmware_Header, DpmTable),\n\t\t\t&tmp, SMC_RAM_END);\n\n\tif (0 == result)\n\t\tsmu_data->smu7_data.dpm_table_start = tmp;\n\n\terror |= (0 != result);\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\tSMU7_FIRMWARE_HEADER_LOCATION +\n\t\t\toffsetof(SMU73_Firmware_Header, SoftRegisters),\n\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result) {\n\t\tdata->soft_regs_start = tmp;\n\t\tsmu_data->smu7_data.soft_regs_start = tmp;\n\t}\n\n\terror |= (0 != result);\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\tSMU7_FIRMWARE_HEADER_LOCATION +\n\t\t\toffsetof(SMU73_Firmware_Header, mcRegisterTable),\n\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result)\n\t\tsmu_data->smu7_data.mc_reg_table_start = tmp;\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\tSMU7_FIRMWARE_HEADER_LOCATION +\n\t\t\toffsetof(SMU73_Firmware_Header, FanTable),\n\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result)\n\t\tsmu_data->smu7_data.fan_table_start = tmp;\n\n\terror |= (0 != result);\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\tSMU7_FIRMWARE_HEADER_LOCATION +\n\t\t\toffsetof(SMU73_Firmware_Header, mcArbDramTimingTable),\n\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result)\n\t\tsmu_data->smu7_data.arb_table_start = tmp;\n\n\terror |= (0 != result);\n\n\tresult = smu7_read_smc_sram_dword(hwmgr,\n\t\t\tSMU7_FIRMWARE_HEADER_LOCATION +\n\t\t\toffsetof(SMU73_Firmware_Header, Version),\n\t\t\t&tmp, SMC_RAM_END);\n\n\tif (!result)\n\t\thwmgr->microcode_version_info.SMC = tmp;\n\n\terror |= (0 != result);\n\n\treturn error ? -1 : 0;\n}\n\nstatic int fiji_initialize_mc_reg_table(struct pp_hwmgr *hwmgr)\n{\n\n\t \n\tcgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_RAS_TIMING));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_CAS_TIMING_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_CAS_TIMING));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_MISC_TIMING2_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_MISC_TIMING2));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_D1_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_WR_CTL_D1));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D1_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_RD_CTL_D1));\n\tcgs_write_register(hwmgr->device, mmMC_SEQ_PMG_TIMING_LP,\n\t\t\tcgs_read_register(hwmgr->device, mmMC_SEQ_PMG_TIMING));\n\n\treturn 0;\n}\n\nstatic bool fiji_is_dpm_running(struct pp_hwmgr *hwmgr)\n{\n\treturn (1 == PHM_READ_INDIRECT_FIELD(hwmgr->device,\n\t\t\tCGS_IND_REG__SMC, FEATURE_STATUS, VOLTAGE_CONTROLLER_ON))\n\t\t\t? true : false;\n}\n\nstatic int fiji_update_dpm_settings(struct pp_hwmgr *hwmgr,\n\t\t\t\tvoid *profile_setting)\n{\n\tstruct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend);\n\tstruct fiji_smumgr *smu_data = (struct fiji_smumgr *)\n\t\t\t(hwmgr->smu_backend);\n\tstruct profile_mode_setting *setting;\n\tstruct SMU73_Discrete_GraphicsLevel *levels =\n\t\t\tsmu_data->smc_state_table.GraphicsLevel;\n\tuint32_t array = smu_data->smu7_data.dpm_table_start +\n\t\t\toffsetof(SMU73_Discrete_DpmTable, GraphicsLevel);\n\n\tuint32_t mclk_array = smu_data->smu7_data.dpm_table_start +\n\t\t\toffsetof(SMU73_Discrete_DpmTable, MemoryLevel);\n\tstruct SMU73_Discrete_MemoryLevel *mclk_levels =\n\t\t\tsmu_data->smc_state_table.MemoryLevel;\n\tuint32_t i;\n\tuint32_t offset, up_hyst_offset, down_hyst_offset, clk_activity_offset, tmp;\n\n\tif (profile_setting == NULL)\n\t\treturn -EINVAL;\n\n\tsetting = (struct profile_mode_setting *)profile_setting;\n\n\tif (setting->bupdate_sclk) {\n\t\tif (!data->sclk_dpm_key_disabled)\n\t\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_SCLKDPM_FreezeLevel, NULL);\n\t\tfor (i = 0; i < smu_data->smc_state_table.GraphicsDpmLevelCount; i++) {\n\t\t\tif (levels[i].ActivityLevel !=\n\t\t\t\tcpu_to_be16(setting->sclk_activity)) {\n\t\t\t\tlevels[i].ActivityLevel = cpu_to_be16(setting->sclk_activity);\n\n\t\t\t\tclk_activity_offset = array + (sizeof(SMU73_Discrete_GraphicsLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU73_Discrete_GraphicsLevel, ActivityLevel);\n\t\t\t\toffset = clk_activity_offset & ~0x3;\n\t\t\t\ttmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset));\n\t\t\t\ttmp = phm_set_field_to_u32(clk_activity_offset, tmp, levels[i].ActivityLevel, sizeof(uint16_t));\n\t\t\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp));\n\n\t\t\t}\n\t\t\tif (levels[i].UpHyst != setting->sclk_up_hyst ||\n\t\t\t\tlevels[i].DownHyst != setting->sclk_down_hyst) {\n\t\t\t\tlevels[i].UpHyst = setting->sclk_up_hyst;\n\t\t\t\tlevels[i].DownHyst = setting->sclk_down_hyst;\n\t\t\t\tup_hyst_offset = array + (sizeof(SMU73_Discrete_GraphicsLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU73_Discrete_GraphicsLevel, UpHyst);\n\t\t\t\tdown_hyst_offset = array + (sizeof(SMU73_Discrete_GraphicsLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU73_Discrete_GraphicsLevel, DownHyst);\n\t\t\t\toffset = up_hyst_offset & ~0x3;\n\t\t\t\ttmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset));\n\t\t\t\ttmp = phm_set_field_to_u32(up_hyst_offset, tmp, levels[i].UpHyst, sizeof(uint8_t));\n\t\t\t\ttmp = phm_set_field_to_u32(down_hyst_offset, tmp, levels[i].DownHyst, sizeof(uint8_t));\n\t\t\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp));\n\t\t\t}\n\t\t}\n\t\tif (!data->sclk_dpm_key_disabled)\n\t\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_SCLKDPM_UnfreezeLevel, NULL);\n\t}\n\n\tif (setting->bupdate_mclk) {\n\t\tif (!data->mclk_dpm_key_disabled)\n\t\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_MCLKDPM_FreezeLevel, NULL);\n\t\tfor (i = 0; i < smu_data->smc_state_table.MemoryDpmLevelCount; i++) {\n\t\t\tif (mclk_levels[i].ActivityLevel !=\n\t\t\t\tcpu_to_be16(setting->mclk_activity)) {\n\t\t\t\tmclk_levels[i].ActivityLevel = cpu_to_be16(setting->mclk_activity);\n\n\t\t\t\tclk_activity_offset = mclk_array + (sizeof(SMU73_Discrete_MemoryLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU73_Discrete_MemoryLevel, ActivityLevel);\n\t\t\t\toffset = clk_activity_offset & ~0x3;\n\t\t\t\ttmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset));\n\t\t\t\ttmp = phm_set_field_to_u32(clk_activity_offset, tmp, mclk_levels[i].ActivityLevel, sizeof(uint16_t));\n\t\t\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp));\n\n\t\t\t}\n\t\t\tif (mclk_levels[i].UpHyst != setting->mclk_up_hyst ||\n\t\t\t\tmclk_levels[i].DownHyst != setting->mclk_down_hyst) {\n\t\t\t\tmclk_levels[i].UpHyst = setting->mclk_up_hyst;\n\t\t\t\tmclk_levels[i].DownHyst = setting->mclk_down_hyst;\n\t\t\t\tup_hyst_offset = mclk_array + (sizeof(SMU73_Discrete_MemoryLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU73_Discrete_MemoryLevel, UpHyst);\n\t\t\t\tdown_hyst_offset = mclk_array + (sizeof(SMU73_Discrete_MemoryLevel) * i)\n\t\t\t\t\t\t+ offsetof(SMU73_Discrete_MemoryLevel, DownHyst);\n\t\t\t\toffset = up_hyst_offset & ~0x3;\n\t\t\t\ttmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset));\n\t\t\t\ttmp = phm_set_field_to_u32(up_hyst_offset, tmp, mclk_levels[i].UpHyst, sizeof(uint8_t));\n\t\t\t\ttmp = phm_set_field_to_u32(down_hyst_offset, tmp, mclk_levels[i].DownHyst, sizeof(uint8_t));\n\t\t\t\tcgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp));\n\t\t\t}\n\t\t}\n\t\tif (!data->mclk_dpm_key_disabled)\n\t\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_MCLKDPM_UnfreezeLevel, NULL);\n\t}\n\treturn 0;\n}\n\nconst struct pp_smumgr_func fiji_smu_funcs = {\n\t.name = \"fiji_smu\",\n\t.smu_init = &fiji_smu_init,\n\t.smu_fini = &smu7_smu_fini,\n\t.start_smu = &fiji_start_smu,\n\t.check_fw_load_finish = &smu7_check_fw_load_finish,\n\t.request_smu_load_fw = &smu7_reload_firmware,\n\t.request_smu_load_specific_fw = NULL,\n\t.send_msg_to_smc = &smu7_send_msg_to_smc,\n\t.send_msg_to_smc_with_parameter = &smu7_send_msg_to_smc_with_parameter,\n\t.get_argument = smu7_get_argument,\n\t.download_pptable_settings = NULL,\n\t.upload_pptable_settings = NULL,\n\t.update_smc_table = fiji_update_smc_table,\n\t.get_offsetof = fiji_get_offsetof,\n\t.process_firmware_header = fiji_process_firmware_header,\n\t.init_smc_table = fiji_init_smc_table,\n\t.update_sclk_threshold = fiji_update_sclk_threshold,\n\t.thermal_setup_fan_table = fiji_thermal_setup_fan_table,\n\t.thermal_avfs_enable = fiji_thermal_avfs_enable,\n\t.populate_all_graphic_levels = fiji_populate_all_graphic_levels,\n\t.populate_all_memory_levels = fiji_populate_all_memory_levels,\n\t.get_mac_definition = fiji_get_mac_definition,\n\t.initialize_mc_reg_table = fiji_initialize_mc_reg_table,\n\t.is_dpm_running = fiji_is_dpm_running,\n\t.is_hw_avfs_present = fiji_is_hw_avfs_present,\n\t.update_dpm_settings = fiji_update_dpm_settings,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}