<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>v_scaler_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>IRQ</spirit:name>
      <spirit:displayName>irq</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:presence>optional</xilinx:presence>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ctrl</spirit:name>
      <spirit:displayName>CTRL</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:presence>optional</xilinx:presence>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk_intf</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK_INTF.ASSOCIATED_BUSIF">ctrl</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK_INTF.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:presence>optional</xilinx:presence>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn_intf</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN_INTF.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:presence>optional</xilinx:presence>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>video_in</spirit:name>
      <spirit:displayName>VIDEO_IN</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>video_out</spirit:name>
      <spirit:displayName>VIDEO_OUT</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis_video_aclk_intf</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_video_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_VIDEO_ACLK_INTF.ASSOCIATED_BUSIF">video_in</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_VIDEO_ACLK_INTF.ASSOCIATED_RESET">s_axis_video_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis_video_aclk_intf</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_video_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_VIDEO_ACLK_INTF.ASSOCIATED_BUSIF">video_out</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_VIDEO_ACLK_INTF.ASSOCIATED_RESET">m_axis_video_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>core_aresetn_intf</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>core_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CORE_ARESETN_INTF.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlinstantiationtemplate</spirit:name>
        <spirit:displayName>VHDL Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>customizationCRC</spirit:name>
            <spirit:value>2158848907</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>customizationCRCversion</spirit:name>
            <spirit:value>3</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 18:00:54 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>StaleAtRelink</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>customizationCRC</spirit:name>
            <spirit:value>2158848907</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>customizationCRCversion</spirit:name>
            <spirit:value>3</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 18:01:25 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>StaleAtRelink</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>customizationCRC</spirit:name>
            <spirit:value>2338463276</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>customizationCRCversion</spirit:name>
            <spirit:value>3</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 18:01:34 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>StaleAtRelink</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_cmodelsimulation</spirit:name>
        <spirit:displayName>C Simulation</spirit:displayName>
        <spirit:envIdentifier>cSource:vivado.xilinx.com:simulation.cmodel</spirit:envIdentifier>
        <spirit:language>c</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_cmodelsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>customizationCRC</spirit:name>
            <spirit:value>2158848907</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>customizationCRCversion</spirit:name>
            <spirit:value>3</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 18:01:35 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>StaleAtRelink</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>customizationCRC</spirit:name>
            <spirit:value>2338463276</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>customizationCRCversion</spirit:name>
            <spirit:value>3</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 18:01:37 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>StaleAtRelink</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_versioninformation</spirit:name>
        <spirit:displayName>Version Information</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.versioninfo</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_versioninformation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>customizationCRC</spirit:name>
            <spirit:value>2158848907</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>customizationCRCversion</spirit:name>
            <spirit:value>3</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 18:01:38 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>StaleAtRelink</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>customizationCRC</spirit:name>
            <spirit:value>2158848907</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>customizationCRCversion</spirit:name>
            <spirit:value>3</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 01 00:00:00 UTC 1970</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>StaleAtRelink</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axis_video_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>core_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:resolve="dependent" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_VIDEO_TDATA_WIDTH&apos;))-1">23</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_video_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_VIDEO_TDATA_WIDTH&apos;))-1)">23</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_video_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>intc_if</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left>31</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_INTC_IF&apos;)) >= 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>core_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;))-1)">8</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) div 8)-1)">3</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left>1</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;))-1)">8</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left>1</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>optional</xilinx:presence>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_AXI4_LITE&apos;)) >= 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_HAS_AXI4_LITE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_HAS_AXI4_LITE">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_HAS_IRQ</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_HAS_IRQ">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_HAS_INTC_IF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_HAS_INTC_IF">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_HAS_DEBUG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_HAS_DEBUG">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_FAMILY</spirit:name>
        <spirit:value spirit:format="string" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_FAMILY">kintex7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_VIDEO_DATA_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_VIDEO_DATA_WIDTH">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_VIDEO_DATA_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_VIDEO_DATA_WIDTH">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_VIDEO_TDATA_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_VIDEO_TDATA_WIDTH">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_VIDEO_TDATA_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_VIDEO_TDATA_WIDTH">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_VIDEO_FORMAT</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_VIDEO_FORMAT">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_VIDEO_FORMAT</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_VIDEO_FORMAT">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_TUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_TUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAX_ACTIVE_COLS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAX_ACTIVE_COLS">2048</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:minimum="9" spirit:maximum="32">9</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:minimum="32" spirit:maximum="64">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_CLK_FREQ_HZ</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_CLK_FREQ_HZ">100000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_MIF</spirit:name>
        <spirit:value spirit:format="string" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MIF">v_scaler_0.mif</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_ELABORATION_DIR</spirit:name>
        <spirit:value spirit:format="string" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ELABORATION_DIR">./</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AUTO_HW_CONFIG</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AUTO_HW_CONFIG">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_CHROMA_FORMAT</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_CHROMA_FORMAT">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_LOADABLE_COEFS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_LOADABLE_COEFS">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MANUAL_HWC_VAL</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MANUAL_HWC_VAL">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAX_COEF_SETS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAX_COEF_SETS">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAX_LINES_IN_PER_FRAME</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAX_LINES_IN_PER_FRAME">1080</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAX_LINES_OUT_PER_FRAME</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAX_LINES_OUT_PER_FRAME">1080</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAX_PHASES</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAX_PHASES">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAX_SAMPLES_IN_PER_LINE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAX_SAMPLES_IN_PER_LINE">1280</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAX_SAMPLES_OUT_PER_LINE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAX_SAMPLES_OUT_PER_LINE">1920</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_NUM_CHANNELS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_NUM_CHANNELS">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_NUM_H_TAPS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_NUM_H_TAPS">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_NUM_V_TAPS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_NUM_V_TAPS">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_READABLE_COEFS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_READABLE_COEFS">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_SEPARATE_HV_COEFS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_SEPARATE_HV_COEFS">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_SEPARATE_YC_COEFS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_SEPARATE_YC_COEFS">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_TARGET_MAX_FRAME_RATE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_TARGET_MAX_FRAME_RATE">60</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_TGT_CORE_CLK_FREQ</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_TGT_CORE_CLK_FREQ">170</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_APERTURE_END_LINE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_APERTURE_END_LINE">719</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_APERTURE_END_PIXEL</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_APERTURE_END_PIXEL">1279</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_APERTURE_START_LINE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_APERTURE_START_LINE">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_APERTURE_START_PIXEL</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_APERTURE_START_PIXEL">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_HSF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_HSF">1048576</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_NUM_H_PHASES</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_NUM_H_PHASES">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_NUM_V_PHASES</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_NUM_V_PHASES">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_OUTPUT_H_SIZE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_OUTPUT_H_SIZE">1280</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_OUTPUT_V_SIZE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_OUTPUT_V_SIZE">720</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_SOURCE_H_SIZE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_SOURCE_H_SIZE">1280</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_SOURCE_V_SIZE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_SOURCE_V_SIZE">720</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_VSF</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_VSF">1048576</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choices_0</spirit:name>
      <spirit:enumeration spirit:text="YUV420">4:2:0</spirit:enumeration>
      <spirit:enumeration spirit:text="YUV422">4:2:2</spirit:enumeration>
      <spirit:enumeration spirit:text="YUV444">4:4:4</spirit:enumeration>
      <spirit:enumeration spirit:text="RGB">RGB</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choices_1</spirit:name>
      <spirit:enumeration spirit:text="Auto Select">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Single Engine Sequential YC">1</spirit:enumeration>
      <spirit:enumeration spirit:text="Dual Engine Parallel YC">2</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choices_2</spirit:name>
      <spirit:enumeration spirit:text="COE File">COE_File</spirit:enumeration>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choices_3</spirit:name>
      <spirit:enumeration spirit:text="8">8</spirit:enumeration>
      <spirit:enumeration spirit:text="10">10</spirit:enumeration>
      <spirit:enumeration spirit:text="12">12</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>v_scaler_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_v8_1_defaults.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_v8_1_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_getinit_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_min_area_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_bindec.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_generic_cstr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_ecc_encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_ecc_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_input_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_output_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_axi_read_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_axi_read_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_axi_write_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_axi_write_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_axi_regs_fwd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/fifo_generator_v11_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/fifo_generator_v11_0_defaults.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/bram_sync_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/bram_fifo_rstlogic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/common/input_blk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/common/output_blk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/common/synchronizer_ff.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/common/shft_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/common/shft_ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/dmem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/memory.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/compare.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/updn_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_status_flags_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/common/rd_pe_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/common/rd_pe_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_dc_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_dc_fwft_ext_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/dc_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/dc_ss_fwft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_fwft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_logic_pkt_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/clk_x_pntrs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_status_flags_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/common/wr_pf_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/common/wr_pf_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_handshaking_flags.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_dc_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_dc_fwft_ext_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_logic_pkt_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_status_flags_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_status_flags_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/wr_pf_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/rd_pe_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/logic_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/async_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/fifo_generator_v11_0_comps_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/clk_x_pntrs_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/bin_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/logic_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/reset_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/builtin_prim.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/builtin_extdepth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/builtin_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/builtin_prim_v6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/builtin_extdepth_low_latency.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/builtin_top_v6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/fifo_generator_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/ramfifo/axi_reg_slice.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/fifo_generator_v11_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/family.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/family_support.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/coregen_comp_defs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/common_types_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/proc_common_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/conv_funs_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/async_fifo_fg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/basic_sfifo_fg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/addsub.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/counter_bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/direct_path_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/direct_path_cntr_ai.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/down_counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/eval_timer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/inferred_lut4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ipif_steer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ipif_steer128.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ipif_mirror128.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ld_arith_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ld_arith_reg2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/mux_onehot.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_bits.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_muxcy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_gate.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_gate128.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_adder_bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_counter_bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_counter_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_occ_counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_occ_counter_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_dpram_select.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pselect.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pselect_mask.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl16_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/valid_be.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_with_enable_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/muxf_struct_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/dynshreg_i_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/mux_onehot_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/compare_vectors_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/counter_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_muxcy_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_gate_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/video_ctrl_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/axi4s_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/tc_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/tc_detector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/video_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/debug.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/tc_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/v_tc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_0_clocks.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>late</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/MemXLib_utils.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/MemXLib_arch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/ImageXlib_utils.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/ImageXlib_arch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/axis_input_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_package.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/PhaseAccumulator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/syncgen_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/CoefRAM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/CoefFIFO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/CoefMemBlk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/ScalerFilters.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/ScalerExternalSM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_wrap0_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_wrap0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_RTI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Video_Scaler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/v_scaler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/v_scaler_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>blk_mem_gen_v8_1/simulation/blk_mem_gen_v8_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_generator_v11_0/simulation/fifo_generator_v11_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v11_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/family.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/family_support.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/coregen_comp_defs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/common_types_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/proc_common_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/conv_funs_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/async_fifo_fg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/basic_sfifo_fg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/addsub.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/counter_bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/direct_path_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/direct_path_cntr_ai.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/down_counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/eval_timer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/inferred_lut4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ipif_steer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ipif_steer128.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ipif_mirror128.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ld_arith_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/ld_arith_reg2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/mux_onehot.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_bits.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_muxcy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_gate.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_gate128.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_adder_bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_counter_bit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_counter_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_occ_counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_occ_counter_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pf_dpram_select.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pselect.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pselect_mask.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl16_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/valid_be.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_with_enable_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/muxf_struct_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/dynshreg_i_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/mux_onehot_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/compare_vectors_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/counter_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_muxcy_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/or_gate_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/video_ctrl_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/axi4s_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/tc_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/tc_detector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/video_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/debug.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/tc_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_tc_v6_0/hdl/vhdl/v_tc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_tc_v6_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/MemXLib_utils.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/MemXLib_arch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/ImageXlib_utils.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/ImageXlib_arch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/axis_input_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_package.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/PhaseAccumulator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/syncgen_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/CoefRAM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/CoefFIFO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/CoefMemBlk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/ScalerFilters.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/ScalerExternalSM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_wrap0_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_wrap0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Scaler_RTI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/Video_Scaler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_v8_1/hdl/vhdl/v_scaler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>v_scaler_v8_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/v_scaler_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_cmodelsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>cmodel/v_scaler_v8_1_bitacc_cmodel_lin64.zip</spirit:name>
        <spirit:userFileType>zip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cmodel/v_scaler_v8_1_bitacc_cmodel_lin.zip</spirit:name>
        <spirit:userFileType>zip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cmodel/v_scaler_v8_1_bitacc_cmodel_nt.zip</spirit:name>
        <spirit:userFileType>zip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cmodel/v_scaler_v8_1_bitacc_cmodel_nt64.zip</spirit:name>
        <spirit:userFileType>zip</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>demo_tb/axi4lite_mst.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>demo_tb/axi4s_video_slv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>demo_tb/axi4s_video_mst.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>demo_tb/ce_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>tb_main.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>tb_v_scaler_0.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>demo_tb/tb_v_scaler_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_versioninformation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/v_scaler_v8_1_changelog.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>v_scaler_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_0_funcsim.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>v_scaler_0_funcsim.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>The Xilinx Video Scaler LogicCORE is spatially scales video streams in real time. It supports all SD and HD resolutions.  It is implemented as a polyphase filter that supports 2-12 H/V taps with programmable coefficients.  The user may select either a parameterizable dynamically-configurable AXI4-Lite netlist or a Constant interface netlist. The AXI4-Lite core enables a microprocessor or external state-machine to program scaler parameters and load coefficient sets in real time.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">v_scaler_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_AXI4_LITE</spirit:name>
      <spirit:displayName>Has Axi4 Lite</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_AXI4_LITE" spirit:order="10000" spirit:configGroups="1 UnGrouped">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_INTC_IF</spirit:name>
      <spirit:displayName>Has Interrupt Controller Interface</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_INTC_IF" spirit:order="10050" spirit:configGroups="1 NoDisplay">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Number_of_Horizontal_Taps</spirit:name>
      <spirit:displayName>Number Of Horizontal Taps</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Number_of_Horizontal_Taps" spirit:order="10100" spirit:configGroups="1 UnGrouped" spirit:minimum="2" spirit:maximum="12">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Number_of_Vertical_Taps</spirit:name>
      <spirit:displayName>Number Of Vertical Taps</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Number_of_Vertical_Taps" spirit:order="10200" spirit:configGroups="1 UnGrouped" spirit:minimum="2" spirit:maximum="12">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Number_of_Horizontal_Phases</spirit:name>
      <spirit:displayName>Number Of Horizontal Phases</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Number_of_Horizontal_Phases" spirit:order="20700" spirit:configGroups="2 UnGrouped" spirit:minimum="2" spirit:maximum="64">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Number_of_Vertical_Phases</spirit:name>
      <spirit:displayName>Number Of Vertical Phases</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Number_of_Vertical_Phases" spirit:order="20800" spirit:configGroups="2 UnGrouped" spirit:minimum="2" spirit:maximum="64">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Maximum_Number_of_Phases</spirit:name>
      <spirit:displayName>Maximum Number Of Phases</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Maximum_Number_of_Phases" spirit:order="103000" spirit:configGroups="1 UnGrouped" spirit:minimum="2" spirit:maximum="64">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Maximum_Number_of_Active_Pixels_per_Input_Line</spirit:name>
      <spirit:displayName>Maximum Number Of Active Pixels Per Input Line</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Maximum_Number_of_Active_Pixels_per_Input_Line" spirit:order="10400" spirit:configGroups="1 UnGrouped" spirit:minimum="32" spirit:maximum="4096">1280</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Maximum_Number_of_Active_Lines_per_Input_Frame</spirit:name>
      <spirit:displayName>Maximum Number Of Active Lines Per Input Frame</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Maximum_Number_of_Active_Lines_per_Input_Frame" spirit:order="10500" spirit:configGroups="1 UnGrouped" spirit:minimum="32" spirit:maximum="4096">1080</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Maximum_Number_of_Active_Pixels_per_Output_Line</spirit:name>
      <spirit:displayName>Maximum Number Of Active Pixels Per Output Line</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Maximum_Number_of_Active_Pixels_per_Output_Line" spirit:order="10600" spirit:configGroups="1 UnGrouped" spirit:minimum="32" spirit:maximum="4096">1920</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Maximum_Number_of_Active_Lines_per_Output_Frame</spirit:name>
      <spirit:displayName>Maximum Number Of Active Lines Per Output Frame</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Maximum_Number_of_Active_Lines_per_Output_Frame" spirit:order="10700" spirit:configGroups="1 UnGrouped" spirit:minimum="32" spirit:maximum="4096">1080</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Chroma_Format</spirit:name>
      <spirit:displayName>Chroma Format</spirit:displayName>
      <spirit:value spirit:format="string" spirit:resolve="user" spirit:id="PARAM_VALUE.Chroma_Format" spirit:choiceRef="choices_0" spirit:order="10800" spirit:configGroups="1 UnGrouped">4:2:2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>YC_Filter_Config</spirit:name>
      <spirit:displayName>Yc Filter Config</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.YC_Filter_Config" spirit:choiceRef="choices_1" spirit:order="11000" spirit:configGroups="1 UnGrouped">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Target_Core_Clk_Freq_MHz</spirit:name>
      <spirit:displayName>Target Core Clk Freq Mhz</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Target_Core_Clk_Freq_MHz" spirit:order="11100" spirit:configGroups="1 UnGrouped" spirit:minimum="0" spirit:maximum="550">170</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Target_Max_Frame_Rate</spirit:name>
      <spirit:displayName>Target Max Frame Rate</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Target_Max_Frame_Rate" spirit:order="11200" spirit:configGroups="1 UnGrouped" spirit:minimum="0" spirit:maximum="200">60</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Maximum_Number_of_Coefficient_Sets</spirit:name>
      <spirit:displayName>Maximum Number Of Coefficient Sets</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Maximum_Number_of_Coefficient_Sets" spirit:order="11500" spirit:configGroups="1 UnGrouped" spirit:minimum="1" spirit:maximum="16">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Init_Coef_Source</spirit:name>
      <spirit:displayName>Init Coef Source</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Init_Coef_Source" spirit:choiceRef="choices_2" spirit:order="11600" spirit:configGroups="1 UnGrouped">COE_File</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Coefficient_File</spirit:name>
      <spirit:displayName>Coefficient File</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Coefficient_File" spirit:order="11700" spirit:configGroups="1 UnGrouped">mycoefile_2.coe</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Separate_YC_Coefs</spirit:name>
      <spirit:displayName>Separate Yc Coefs</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.Separate_YC_Coefs" spirit:order="11300" spirit:configGroups="1 UnGrouped">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Separate_HV_Coefs</spirit:name>
      <spirit:displayName>Separate Hv Coefs</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.Separate_HV_Coefs" spirit:order="11400" spirit:configGroups="1 UnGrouped">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Auto_HSF</spirit:name>
      <spirit:displayName>Auto HSF</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.Auto_HSF" spirit:order="11401" spirit:configGroups="1 UnGrouped">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Auto_VSF</spirit:name>
      <spirit:displayName>Auto VSF</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.Auto_VSF" spirit:order="11402" spirit:configGroups="1 UnGrouped">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Manual_HSF</spirit:name>
      <spirit:displayName>Manual HSF</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Manual_HSF" spirit:order="20601" spirit:configGroups="2 UnGrouped" spirit:minimum="87382" spirit:maximum="12582912">1048576</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Manual_VSF</spirit:name>
      <spirit:displayName>Manual VSF</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Manual_VSF" spirit:order="20602" spirit:configGroups="2 UnGrouped" spirit:minimum="87382" spirit:maximum="12582912">1048576</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Aperture_Start_Pixel</spirit:name>
      <spirit:displayName>Aperture Start Pixel</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Aperture_Start_Pixel" spirit:order="20204" spirit:configGroups="2 Cropping" spirit:minimum="0" spirit:maximum="4063">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Aperture_End_Pixel</spirit:name>
      <spirit:displayName>Aperture End Pixel</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Aperture_End_Pixel" spirit:order="20205" spirit:configGroups="2 Cropping" spirit:minimum="31" spirit:maximum="4095">1279</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Aperture_Start_Line</spirit:name>
      <spirit:displayName>Aperture Start Line</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Aperture_Start_Line" spirit:order="20206" spirit:configGroups="2 Cropping" spirit:minimum="0" spirit:maximum="4063">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Aperture_End_Line</spirit:name>
      <spirit:displayName>Aperture End Line</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Aperture_End_Line" spirit:order="20207" spirit:configGroups="2 Cropping" spirit:minimum="31" spirit:maximum="4095">719</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Output_Horizontal_Size</spirit:name>
      <spirit:displayName>Output Horizontal Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Output_Horizontal_Size" spirit:order="20500" spirit:configGroups="2 UnGrouped" spirit:minimum="32" spirit:maximum="4096">1280</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Output_Vertical_Size</spirit:name>
      <spirit:displayName>Output Vertical Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Output_Vertical_Size" spirit:order="20600" spirit:configGroups="2 UnGrouped" spirit:minimum="32" spirit:maximum="4096">720</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Source_Vertical_Size</spirit:name>
      <spirit:displayName>Source Vertical Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Source_Vertical_Size" spirit:order="20100" spirit:configGroups="2 UnGrouped" spirit:minimum="32" spirit:maximum="4096">720</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Source_Horizontal_Size</spirit:name>
      <spirit:displayName>Source Horizontal Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Source_Horizontal_Size" spirit:order="20000" spirit:configGroups="2 UnGrouped" spirit:minimum="32" spirit:maximum="4096">1280</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>video_data_width</spirit:name>
      <spirit:displayName>Video Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.video_data_width" spirit:choiceRef="choices_3" spirit:order="10900" spirit:configGroups="1 UnGrouped">10</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex8</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtex8</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Video_&amp;_Image_Processing</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Video Scaler</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:licenseKeys>
        <xilinx:licenseKey>v_scaler@2012.06</xilinx:licenseKey>
      </xilinx:licenseKeys>
      <xilinx:paymentRequired>true</xilinx:paymentRequired>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:ip:v_scaler:7.01.a</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>xilinx.com:ip:v_scaler:8.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2013-12-02T19:29:02Z</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2013.4</xilinx:xilinxVersion>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
