[13:00:59.126] <TB3>     INFO: *** Welcome to pxar ***
[13:00:59.126] <TB3>     INFO: *** Today: 2016/08/16
[13:00:59.133] <TB3>     INFO: *** Version: b2a7-dirty
[13:00:59.133] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C15.dat
[13:00:59.134] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:00:59.134] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//defaultMaskFile.dat
[13:00:59.134] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters_C15.dat
[13:00:59.210] <TB3>     INFO:         clk: 4
[13:00:59.210] <TB3>     INFO:         ctr: 4
[13:00:59.210] <TB3>     INFO:         sda: 19
[13:00:59.210] <TB3>     INFO:         tin: 9
[13:00:59.210] <TB3>     INFO:         level: 15
[13:00:59.210] <TB3>     INFO:         triggerdelay: 0
[13:00:59.210] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:00:59.210] <TB3>     INFO: Log level: DEBUG
[13:00:59.218] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:00:59.227] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:00:59.230] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:00:59.233] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:01:00.798] <TB3>     INFO: DUT info: 
[13:01:00.798] <TB3>     INFO: The DUT currently contains the following objects:
[13:01:00.798] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:01:00.798] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:01:00.799] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:01:00.799] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:01:00.799] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.799] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:01:00.799] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:01:00.799] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:01:00.799] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:01:00.799] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:01:00.800] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:01:00.801] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:01:00.802] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:01:00.814] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29593600
[13:01:00.814] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xea63b0
[13:01:00.814] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xc7b770
[13:01:00.814] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6f51d94010
[13:01:00.814] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6f57fff510
[13:01:00.814] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29659136 fPxarMemory = 0x7f6f51d94010
[13:01:00.815] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[13:01:00.816] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 454.2mA
[13:01:00.816] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:01:00.816] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:01:01.217] <TB3>     INFO: enter 'restricted' command line mode
[13:01:01.217] <TB3>     INFO: enter test to run
[13:01:01.217] <TB3>     INFO:   test: FPIXTest no parameter change
[13:01:01.217] <TB3>     INFO:   running: fpixtest
[13:01:01.217] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:01:01.222] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:01:01.222] <TB3>     INFO: ######################################################################
[13:01:01.222] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:01:01.222] <TB3>     INFO: ######################################################################
[13:01:01.226] <TB3>     INFO: ######################################################################
[13:01:01.226] <TB3>     INFO: PixTestPretest::doTest()
[13:01:01.226] <TB3>     INFO: ######################################################################
[13:01:01.229] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:01.229] <TB3>     INFO:    PixTestPretest::programROC() 
[13:01:01.229] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:19.245] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:01:19.245] <TB3>     INFO: IA differences per ROC:  17.7 16.9 18.5 19.3 17.7 19.3 19.3 19.3 19.3 18.5 17.7 18.5 18.5 19.3 18.5 19.3
[13:01:19.314] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:19.314] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:01:19.314] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:20.567] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 3.2 mA
[13:01:21.068] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:01:21.570] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:01:22.072] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:01:22.573] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 0 mA
[13:01:23.075] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 3.2 mA
[13:01:23.577] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 0.8 mA
[13:01:24.079] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:01:24.580] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:01:25.082] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 3.2 mA
[13:01:25.584] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:01:26.085] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 3.2 mA
[13:01:26.587] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:01:27.089] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:01:27.591] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:01:28.092] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:01:28.346] <TB3>     INFO: Idig [mA/ROC]: 3.2 2.4 1.6 2.4 0.0 3.2 0.8 2.4 1.6 3.2 2.4 3.2 2.4 1.6 1.6 2.4 
[13:01:28.346] <TB3>     INFO: Test took 9035 ms.
[13:01:28.346] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:01:28.375] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:28.375] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:01:28.375] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:28.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 64.7812 mA
[13:01:28.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.0187 mA
[13:01:28.680] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  90 Ia 24.4188 mA
[13:01:28.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  89 Ia 24.4188 mA
[13:01:28.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  88 Ia 23.6188 mA
[13:01:28.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  90 Ia 24.4188 mA
[13:01:29.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  89 Ia 24.4188 mA
[13:01:29.183] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  88 Ia 24.4188 mA
[13:01:29.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  87 Ia 23.6188 mA
[13:01:29.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  89 Ia 24.4188 mA
[13:01:29.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  88 Ia 24.4188 mA
[13:01:29.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  87 Ia 23.6188 mA
[13:01:29.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  89 Ia 24.4188 mA
[13:01:29.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.2188 mA
[13:01:29.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  95 Ia 25.2188 mA
[13:01:29.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  89 Ia 23.6188 mA
[13:01:30.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  91 Ia 24.4188 mA
[13:01:30.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  90 Ia 23.6188 mA
[13:01:30.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  92 Ia 24.4188 mA
[13:01:30.394] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  91 Ia 24.4188 mA
[13:01:30.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  90 Ia 24.4188 mA
[13:01:30.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  89 Ia 23.6188 mA
[13:01:30.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  91 Ia 24.4188 mA
[13:01:30.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  90 Ia 24.4188 mA
[13:01:30.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  89 Ia 23.6188 mA
[13:01:30.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.8187 mA
[13:01:31.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  85 Ia 24.4188 mA
[13:01:31.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  84 Ia 24.4188 mA
[13:01:31.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  83 Ia 24.4188 mA
[13:01:31.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  82 Ia 23.6188 mA
[13:01:31.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  84 Ia 24.4188 mA
[13:01:31.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  83 Ia 23.6188 mA
[13:01:31.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  85 Ia 24.4188 mA
[13:01:31.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  84 Ia 24.4188 mA
[13:01:31.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  83 Ia 24.4188 mA
[13:01:32.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  82 Ia 24.4188 mA
[13:01:32.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  81 Ia 23.6188 mA
[13:01:32.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.6188 mA
[13:01:32.314] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  80 Ia 24.4188 mA
[13:01:32.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  79 Ia 24.4188 mA
[13:01:32.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  78 Ia 23.6188 mA
[13:01:32.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  80 Ia 24.4188 mA
[13:01:32.717] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  79 Ia 24.4188 mA
[13:01:32.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  78 Ia 23.6188 mA
[13:01:32.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  80 Ia 25.2188 mA
[13:01:33.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  74 Ia 22.8187 mA
[13:01:33.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  81 Ia 25.2188 mA
[13:01:33.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  75 Ia 22.8187 mA
[13:01:33.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  82 Ia 25.2188 mA
[13:01:33.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.8187 mA
[13:01:33.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  85 Ia 24.4188 mA
[13:01:33.626] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  84 Ia 24.4188 mA
[13:01:33.727] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  83 Ia 24.4188 mA
[13:01:33.828] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  82 Ia 23.6188 mA
[13:01:33.929] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  84 Ia 24.4188 mA
[13:01:34.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 23.6188 mA
[13:01:34.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  85 Ia 24.4188 mA
[13:01:34.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  84 Ia 24.4188 mA
[13:01:34.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  83 Ia 23.6188 mA
[13:01:34.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  85 Ia 24.4188 mA
[13:01:34.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  84 Ia 24.4188 mA
[13:01:34.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.6188 mA
[13:01:34.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  80 Ia 24.4188 mA
[13:01:34.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  79 Ia 23.6188 mA
[13:01:34.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  81 Ia 25.2188 mA
[13:01:35.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  75 Ia 22.8187 mA
[13:01:35.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  82 Ia 25.2188 mA
[13:01:35.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  76 Ia 22.8187 mA
[13:01:35.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  83 Ia 25.2188 mA
[13:01:35.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  77 Ia 22.8187 mA
[13:01:35.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  84 Ia 26.0188 mA
[13:01:35.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  73 Ia 22.8187 mA
[13:01:35.745] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  80 Ia 24.4188 mA
[13:01:35.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.6188 mA
[13:01:35.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  80 Ia 24.4188 mA
[13:01:36.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  79 Ia 23.6188 mA
[13:01:36.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  81 Ia 25.2188 mA
[13:01:36.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  75 Ia 22.8187 mA
[13:01:36.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  82 Ia 25.2188 mA
[13:01:36.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  76 Ia 22.8187 mA
[13:01:36.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  83 Ia 25.2188 mA
[13:01:36.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  77 Ia 22.8187 mA
[13:01:36.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  84 Ia 25.2188 mA
[13:01:36.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  78 Ia 23.6188 mA
[13:01:36.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  80 Ia 24.4188 mA
[13:01:37.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.6188 mA
[13:01:37.157] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  80 Ia 24.4188 mA
[13:01:37.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  79 Ia 23.6188 mA
[13:01:37.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  81 Ia 24.4188 mA
[13:01:37.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  80 Ia 24.4188 mA
[13:01:37.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  79 Ia 23.6188 mA
[13:01:37.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  81 Ia 24.4188 mA
[13:01:37.763] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  80 Ia 24.4188 mA
[13:01:37.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  79 Ia 23.6188 mA
[13:01:37.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  81 Ia 24.4188 mA
[13:01:38.065] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  80 Ia 24.4188 mA
[13:01:38.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  79 Ia 23.6188 mA
[13:01:38.267] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.6188 mA
[13:01:38.368] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  80 Ia 24.4188 mA
[13:01:38.469] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  79 Ia 23.6188 mA
[13:01:38.569] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  81 Ia 24.4188 mA
[13:01:38.671] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  80 Ia 24.4188 mA
[13:01:38.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  79 Ia 23.6188 mA
[13:01:38.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  81 Ia 24.4188 mA
[13:01:38.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  80 Ia 24.4188 mA
[13:01:39.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  79 Ia 23.6188 mA
[13:01:39.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  81 Ia 24.4188 mA
[13:01:39.276] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  80 Ia 24.4188 mA
[13:01:39.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  79 Ia 23.6188 mA
[13:01:39.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.6188 mA
[13:01:39.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  80 Ia 24.4188 mA
[13:01:39.680] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  79 Ia 23.6188 mA
[13:01:39.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  81 Ia 24.4188 mA
[13:01:39.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  80 Ia 24.4188 mA
[13:01:39.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 23.6188 mA
[13:01:40.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  81 Ia 24.4188 mA
[13:01:40.183] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  80 Ia 24.4188 mA
[13:01:40.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  79 Ia 23.6188 mA
[13:01:40.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  81 Ia 24.4188 mA
[13:01:40.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  80 Ia 23.6188 mA
[13:01:40.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  82 Ia 24.4188 mA
[13:01:40.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.0187 mA
[13:01:40.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  90 Ia 24.4188 mA
[13:01:40.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  89 Ia 24.4188 mA
[13:01:40.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  88 Ia 24.4188 mA
[13:01:41.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  87 Ia 24.4188 mA
[13:01:41.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  86 Ia 24.4188 mA
[13:01:41.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  85 Ia 23.6188 mA
[13:01:41.394] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  87 Ia 24.4188 mA
[13:01:41.494] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  86 Ia 23.6188 mA
[13:01:41.595] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  88 Ia 23.6188 mA
[13:01:41.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  90 Ia 24.4188 mA
[13:01:41.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  89 Ia 24.4188 mA
[13:01:41.898] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.8187 mA
[13:01:41.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  85 Ia 24.4188 mA
[13:01:42.099] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  84 Ia 24.4188 mA
[13:01:42.200] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  83 Ia 24.4188 mA
[13:01:42.301] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  82 Ia 23.6188 mA
[13:01:42.402] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  84 Ia 24.4188 mA
[13:01:42.503] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  83 Ia 23.6188 mA
[13:01:42.604] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  85 Ia 24.4188 mA
[13:01:42.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  84 Ia 24.4188 mA
[13:01:42.805] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  83 Ia 24.4188 mA
[13:01:42.906] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  82 Ia 23.6188 mA
[13:01:43.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  84 Ia 24.4188 mA
[13:01:43.108] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.8187 mA
[13:01:43.209] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  85 Ia 24.4188 mA
[13:01:43.310] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  84 Ia 24.4188 mA
[13:01:43.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  83 Ia 23.6188 mA
[13:01:43.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  85 Ia 24.4188 mA
[13:01:43.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  84 Ia 24.4188 mA
[13:01:43.719] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  83 Ia 23.6188 mA
[13:01:43.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  85 Ia 24.4188 mA
[13:01:43.921] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  84 Ia 24.4188 mA
[13:01:44.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  83 Ia 23.6188 mA
[13:01:44.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  85 Ia 24.4188 mA
[13:01:44.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  84 Ia 24.4188 mA
[13:01:44.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.6188 mA
[13:01:44.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  80 Ia 24.4188 mA
[13:01:44.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  79 Ia 24.4188 mA
[13:01:44.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  78 Ia 23.6188 mA
[13:01:44.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  80 Ia 24.4188 mA
[13:01:44.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  79 Ia 23.6188 mA
[13:01:44.932] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  81 Ia 24.4188 mA
[13:01:45.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  80 Ia 24.4188 mA
[13:01:45.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  79 Ia 23.6188 mA
[13:01:45.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  81 Ia 25.2188 mA
[13:01:45.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  75 Ia 22.8187 mA
[13:01:45.436] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  82 Ia 25.2188 mA
[13:01:45.537] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.8187 mA
[13:01:45.638] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  85 Ia 24.4188 mA
[13:01:45.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  84 Ia 24.4188 mA
[13:01:45.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  83 Ia 24.4188 mA
[13:01:45.940] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  82 Ia 23.6188 mA
[13:01:46.041] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  84 Ia 24.4188 mA
[13:01:46.142] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  83 Ia 24.4188 mA
[13:01:46.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  82 Ia 23.6188 mA
[13:01:46.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  84 Ia 24.4188 mA
[13:01:46.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  83 Ia 23.6188 mA
[13:01:46.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  85 Ia 24.4188 mA
[13:01:46.646] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  84 Ia 24.4188 mA
[13:01:46.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.6188 mA
[13:01:46.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 24.4188 mA
[13:01:46.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 24.4188 mA
[13:01:47.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  78 Ia 24.4188 mA
[13:01:47.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  77 Ia 23.6188 mA
[13:01:47.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  79 Ia 24.4188 mA
[13:01:47.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  78 Ia 24.4188 mA
[13:01:47.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  77 Ia 23.6188 mA
[13:01:47.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  79 Ia 24.4188 mA
[13:01:47.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  78 Ia 24.4188 mA
[13:01:47.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  77 Ia 23.6188 mA
[13:01:47.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  79 Ia 24.4188 mA
[13:01:47.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  89
[13:01:47.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  89
[13:01:47.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  81
[13:01:47.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  82
[13:01:47.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  84
[13:01:47.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  80
[13:01:47.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[13:01:47.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[13:01:47.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  79
[13:01:47.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  82
[13:01:47.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  89
[13:01:47.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  84
[13:01:47.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  84
[13:01:47.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[13:01:47.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  84
[13:01:47.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  79
[13:01:49.712] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[13:01:49.712] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.9  20.1  20.1  20.1  19.3  19.3  20.1  20.1  19.3  20.1  20.9  20.1  20.1
[13:01:49.749] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:49.749] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:01:49.749] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:49.884] <TB3>     INFO: Expecting 231680 events.
[13:01:58.186] <TB3>     INFO: 231680 events read in total (7584ms).
[13:01:58.331] <TB3>     INFO: Test took 8580ms.
[13:01:58.534] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 113 and Delta(CalDel) = 60
[13:01:58.540] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:01:58.544] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:01:58.547] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 112 and Delta(CalDel) = 61
[13:01:58.553] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:01:58.556] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 64
[13:01:58.559] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 97 and Delta(CalDel) = 59
[13:01:58.563] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 82 and Delta(CalDel) = 63
[13:01:58.567] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:01:58.571] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:01:58.575] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 108 and Delta(CalDel) = 63
[13:01:58.579] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:01:58.582] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 60
[13:01:58.586] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 109 and Delta(CalDel) = 60
[13:01:58.590] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:01:58.593] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 102 and Delta(CalDel) = 61
[13:01:58.635] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:01:58.666] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:58.666] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:01:58.666] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:58.802] <TB3>     INFO: Expecting 231680 events.
[13:02:07.095] <TB3>     INFO: 231680 events read in total (7578ms).
[13:02:07.100] <TB3>     INFO: Test took 8430ms.
[13:02:07.123] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[13:02:07.436] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31.5
[13:02:07.441] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31.5
[13:02:07.444] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[13:02:07.449] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 31
[13:02:07.452] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32
[13:02:07.456] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 30
[13:02:07.460] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 32
[13:02:07.464] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[13:02:07.468] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[13:02:07.471] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30
[13:02:07.475] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[13:02:07.479] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[13:02:07.482] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 29
[13:02:07.486] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:02:07.490] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[13:02:07.528] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:02:07.528] <TB3>     INFO: CalDel:      113   127   128   138   134   145   110   136   115   134   135   141   119   118   128   132
[13:02:07.528] <TB3>     INFO: VthrComp:     52    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:02:07.532] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C0.dat
[13:02:07.532] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C1.dat
[13:02:07.533] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C2.dat
[13:02:07.533] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C3.dat
[13:02:07.533] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C4.dat
[13:02:07.533] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C5.dat
[13:02:07.533] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C6.dat
[13:02:07.533] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C7.dat
[13:02:07.533] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C8.dat
[13:02:07.533] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C9.dat
[13:02:07.533] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C10.dat
[13:02:07.534] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C11.dat
[13:02:07.534] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C12.dat
[13:02:07.534] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C13.dat
[13:02:07.534] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C14.dat
[13:02:07.534] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters_C15.dat
[13:02:07.534] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:02:07.534] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:02:07.534] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:02:07.534] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:02:07.619] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:02:07.619] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:02:07.619] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:02:07.619] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:02:07.622] <TB3>     INFO: ######################################################################
[13:02:07.622] <TB3>     INFO: PixTestTiming::doTest()
[13:02:07.622] <TB3>     INFO: ######################################################################
[13:02:07.623] <TB3>     INFO:    ----------------------------------------------------------------------
[13:02:07.623] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:02:07.623] <TB3>     INFO:    ----------------------------------------------------------------------
[13:02:07.623] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:02:14.408] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:02:16.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:02:18.955] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:02:21.228] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:02:23.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:02:25.774] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:02:28.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:02:30.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:02:37.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:02:40.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:02:42.412] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:02:44.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:02:46.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:02:49.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:02:51.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:02:53.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:03:09.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:03:10.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:03:12.239] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:03:13.758] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:03:15.653] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:03:17.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:03:19.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:03:20.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:03:24.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:03:26.547] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:03:29.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:03:31.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:03:36.939] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:03:39.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:03:42.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:03:45.058] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:03:46.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:03:48.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:03:49.997] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:03:51.517] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:03:58.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:04:00.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:04:01.552] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:04:03.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:04:06.478] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:04:08.751] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:04:11.029] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:04:13.303] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:04:19.993] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:04:22.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:04:24.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:04:26.814] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:04:31.827] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:04:34.101] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:04:36.374] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:04:38.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:04:46.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:04:48.378] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:04:50.653] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:04:52.927] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:04:58.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:05:00.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:05:02.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:05:05.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:05:10.353] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:05:12.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:05:14.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:05:17.174] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:05:24.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:05:27.262] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:05:29.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:05:31.809] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:05:34.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:05:36.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:05:38.630] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:05:40.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:05:48.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:05:50.712] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:05:52.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:05:55.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:05:57.534] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:05:59.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:06:02.082] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:06:04.357] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:06:11.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:06:14.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:06:16.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:06:17.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:06:19.854] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:06:22.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:06:23.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:06:25.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:06:33.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:06:45.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:06:58.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:07:10.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:07:13.758] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:07:26.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:07:38.574] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:07:50.971] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:07:59.825] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:08:01.345] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:08:02.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:08:04.389] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:08:10.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:08:11.568] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:08:13.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:08:14.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:08:23.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:08:26.113] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:08:28.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:08:30.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:08:36.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:08:38.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:08:40.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:08:42.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:09:01.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:09:03.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:09:05.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:09:08.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:09:11.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:09:14.059] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:09:16.334] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:09:18.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:09:26.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:09:28.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:09:30.692] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:09:32.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:09:44.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:09:46.811] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:09:49.084] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:09:51.742] <TB3>     INFO: TBM Phase Settings: 232
[13:09:51.742] <TB3>     INFO: 400MHz Phase: 2
[13:09:51.742] <TB3>     INFO: 160MHz Phase: 7
[13:09:51.742] <TB3>     INFO: Functional Phase Area: 3
[13:09:51.747] <TB3>     INFO: Test took 464124 ms.
[13:09:51.747] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:09:51.747] <TB3>     INFO:    ----------------------------------------------------------------------
[13:09:51.747] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:09:51.748] <TB3>     INFO:    ----------------------------------------------------------------------
[13:09:51.748] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:09:52.891] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:09:56.292] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:09:59.692] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:10:03.091] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:10:06.491] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:10:09.890] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:10:13.290] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:10:14.811] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:10:16.330] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:10:17.850] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:10:19.370] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:10:20.889] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:10:22.409] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:10:23.928] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:10:25.448] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:10:26.969] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:10:28.488] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:10:30.008] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:10:32.282] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:10:34.559] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:10:36.832] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:10:39.105] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:10:41.379] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:10:42.899] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:10:44.419] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:10:45.939] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:10:48.213] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:10:50.487] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:10:52.760] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:10:55.033] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:10:57.306] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:10:58.827] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:11:00.346] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:11:01.866] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:11:04.140] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:11:06.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:11:08.688] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:11:10.962] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:11:13.235] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:11:14.755] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:11:16.275] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:11:17.795] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:11:20.068] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:11:22.342] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:11:24.615] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:11:26.888] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:11:29.164] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:11:30.684] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:11:32.203] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:11:33.723] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:11:35.997] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:11:38.271] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:11:40.545] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:11:42.825] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:11:45.097] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:11:46.618] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:11:48.137] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:11:49.657] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:11:51.178] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:11:52.698] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:11:54.223] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:11:55.742] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:11:57.262] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:11:59.165] <TB3>     INFO: ROC Delay Settings: 228
[13:11:59.165] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:11:59.165] <TB3>     INFO: ROC Port 0 Delay: 4
[13:11:59.166] <TB3>     INFO: ROC Port 1 Delay: 4
[13:11:59.166] <TB3>     INFO: Functional ROC Area: 5
[13:11:59.170] <TB3>     INFO: Test took 127423 ms.
[13:11:59.170] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:11:59.170] <TB3>     INFO:    ----------------------------------------------------------------------
[13:11:59.170] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:11:59.170] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:00.309] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4068 4068 4068 4069 4068 4068 4068 4069 e062 c000 a101 80c0 4068 4068 4069 4069 4068 4068 4069 406b e062 c000 
[13:12:00.309] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4068 4068 4068 4068 4068 4069 4068 4068 e022 c000 a102 8000 4069 4069 406b 4069 4069 4069 406b 4069 e022 c000 
[13:12:00.309] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4068 4068 4068 4068 4068 4069 4068 4068 e022 c000 a103 8040 406b 406b 4069 4068 406b 406b 4069 4069 e022 c000 
[13:12:00.309] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:12:14.613] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:14.613] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:12:28.769] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:28.769] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:12:43.114] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:43.114] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:12:57.468] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:57.468] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:13:11.524] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:11.526] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:13:25.689] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:25.689] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:13:39.850] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:39.850] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:13:53.927] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:53.927] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:14:07.991] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:07.991] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:14:22.241] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:22.619] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:22.632] <TB3>     INFO: Decoding statistics:
[13:14:22.632] <TB3>     INFO:   General information:
[13:14:22.632] <TB3>     INFO: 	 16bit words read:         240000000
[13:14:22.632] <TB3>     INFO: 	 valid events total:       20000000
[13:14:22.632] <TB3>     INFO: 	 empty events:             20000000
[13:14:22.632] <TB3>     INFO: 	 valid events with pixels: 0
[13:14:22.632] <TB3>     INFO: 	 valid pixel hits:         0
[13:14:22.632] <TB3>     INFO:   Event errors: 	           0
[13:14:22.632] <TB3>     INFO: 	 start marker:             0
[13:14:22.632] <TB3>     INFO: 	 stop marker:              0
[13:14:22.632] <TB3>     INFO: 	 overflow:                 0
[13:14:22.632] <TB3>     INFO: 	 invalid 5bit words:       0
[13:14:22.632] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:14:22.632] <TB3>     INFO:   TBM errors: 		           0
[13:14:22.632] <TB3>     INFO: 	 flawed TBM headers:       0
[13:14:22.632] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:14:22.632] <TB3>     INFO: 	 event ID mismatches:      0
[13:14:22.632] <TB3>     INFO:   ROC errors: 		           0
[13:14:22.632] <TB3>     INFO: 	 missing ROC header(s):    0
[13:14:22.632] <TB3>     INFO: 	 misplaced readback start: 0
[13:14:22.632] <TB3>     INFO:   Pixel decoding errors:	   0
[13:14:22.632] <TB3>     INFO: 	 pixel data incomplete:    0
[13:14:22.632] <TB3>     INFO: 	 pixel address:            0
[13:14:22.632] <TB3>     INFO: 	 pulse height fill bit:    0
[13:14:22.632] <TB3>     INFO: 	 buffer corruption:        0
[13:14:22.632] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:22.632] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:14:22.632] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:22.632] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:22.632] <TB3>     INFO:    Read back bit status: 1
[13:14:22.632] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:22.632] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:22.632] <TB3>     INFO:    Timings are good!
[13:14:22.632] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:22.632] <TB3>     INFO: Test took 143462 ms.
[13:14:22.632] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:14:22.632] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:14:22.632] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:14:22.633] <TB3>     INFO: PixTestTiming::doTest took 735014 ms.
[13:14:22.633] <TB3>     INFO: PixTestTiming::doTest() done
[13:14:22.633] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:14:22.633] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:14:22.633] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:14:22.633] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:14:22.633] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:14:22.633] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:14:22.634] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:14:22.985] <TB3>     INFO: ######################################################################
[13:14:22.985] <TB3>     INFO: PixTestAlive::doTest()
[13:14:22.985] <TB3>     INFO: ######################################################################
[13:14:22.988] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:22.988] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:14:22.988] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:22.989] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:14:23.334] <TB3>     INFO: Expecting 41600 events.
[13:14:27.409] <TB3>     INFO: 41600 events read in total (3360ms).
[13:14:27.410] <TB3>     INFO: Test took 4421ms.
[13:14:27.418] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:27.418] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:14:27.418] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:14:27.794] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:14:27.794] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[13:14:27.794] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[13:14:27.798] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:27.798] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:14:27.798] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:27.799] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:14:28.149] <TB3>     INFO: Expecting 41600 events.
[13:14:31.112] <TB3>     INFO: 41600 events read in total (2248ms).
[13:14:31.112] <TB3>     INFO: Test took 3313ms.
[13:14:31.112] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:31.112] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:14:31.112] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:14:31.113] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:14:31.519] <TB3>     INFO: PixTestAlive::maskTest() done
[13:14:31.519] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:14:31.523] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:31.523] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:14:31.523] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:31.525] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:14:31.873] <TB3>     INFO: Expecting 41600 events.
[13:14:35.945] <TB3>     INFO: 41600 events read in total (3357ms).
[13:14:35.946] <TB3>     INFO: Test took 4421ms.
[13:14:35.954] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:35.954] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:14:35.954] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:14:36.332] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:14:36.332] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:14:36.332] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:14:36.332] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:14:36.341] <TB3>     INFO: ######################################################################
[13:14:36.341] <TB3>     INFO: PixTestTrim::doTest()
[13:14:36.341] <TB3>     INFO: ######################################################################
[13:14:36.344] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:36.344] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:14:36.344] <TB3>     INFO:    ----------------------------------------------------------------------
[13:14:36.423] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:14:36.423] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:14:36.486] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:14:36.486] <TB3>     INFO:     run 1 of 1
[13:14:36.486] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:36.832] <TB3>     INFO: Expecting 5025280 events.
[13:15:21.190] <TB3>     INFO: 1425056 events read in total (43643ms).
[13:16:05.777] <TB3>     INFO: 2837264 events read in total (88230ms).
[13:16:51.050] <TB3>     INFO: 4261512 events read in total (133503ms).
[13:17:15.221] <TB3>     INFO: 5025280 events read in total (157674ms).
[13:17:15.261] <TB3>     INFO: Test took 158775ms.
[13:17:15.315] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:15.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:16.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:18.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:19.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:20.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:17:22.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:17:23.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:17:24.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:17:26.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:17:27.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:17:28.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:17:30.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:17:31.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:17:32.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:17:34.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:17:35.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:17:37.017] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233582592
[13:17:37.021] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.821 minThrLimit = 103.758 minThrNLimit = 128.171 -> result = 103.821 -> 103
[13:17:37.021] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3901 minThrLimit = 95.3655 minThrNLimit = 112.947 -> result = 95.3901 -> 95
[13:17:37.022] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.682 minThrLimit = 93.6503 minThrNLimit = 112.808 -> result = 93.682 -> 93
[13:17:37.022] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.893 minThrLimit = 103.771 minThrNLimit = 129.975 -> result = 103.893 -> 103
[13:17:37.023] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6309 minThrLimit = 92.5992 minThrNLimit = 115.958 -> result = 92.6309 -> 92
[13:17:37.023] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.054 minThrLimit = 100.992 minThrNLimit = 120.994 -> result = 101.054 -> 101
[13:17:37.024] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3543 minThrLimit = 96.3479 minThrNLimit = 121.104 -> result = 96.3543 -> 96
[13:17:37.024] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9901 minThrLimit = 99.9851 minThrNLimit = 117.67 -> result = 99.9901 -> 99
[13:17:37.025] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7343 minThrLimit = 95.7335 minThrNLimit = 118.773 -> result = 95.7343 -> 95
[13:17:37.025] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8105 minThrLimit = 91.7895 minThrNLimit = 111.064 -> result = 91.8105 -> 91
[13:17:37.026] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0299 minThrLimit = 91.0144 minThrNLimit = 112.495 -> result = 91.0299 -> 91
[13:17:37.026] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7506 minThrLimit = 90.7447 minThrNLimit = 108.535 -> result = 90.7506 -> 90
[13:17:37.026] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.305 minThrLimit = 104.262 minThrNLimit = 129.349 -> result = 104.305 -> 104
[13:17:37.027] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.978 minThrLimit = 110.953 minThrNLimit = 138.303 -> result = 110.978 -> 110
[13:17:37.027] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8902 minThrLimit = 95.8385 minThrNLimit = 114.636 -> result = 95.8902 -> 95
[13:17:37.028] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.411 minThrLimit = 100.406 minThrNLimit = 119.839 -> result = 100.411 -> 100
[13:17:37.028] <TB3>     INFO: ROC 0 VthrComp = 103
[13:17:37.028] <TB3>     INFO: ROC 1 VthrComp = 95
[13:17:37.028] <TB3>     INFO: ROC 2 VthrComp = 93
[13:17:37.028] <TB3>     INFO: ROC 3 VthrComp = 103
[13:17:37.028] <TB3>     INFO: ROC 4 VthrComp = 92
[13:17:37.029] <TB3>     INFO: ROC 5 VthrComp = 101
[13:17:37.029] <TB3>     INFO: ROC 6 VthrComp = 96
[13:17:37.029] <TB3>     INFO: ROC 7 VthrComp = 99
[13:17:37.029] <TB3>     INFO: ROC 8 VthrComp = 95
[13:17:37.029] <TB3>     INFO: ROC 9 VthrComp = 91
[13:17:37.029] <TB3>     INFO: ROC 10 VthrComp = 91
[13:17:37.029] <TB3>     INFO: ROC 11 VthrComp = 90
[13:17:37.030] <TB3>     INFO: ROC 12 VthrComp = 104
[13:17:37.030] <TB3>     INFO: ROC 13 VthrComp = 110
[13:17:37.030] <TB3>     INFO: ROC 14 VthrComp = 95
[13:17:37.030] <TB3>     INFO: ROC 15 VthrComp = 100
[13:17:37.030] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:17:37.030] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:17:37.050] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:17:37.050] <TB3>     INFO:     run 1 of 1
[13:17:37.050] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:17:37.393] <TB3>     INFO: Expecting 5025280 events.
[13:18:13.467] <TB3>     INFO: 890712 events read in total (35360ms).
[13:18:47.971] <TB3>     INFO: 1779424 events read in total (69864ms).
[13:19:23.019] <TB3>     INFO: 2667064 events read in total (104913ms).
[13:19:58.231] <TB3>     INFO: 3546016 events read in total (140124ms).
[13:20:33.540] <TB3>     INFO: 4419648 events read in total (175434ms).
[13:20:58.006] <TB3>     INFO: 5025280 events read in total (199899ms).
[13:20:58.081] <TB3>     INFO: Test took 201032ms.
[13:20:58.258] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:58.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:21:00.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:21:01.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:21:03.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:21:05.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:21:06.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:21:08.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:21:09.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:21:11.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:21:12.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:21:14.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:21:16.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:21:17.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:21:19.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:21:21.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:21:22.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:21:24.279] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252076032
[13:21:24.282] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.8643 for pixel 6/8 mean/min/max = 46.3426/32.7455/59.9397
[13:21:24.283] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.1245 for pixel 6/0 mean/min/max = 46.0814/32.9537/59.2092
[13:21:24.283] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.4531 for pixel 26/12 mean/min/max = 47.0339/32.5058/61.5621
[13:21:24.283] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 62.593 for pixel 0/12 mean/min/max = 47.656/32.4891/62.8229
[13:21:24.284] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.6963 for pixel 8/18 mean/min/max = 45.593/33.4218/57.7642
[13:21:24.284] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.3406 for pixel 8/2 mean/min/max = 46.3546/32.161/60.5482
[13:21:24.284] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.2267 for pixel 1/4 mean/min/max = 45.9311/31.5496/60.3126
[13:21:24.285] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.801 for pixel 7/0 mean/min/max = 45.1161/32.2512/57.9809
[13:21:24.285] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.0335 for pixel 17/67 mean/min/max = 44.9164/33.7428/56.09
[13:21:24.285] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.5557 for pixel 11/3 mean/min/max = 46.3979/34.2242/58.5716
[13:21:24.286] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.1579 for pixel 19/7 mean/min/max = 45.7529/33.2987/58.207
[13:21:24.286] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 65.1446 for pixel 0/5 mean/min/max = 48.8777/32.5001/65.2553
[13:21:24.286] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.5254 for pixel 18/79 mean/min/max = 45.6483/34.5631/56.7336
[13:21:24.287] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.9718 for pixel 0/15 mean/min/max = 46.7265/35.4557/57.9973
[13:21:24.287] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.8959 for pixel 0/51 mean/min/max = 46.2614/32.5144/60.0084
[13:21:24.287] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.4126 for pixel 19/9 mean/min/max = 44.4429/31.9183/56.9674
[13:21:24.288] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:24.426] <TB3>     INFO: Expecting 411648 events.
[13:21:32.095] <TB3>     INFO: 411648 events read in total (6954ms).
[13:21:32.101] <TB3>     INFO: Expecting 411648 events.
[13:21:39.673] <TB3>     INFO: 411648 events read in total (6905ms).
[13:21:39.684] <TB3>     INFO: Expecting 411648 events.
[13:21:47.324] <TB3>     INFO: 411648 events read in total (6975ms).
[13:21:47.337] <TB3>     INFO: Expecting 411648 events.
[13:21:54.966] <TB3>     INFO: 411648 events read in total (6974ms).
[13:21:54.980] <TB3>     INFO: Expecting 411648 events.
[13:22:02.575] <TB3>     INFO: 411648 events read in total (6940ms).
[13:22:02.591] <TB3>     INFO: Expecting 411648 events.
[13:22:10.090] <TB3>     INFO: 411648 events read in total (6846ms).
[13:22:10.109] <TB3>     INFO: Expecting 411648 events.
[13:22:17.557] <TB3>     INFO: 411648 events read in total (6795ms).
[13:22:17.578] <TB3>     INFO: Expecting 411648 events.
[13:22:24.967] <TB3>     INFO: 411648 events read in total (6738ms).
[13:22:24.989] <TB3>     INFO: Expecting 411648 events.
[13:22:32.574] <TB3>     INFO: 411648 events read in total (6927ms).
[13:22:32.600] <TB3>     INFO: Expecting 411648 events.
[13:22:40.221] <TB3>     INFO: 411648 events read in total (6970ms).
[13:22:40.249] <TB3>     INFO: Expecting 411648 events.
[13:22:47.869] <TB3>     INFO: 411648 events read in total (6972ms).
[13:22:47.900] <TB3>     INFO: Expecting 411648 events.
[13:22:55.505] <TB3>     INFO: 411648 events read in total (6967ms).
[13:22:55.536] <TB3>     INFO: Expecting 411648 events.
[13:23:03.216] <TB3>     INFO: 411648 events read in total (7035ms).
[13:23:03.250] <TB3>     INFO: Expecting 411648 events.
[13:23:10.975] <TB3>     INFO: 411648 events read in total (7086ms).
[13:23:11.011] <TB3>     INFO: Expecting 411648 events.
[13:23:18.568] <TB3>     INFO: 411648 events read in total (6922ms).
[13:23:18.666] <TB3>     INFO: Expecting 411648 events.
[13:23:26.178] <TB3>     INFO: 411648 events read in total (6935ms).
[13:23:26.218] <TB3>     INFO: Test took 121930ms.
[13:23:26.714] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2359 < 35 for itrim = 103; old thr = 34.7015 ... break
[13:23:26.740] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1456 < 35 for itrim+1 = 95; old thr = 34.9821 ... break
[13:23:26.774] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5664 < 35 for itrim = 117; old thr = 33.8439 ... break
[13:23:26.807] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 122; old thr = 34.7391 ... break
[13:23:26.845] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5414 < 35 for itrim = 108; old thr = 33.9975 ... break
[13:23:26.877] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.527 < 35 for itrim+1 = 117; old thr = 34.6094 ... break
[13:23:26.916] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3366 < 35 for itrim+1 = 109; old thr = 34.9215 ... break
[13:23:26.940] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6664 < 35 for itrim+1 = 86; old thr = 34.5768 ... break
[13:23:26.970] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1438 < 35 for itrim = 92; old thr = 34.3985 ... break
[13:23:26.998] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5815 < 35 for itrim+1 = 94; old thr = 34.489 ... break
[13:23:27.033] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2827 < 35 for itrim+1 = 101; old thr = 34.9396 ... break
[13:23:27.059] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3418 < 35 for itrim = 119; old thr = 33.5975 ... break
[13:23:27.092] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3993 < 35 for itrim = 98; old thr = 34.431 ... break
[13:23:27.129] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0603 < 35 for itrim = 112; old thr = 34.6564 ... break
[13:23:27.153] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1772 < 35 for itrim = 100; old thr = 34.671 ... break
[13:23:27.185] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5321 < 35 for itrim+1 = 94; old thr = 34.9608 ... break
[13:23:27.262] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:23:27.272] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:23:27.273] <TB3>     INFO:     run 1 of 1
[13:23:27.273] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:27.620] <TB3>     INFO: Expecting 5025280 events.
[13:24:03.217] <TB3>     INFO: 872832 events read in total (34882ms).
[13:24:37.991] <TB3>     INFO: 1743448 events read in total (69656ms).
[13:25:12.876] <TB3>     INFO: 2613504 events read in total (104541ms).
[13:25:47.889] <TB3>     INFO: 3472392 events read in total (139554ms).
[13:26:22.775] <TB3>     INFO: 4326704 events read in total (174440ms).
[13:26:51.306] <TB3>     INFO: 5025280 events read in total (202971ms).
[13:26:51.391] <TB3>     INFO: Test took 204118ms.
[13:26:51.580] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:51.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:53.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:55.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:56.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:58.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:59.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:01.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:03.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:04.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:06.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:07.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:09.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:27:11.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:27:12.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:27:14.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:27:15.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:27:17.484] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254652416
[13:27:17.486] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.595847 .. 52.251490
[13:27:17.562] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 62 (-1/-1) hits flags = 528 (plus default)
[13:27:17.573] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:27:17.573] <TB3>     INFO:     run 1 of 1
[13:27:17.573] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:17.916] <TB3>     INFO: Expecting 1930240 events.
[13:27:57.975] <TB3>     INFO: 1108792 events read in total (39344ms).
[13:28:26.997] <TB3>     INFO: 1930240 events read in total (68366ms).
[13:28:27.020] <TB3>     INFO: Test took 69448ms.
[13:28:27.066] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:27.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:28.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:29.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:30.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:31.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:32.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:33.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:34.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:35.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:36.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:37.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:38.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:39.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:40.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:41.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:42.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:43.432] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230064128
[13:28:43.515] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.470146 .. 45.756466
[13:28:43.590] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:28:43.601] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:28:43.601] <TB3>     INFO:     run 1 of 1
[13:28:43.601] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:43.944] <TB3>     INFO: Expecting 1730560 events.
[13:29:25.676] <TB3>     INFO: 1175800 events read in total (41017ms).
[13:29:45.419] <TB3>     INFO: 1730560 events read in total (60760ms).
[13:29:45.433] <TB3>     INFO: Test took 61832ms.
[13:29:45.467] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:45.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:46.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:47.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:48.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:49.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:50.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:51.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:52.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:53.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:54.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:55.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:56.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:57.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:58.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:59.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:59.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:00.949] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290394112
[13:30:01.030] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.084835 .. 43.429432
[13:30:01.104] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:30:01.115] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:01.115] <TB3>     INFO:     run 1 of 1
[13:30:01.115] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:01.457] <TB3>     INFO: Expecting 1464320 events.
[13:30:42.517] <TB3>     INFO: 1148480 events read in total (40345ms).
[13:30:53.453] <TB3>     INFO: 1464320 events read in total (51281ms).
[13:30:53.469] <TB3>     INFO: Test took 52355ms.
[13:30:53.502] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:53.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:54.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:55.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:56.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:57.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:58.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:59.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:00.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:01.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:02.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:03.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:04.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:04.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:05.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:06.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:07.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:08.811] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335912960
[13:31:08.893] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.652513 .. 42.560335
[13:31:08.969] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:31:08.980] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:31:08.980] <TB3>     INFO:     run 1 of 1
[13:31:08.980] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:09.323] <TB3>     INFO: Expecting 1297920 events.
[13:31:50.366] <TB3>     INFO: 1126544 events read in total (40328ms).
[13:31:56.881] <TB3>     INFO: 1297920 events read in total (46844ms).
[13:31:56.900] <TB3>     INFO: Test took 47921ms.
[13:31:56.933] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:56.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:57.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:58.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:59.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:00.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:01.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:02.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:03.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:04.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:05.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:06.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:07.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:08.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:09.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:10.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:11.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:11.945] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343126016
[13:32:12.027] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:32:12.027] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:32:12.038] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:12.038] <TB3>     INFO:     run 1 of 1
[13:32:12.038] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:12.382] <TB3>     INFO: Expecting 1364480 events.
[13:32:52.400] <TB3>     INFO: 1074808 events read in total (39303ms).
[13:33:03.289] <TB3>     INFO: 1364480 events read in total (50192ms).
[13:33:03.302] <TB3>     INFO: Test took 51265ms.
[13:33:03.337] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:03.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:04.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:05.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:06.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:07.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:08.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:09.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:10.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:11.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:12.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:13.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:14.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:15.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:16.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:17.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:17.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:18.975] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355631104
[13:33:19.013] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C0.dat
[13:33:19.013] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C1.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C2.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C3.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C4.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C5.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C6.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C7.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C8.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C9.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C10.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C11.dat
[13:33:19.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C12.dat
[13:33:19.015] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C13.dat
[13:33:19.015] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C14.dat
[13:33:19.015] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C15.dat
[13:33:19.015] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C0.dat
[13:33:19.022] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C1.dat
[13:33:19.029] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C2.dat
[13:33:19.036] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C3.dat
[13:33:19.043] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C4.dat
[13:33:19.050] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C5.dat
[13:33:19.057] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C6.dat
[13:33:19.064] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C7.dat
[13:33:19.071] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C8.dat
[13:33:19.078] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C9.dat
[13:33:19.085] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C10.dat
[13:33:19.092] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C11.dat
[13:33:19.099] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C12.dat
[13:33:19.106] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C13.dat
[13:33:19.113] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C14.dat
[13:33:19.120] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//trimParameters35_C15.dat
[13:33:19.127] <TB3>     INFO: PixTestTrim::trimTest() done
[13:33:19.127] <TB3>     INFO: vtrim:     103  95 117 122 108 117 109  86  92  94 101 119  98 112 100  94 
[13:33:19.127] <TB3>     INFO: vthrcomp:  103  95  93 103  92 101  96  99  95  91  91  90 104 110  95 100 
[13:33:19.127] <TB3>     INFO: vcal mean:  34.97  34.92  34.92  34.92  34.92  34.88  34.95  34.94  34.97  34.97  34.95  34.94  34.95  34.99  34.93  34.89 
[13:33:19.127] <TB3>     INFO: vcal RMS:    0.84   0.89   0.88   0.86   0.81   0.89   0.84   0.83   0.97   0.81   0.81   0.95   0.81   0.82   0.87   0.86 
[13:33:19.127] <TB3>     INFO: bits mean:   9.21   9.13   9.53   8.65   9.59   9.70   9.40   9.57   9.47   8.95   9.27   9.01   8.92   8.34   9.29   9.90 
[13:33:19.127] <TB3>     INFO: bits RMS:    2.70   2.73   2.50   2.83   2.46   2.54   2.80   2.66   2.56   2.61   2.67   2.64   2.63   2.64   2.70   2.64 
[13:33:19.137] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:19.137] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:33:19.137] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:19.139] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:33:19.139] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:33:19.150] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:33:19.150] <TB3>     INFO:     run 1 of 1
[13:33:19.150] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:19.493] <TB3>     INFO: Expecting 4160000 events.
[13:34:07.117] <TB3>     INFO: 1187445 events read in total (46909ms).
[13:34:53.951] <TB3>     INFO: 2361730 events read in total (93743ms).
[13:35:40.642] <TB3>     INFO: 3522285 events read in total (140435ms).
[13:36:06.054] <TB3>     INFO: 4160000 events read in total (165846ms).
[13:36:06.112] <TB3>     INFO: Test took 166963ms.
[13:36:06.230] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:06.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:08.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:36:10.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:36:12.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:13.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:15.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:17.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:19.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:21.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:23.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:25.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:27.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:29.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:31.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:32.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:34.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:36.623] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379953152
[13:36:36.624] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:36:36.697] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:36:36.697] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[13:36:36.708] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:36:36.708] <TB3>     INFO:     run 1 of 1
[13:36:36.708] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:37.051] <TB3>     INFO: Expecting 3515200 events.
[13:37:25.143] <TB3>     INFO: 1249380 events read in total (47377ms).
[13:38:13.483] <TB3>     INFO: 2477455 events read in total (95717ms).
[13:38:53.596] <TB3>     INFO: 3515200 events read in total (135830ms).
[13:38:53.635] <TB3>     INFO: Test took 136927ms.
[13:38:53.723] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:53.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:55.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:57.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:58.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:00.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:02.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:04.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:05.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:07.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:09.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:10.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:12.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:14.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:16.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:17.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:19.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:21.257] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379953152
[13:39:21.258] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:39:21.333] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:39:21.333] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[13:39:21.344] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:39:21.344] <TB3>     INFO:     run 1 of 1
[13:39:21.344] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:21.689] <TB3>     INFO: Expecting 3265600 events.
[13:40:11.355] <TB3>     INFO: 1312450 events read in total (48951ms).
[13:41:01.041] <TB3>     INFO: 2598825 events read in total (98637ms).
[13:41:26.981] <TB3>     INFO: 3265600 events read in total (124577ms).
[13:41:27.015] <TB3>     INFO: Test took 125671ms.
[13:41:27.083] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:27.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:28.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:30.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:31.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:33.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:35.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:36.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:38.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:40.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:41.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:43.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:44.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:46.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:48.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:49.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:51.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:53.094] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379953152
[13:41:53.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:41:53.169] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:41:53.170] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[13:41:53.180] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:41:53.180] <TB3>     INFO:     run 1 of 1
[13:41:53.181] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:53.527] <TB3>     INFO: Expecting 3265600 events.
[13:42:44.647] <TB3>     INFO: 1311985 events read in total (50405ms).
[13:43:32.618] <TB3>     INFO: 2597855 events read in total (98377ms).
[13:43:58.120] <TB3>     INFO: 3265600 events read in total (123878ms).
[13:43:58.155] <TB3>     INFO: Test took 124974ms.
[13:43:58.223] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:58.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:59.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:01.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:03.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:04.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:06.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:07.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:09.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:11.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:12.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:14.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:15.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:17.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:19.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:20.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:22.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:23.850] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379953152
[13:44:23.851] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:44:23.926] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:44:23.926] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[13:44:23.937] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:44:23.937] <TB3>     INFO:     run 1 of 1
[13:44:23.937] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:24.283] <TB3>     INFO: Expecting 3244800 events.
[13:45:15.468] <TB3>     INFO: 1317815 events read in total (50470ms).
[13:46:05.223] <TB3>     INFO: 2608610 events read in total (100225ms).
[13:46:28.853] <TB3>     INFO: 3244800 events read in total (123855ms).
[13:46:28.886] <TB3>     INFO: Test took 124950ms.
[13:46:28.955] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:29.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:30.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:32.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:34.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:35.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:37.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:38.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:40.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:42.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:43.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:45.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:47.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:48.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:50.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:52.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:53.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:55.327] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379953152
[13:46:55.328] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.0698, thr difference RMS: 1.27089
[13:46:55.329] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.8734, thr difference RMS: 1.54968
[13:46:55.329] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.20758, thr difference RMS: 1.55252
[13:46:55.329] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.35774, thr difference RMS: 1.34078
[13:46:55.329] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.80746, thr difference RMS: 1.48126
[13:46:55.329] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.2067, thr difference RMS: 1.22909
[13:46:55.330] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.0064, thr difference RMS: 1.70853
[13:46:55.330] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.2372, thr difference RMS: 1.24368
[13:46:55.330] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.57936, thr difference RMS: 1.65
[13:46:55.330] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.09598, thr difference RMS: 1.76143
[13:46:55.330] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.53572, thr difference RMS: 1.57509
[13:46:55.331] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.85849, thr difference RMS: 1.84103
[13:46:55.331] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.3331, thr difference RMS: 1.29214
[13:46:55.331] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.86377, thr difference RMS: 1.26275
[13:46:55.331] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.2444, thr difference RMS: 1.42471
[13:46:55.331] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.4314, thr difference RMS: 1.41913
[13:46:55.332] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.0972, thr difference RMS: 1.28718
[13:46:55.332] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.97232, thr difference RMS: 1.53393
[13:46:55.332] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.2155, thr difference RMS: 1.54882
[13:46:55.332] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.25619, thr difference RMS: 1.31786
[13:46:55.332] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.92997, thr difference RMS: 1.44935
[13:46:55.333] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.1691, thr difference RMS: 1.22994
[13:46:55.333] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.99623, thr difference RMS: 1.73302
[13:46:55.333] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.3037, thr difference RMS: 1.22136
[13:46:55.333] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.47613, thr difference RMS: 1.64362
[13:46:55.333] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.09579, thr difference RMS: 1.7796
[13:46:55.334] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.47033, thr difference RMS: 1.61381
[13:46:55.334] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.82238, thr difference RMS: 1.85625
[13:46:55.334] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.3284, thr difference RMS: 1.28212
[13:46:55.334] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.82509, thr difference RMS: 1.26149
[13:46:55.334] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.283, thr difference RMS: 1.43628
[13:46:55.334] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.4706, thr difference RMS: 1.42775
[13:46:55.335] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.1142, thr difference RMS: 1.25949
[13:46:55.335] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.1567, thr difference RMS: 1.5461
[13:46:55.335] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.26236, thr difference RMS: 1.53409
[13:46:55.335] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.12184, thr difference RMS: 1.33503
[13:46:55.335] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.93218, thr difference RMS: 1.46981
[13:46:55.336] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.2775, thr difference RMS: 1.22727
[13:46:55.336] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.05724, thr difference RMS: 1.73467
[13:46:55.336] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.4772, thr difference RMS: 1.2341
[13:46:55.336] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.56349, thr difference RMS: 1.66386
[13:46:55.336] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.17041, thr difference RMS: 1.76786
[13:46:55.337] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.50778, thr difference RMS: 1.59408
[13:46:55.337] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.90389, thr difference RMS: 1.85789
[13:46:55.337] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.4321, thr difference RMS: 1.30252
[13:46:55.337] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.77953, thr difference RMS: 1.24827
[13:46:55.337] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.3301, thr difference RMS: 1.42249
[13:46:55.338] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.588, thr difference RMS: 1.43171
[13:46:55.338] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.2723, thr difference RMS: 1.25517
[13:46:55.338] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.1717, thr difference RMS: 1.53749
[13:46:55.338] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.26631, thr difference RMS: 1.53007
[13:46:55.338] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.00296, thr difference RMS: 1.32273
[13:46:55.338] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.00704, thr difference RMS: 1.46173
[13:46:55.339] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.2704, thr difference RMS: 1.2226
[13:46:55.339] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.1315, thr difference RMS: 1.73109
[13:46:55.339] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.507, thr difference RMS: 1.21981
[13:46:55.339] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.59393, thr difference RMS: 1.64324
[13:46:55.339] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.26551, thr difference RMS: 1.77525
[13:46:55.340] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.43045, thr difference RMS: 1.60487
[13:46:55.340] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.89894, thr difference RMS: 1.85005
[13:46:55.340] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.4493, thr difference RMS: 1.3024
[13:46:55.340] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.73227, thr difference RMS: 1.24164
[13:46:55.340] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.4829, thr difference RMS: 1.42587
[13:46:55.341] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.7388, thr difference RMS: 1.43571
[13:46:55.441] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[13:46:55.445] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1939 seconds
[13:46:55.445] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:46:56.166] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:46:56.166] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:46:56.169] <TB3>     INFO: ######################################################################
[13:46:56.169] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[13:46:56.169] <TB3>     INFO: ######################################################################
[13:46:56.169] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:56.169] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:46:56.169] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:56.170] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:46:56.180] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:46:56.180] <TB3>     INFO:     run 1 of 1
[13:46:56.180] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:56.525] <TB3>     INFO: Expecting 59072000 events.
[13:47:25.617] <TB3>     INFO: 1072400 events read in total (28377ms).
[13:47:51.968] <TB3>     INFO: 2140800 events read in total (54728ms).
[13:48:19.658] <TB3>     INFO: 3209600 events read in total (82418ms).
[13:48:48.405] <TB3>     INFO: 4282400 events read in total (111165ms).
[13:49:17.022] <TB3>     INFO: 5350800 events read in total (139782ms).
[13:49:44.280] <TB3>     INFO: 6418600 events read in total (167040ms).
[13:50:12.557] <TB3>     INFO: 7491600 events read in total (195317ms).
[13:50:40.746] <TB3>     INFO: 8560800 events read in total (223506ms).
[13:51:09.082] <TB3>     INFO: 9631600 events read in total (251842ms).
[13:51:37.507] <TB3>     INFO: 10701600 events read in total (280267ms).
[13:52:05.394] <TB3>     INFO: 11769200 events read in total (308154ms).
[13:52:32.221] <TB3>     INFO: 12838600 events read in total (334981ms).
[13:52:58.708] <TB3>     INFO: 13910600 events read in total (361468ms).
[13:53:27.273] <TB3>     INFO: 14979600 events read in total (390033ms).
[13:53:55.682] <TB3>     INFO: 16050400 events read in total (418442ms).
[13:54:24.541] <TB3>     INFO: 17120200 events read in total (447301ms).
[13:54:53.223] <TB3>     INFO: 18188800 events read in total (475983ms).
[13:55:21.813] <TB3>     INFO: 19260800 events read in total (504573ms).
[13:55:50.328] <TB3>     INFO: 20330800 events read in total (533088ms).
[13:56:18.489] <TB3>     INFO: 21399200 events read in total (561249ms).
[13:56:45.955] <TB3>     INFO: 22470800 events read in total (588715ms).
[13:57:14.262] <TB3>     INFO: 23539800 events read in total (617023ms).
[13:57:42.693] <TB3>     INFO: 24608600 events read in total (645453ms).
[13:58:11.088] <TB3>     INFO: 25681800 events read in total (673848ms).
[13:58:39.386] <TB3>     INFO: 26750200 events read in total (702146ms).
[13:59:07.784] <TB3>     INFO: 27820000 events read in total (730544ms).
[13:59:36.176] <TB3>     INFO: 28891600 events read in total (758936ms).
[14:00:04.416] <TB3>     INFO: 29960400 events read in total (787176ms).
[14:00:32.826] <TB3>     INFO: 31033200 events read in total (815586ms).
[14:01:00.244] <TB3>     INFO: 32102200 events read in total (843004ms).
[14:01:28.533] <TB3>     INFO: 33170200 events read in total (871293ms).
[14:01:56.949] <TB3>     INFO: 34240800 events read in total (899709ms).
[14:02:25.344] <TB3>     INFO: 35310600 events read in total (928104ms).
[14:02:53.825] <TB3>     INFO: 36379600 events read in total (956585ms).
[14:03:22.243] <TB3>     INFO: 37450800 events read in total (985003ms).
[14:03:50.630] <TB3>     INFO: 38520200 events read in total (1013390ms).
[14:04:19.028] <TB3>     INFO: 39588400 events read in total (1041788ms).
[14:04:47.482] <TB3>     INFO: 40659400 events read in total (1070242ms).
[14:05:15.886] <TB3>     INFO: 41729200 events read in total (1098646ms).
[14:05:44.298] <TB3>     INFO: 42798000 events read in total (1127058ms).
[14:06:12.629] <TB3>     INFO: 43869000 events read in total (1155389ms).
[14:06:41.093] <TB3>     INFO: 44938200 events read in total (1183853ms).
[14:07:09.385] <TB3>     INFO: 46006600 events read in total (1212145ms).
[14:07:37.849] <TB3>     INFO: 47077200 events read in total (1240609ms).
[14:08:06.228] <TB3>     INFO: 48147000 events read in total (1268988ms).
[14:08:34.577] <TB3>     INFO: 49215000 events read in total (1297337ms).
[14:09:02.982] <TB3>     INFO: 50282800 events read in total (1325742ms).
[14:09:31.470] <TB3>     INFO: 51353600 events read in total (1354230ms).
[14:09:59.821] <TB3>     INFO: 52422400 events read in total (1382581ms).
[14:10:28.237] <TB3>     INFO: 53490800 events read in total (1410997ms).
[14:10:56.625] <TB3>     INFO: 54560400 events read in total (1439385ms).
[14:11:24.991] <TB3>     INFO: 55630200 events read in total (1467751ms).
[14:11:53.338] <TB3>     INFO: 56698400 events read in total (1496098ms).
[14:12:21.636] <TB3>     INFO: 57768400 events read in total (1524396ms).
[14:12:50.121] <TB3>     INFO: 58839800 events read in total (1552881ms).
[14:12:56.598] <TB3>     INFO: 59072000 events read in total (1559358ms).
[14:12:56.618] <TB3>     INFO: Test took 1560438ms.
[14:12:56.676] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:56.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:56.814] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:12:57.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:57.979] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:12:59.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:59.139] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:00.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:00.311] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:01.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:01.477] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:02.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:02.651] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:03.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:03.830] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:05.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:05.007] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:06.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:06.183] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:07.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:07.329] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:08.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:08.522] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:09.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:09.690] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:10.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:10.882] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:12.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:12.081] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:13.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:13.282] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:14.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:14.478] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:15.670] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499355648
[14:13:15.702] <TB3>     INFO: PixTestScurves::scurves() done 
[14:13:15.702] <TB3>     INFO: Vcal mean:  35.14  35.07  35.10  35.11  34.99  35.09  35.08  35.12  35.12  35.11  35.13  35.10  35.12  35.11  35.02  35.07 
[14:13:15.702] <TB3>     INFO: Vcal RMS:    0.72   0.73   0.77   0.74   0.68   0.77   0.72   0.70   0.86   0.68   0.68   0.84   0.69   0.68   0.76   0.76 
[14:13:15.702] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:13:15.774] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:13:15.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:13:15.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:13:15.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:13:15.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:13:15.775] <TB3>     INFO: ######################################################################
[14:13:15.775] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:13:15.775] <TB3>     INFO: ######################################################################
[14:13:15.777] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:16.121] <TB3>     INFO: Expecting 41600 events.
[14:13:20.210] <TB3>     INFO: 41600 events read in total (3367ms).
[14:13:20.211] <TB3>     INFO: Test took 4434ms.
[14:13:20.219] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:20.219] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:13:20.219] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:13:20.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 23, 56] has eff 0/10
[14:13:20.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 23, 56]
[14:13:20.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:13:20.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:13:20.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:13:20.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:13:20.566] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:13:20.912] <TB3>     INFO: Expecting 41600 events.
[14:13:25.058] <TB3>     INFO: 41600 events read in total (3432ms).
[14:13:25.059] <TB3>     INFO: Test took 4493ms.
[14:13:25.067] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:25.067] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:13:25.067] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:13:25.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.047
[14:13:25.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:13:25.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.949
[14:13:25.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:13:25.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.234
[14:13:25.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:13:25.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.917
[14:13:25.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.688
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.526
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 193
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.275
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 177
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.88
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.038
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.218
[14:13:25.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 193
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.252
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.074
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.118
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,17] phvalue 178
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.354
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.396
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 179
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.413
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 172
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:13:25.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:13:25.157] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:13:25.502] <TB3>     INFO: Expecting 41600 events.
[14:13:29.662] <TB3>     INFO: 41600 events read in total (3445ms).
[14:13:29.663] <TB3>     INFO: Test took 4506ms.
[14:13:29.671] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:29.671] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:13:29.671] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:13:29.674] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:13:29.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 11
[14:13:29.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0013
[14:13:29.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 65
[14:13:29.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2368
[14:13:29.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 76
[14:13:29.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7013
[14:13:29.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 71
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9987
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 81
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4126
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 81
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.0978
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [32 ,14] phvalue 88
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1697
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 68
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0843
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 82
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.4333
[14:13:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 91
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6245
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 89
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3959
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 64
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.6412
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 55
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1317
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 69
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6289
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 67
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0455
[14:13:29.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 74
[14:13:29.678] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6315
[14:13:29.678] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 77
[14:13:29.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 0 0
[14:13:30.083] <TB3>     INFO: Expecting 2560 events.
[14:13:31.041] <TB3>     INFO: 2560 events read in total (243ms).
[14:13:31.042] <TB3>     INFO: Test took 1363ms.
[14:13:31.042] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:31.042] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 1 1
[14:13:31.549] <TB3>     INFO: Expecting 2560 events.
[14:13:32.506] <TB3>     INFO: 2560 events read in total (242ms).
[14:13:32.507] <TB3>     INFO: Test took 1465ms.
[14:13:32.509] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:32.509] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 2 2
[14:13:33.014] <TB3>     INFO: Expecting 2560 events.
[14:13:33.973] <TB3>     INFO: 2560 events read in total (244ms).
[14:13:33.973] <TB3>     INFO: Test took 1464ms.
[14:13:33.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:33.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 3 3
[14:13:34.480] <TB3>     INFO: Expecting 2560 events.
[14:13:35.440] <TB3>     INFO: 2560 events read in total (244ms).
[14:13:35.441] <TB3>     INFO: Test took 1465ms.
[14:13:35.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:35.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 4 4
[14:13:35.948] <TB3>     INFO: Expecting 2560 events.
[14:13:36.905] <TB3>     INFO: 2560 events read in total (242ms).
[14:13:36.906] <TB3>     INFO: Test took 1465ms.
[14:13:36.906] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:36.906] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 32, 14, 5 5
[14:13:37.414] <TB3>     INFO: Expecting 2560 events.
[14:13:38.371] <TB3>     INFO: 2560 events read in total (242ms).
[14:13:38.372] <TB3>     INFO: Test took 1466ms.
[14:13:38.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:38.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[14:13:38.879] <TB3>     INFO: Expecting 2560 events.
[14:13:39.838] <TB3>     INFO: 2560 events read in total (244ms).
[14:13:39.839] <TB3>     INFO: Test took 1467ms.
[14:13:39.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:39.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 7 7
[14:13:40.346] <TB3>     INFO: Expecting 2560 events.
[14:13:41.308] <TB3>     INFO: 2560 events read in total (247ms).
[14:13:41.308] <TB3>     INFO: Test took 1469ms.
[14:13:41.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:41.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 8 8
[14:13:41.817] <TB3>     INFO: Expecting 2560 events.
[14:13:42.776] <TB3>     INFO: 2560 events read in total (244ms).
[14:13:42.776] <TB3>     INFO: Test took 1468ms.
[14:13:42.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:42.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 9 9
[14:13:43.285] <TB3>     INFO: Expecting 2560 events.
[14:13:44.245] <TB3>     INFO: 2560 events read in total (245ms).
[14:13:44.245] <TB3>     INFO: Test took 1468ms.
[14:13:44.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:44.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[14:13:44.753] <TB3>     INFO: Expecting 2560 events.
[14:13:45.710] <TB3>     INFO: 2560 events read in total (243ms).
[14:13:45.710] <TB3>     INFO: Test took 1464ms.
[14:13:45.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:45.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[14:13:46.218] <TB3>     INFO: Expecting 2560 events.
[14:13:47.176] <TB3>     INFO: 2560 events read in total (243ms).
[14:13:47.176] <TB3>     INFO: Test took 1463ms.
[14:13:47.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:47.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[14:13:47.684] <TB3>     INFO: Expecting 2560 events.
[14:13:48.642] <TB3>     INFO: 2560 events read in total (243ms).
[14:13:48.643] <TB3>     INFO: Test took 1467ms.
[14:13:48.643] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:48.643] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 13 13
[14:13:49.153] <TB3>     INFO: Expecting 2560 events.
[14:13:50.112] <TB3>     INFO: 2560 events read in total (244ms).
[14:13:50.112] <TB3>     INFO: Test took 1469ms.
[14:13:50.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:50.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 14 14
[14:13:50.620] <TB3>     INFO: Expecting 2560 events.
[14:13:51.578] <TB3>     INFO: 2560 events read in total (244ms).
[14:13:51.578] <TB3>     INFO: Test took 1466ms.
[14:13:51.578] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:51.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 15 15
[14:13:52.092] <TB3>     INFO: Expecting 2560 events.
[14:13:53.046] <TB3>     INFO: 2560 events read in total (239ms).
[14:13:53.047] <TB3>     INFO: Test took 1468ms.
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:13:53.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:13:53.048] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:13:53.050] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:53.556] <TB3>     INFO: Expecting 655360 events.
[14:14:05.346] <TB3>     INFO: 655360 events read in total (11075ms).
[14:14:05.358] <TB3>     INFO: Expecting 655360 events.
[14:14:17.074] <TB3>     INFO: 655360 events read in total (11154ms).
[14:14:17.089] <TB3>     INFO: Expecting 655360 events.
[14:14:28.812] <TB3>     INFO: 655360 events read in total (11168ms).
[14:14:28.833] <TB3>     INFO: Expecting 655360 events.
[14:14:40.464] <TB3>     INFO: 655360 events read in total (11076ms).
[14:14:40.487] <TB3>     INFO: Expecting 655360 events.
[14:14:52.115] <TB3>     INFO: 655360 events read in total (11077ms).
[14:14:52.144] <TB3>     INFO: Expecting 655360 events.
[14:15:03.798] <TB3>     INFO: 655360 events read in total (11115ms).
[14:15:03.829] <TB3>     INFO: Expecting 655360 events.
[14:15:15.487] <TB3>     INFO: 655360 events read in total (11116ms).
[14:15:15.523] <TB3>     INFO: Expecting 655360 events.
[14:15:27.187] <TB3>     INFO: 655360 events read in total (11125ms).
[14:15:27.228] <TB3>     INFO: Expecting 655360 events.
[14:15:38.934] <TB3>     INFO: 655360 events read in total (11176ms).
[14:15:38.979] <TB3>     INFO: Expecting 655360 events.
[14:15:50.668] <TB3>     INFO: 655360 events read in total (11159ms).
[14:15:50.718] <TB3>     INFO: Expecting 655360 events.
[14:16:02.384] <TB3>     INFO: 655360 events read in total (11140ms).
[14:16:02.436] <TB3>     INFO: Expecting 655360 events.
[14:16:14.077] <TB3>     INFO: 655360 events read in total (11114ms).
[14:16:14.133] <TB3>     INFO: Expecting 655360 events.
[14:16:25.819] <TB3>     INFO: 655360 events read in total (11159ms).
[14:16:25.881] <TB3>     INFO: Expecting 655360 events.
[14:16:37.633] <TB3>     INFO: 655360 events read in total (11224ms).
[14:16:37.700] <TB3>     INFO: Expecting 655360 events.
[14:16:49.396] <TB3>     INFO: 655360 events read in total (11170ms).
[14:16:49.466] <TB3>     INFO: Expecting 655360 events.
[14:17:01.165] <TB3>     INFO: 655360 events read in total (11173ms).
[14:17:01.242] <TB3>     INFO: Test took 188192ms.
[14:17:01.340] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:17:01.646] <TB3>     INFO: Expecting 655360 events.
[14:17:13.458] <TB3>     INFO: 655360 events read in total (11097ms).
[14:17:13.470] <TB3>     INFO: Expecting 655360 events.
[14:17:25.108] <TB3>     INFO: 655360 events read in total (11079ms).
[14:17:25.126] <TB3>     INFO: Expecting 655360 events.
[14:17:36.762] <TB3>     INFO: 655360 events read in total (11084ms).
[14:17:36.782] <TB3>     INFO: Expecting 655360 events.
[14:17:48.425] <TB3>     INFO: 655360 events read in total (11092ms).
[14:17:48.450] <TB3>     INFO: Expecting 655360 events.
[14:18:00.034] <TB3>     INFO: 655360 events read in total (11037ms).
[14:18:00.061] <TB3>     INFO: Expecting 655360 events.
[14:18:11.699] <TB3>     INFO: 655360 events read in total (11090ms).
[14:18:11.730] <TB3>     INFO: Expecting 655360 events.
[14:18:23.330] <TB3>     INFO: 655360 events read in total (11059ms).
[14:18:23.367] <TB3>     INFO: Expecting 655360 events.
[14:18:35.006] <TB3>     INFO: 655360 events read in total (11108ms).
[14:18:35.047] <TB3>     INFO: Expecting 655360 events.
[14:18:46.744] <TB3>     INFO: 655360 events read in total (11168ms).
[14:18:46.788] <TB3>     INFO: Expecting 655360 events.
[14:18:58.487] <TB3>     INFO: 655360 events read in total (11171ms).
[14:18:58.537] <TB3>     INFO: Expecting 655360 events.
[14:19:10.218] <TB3>     INFO: 655360 events read in total (11155ms).
[14:19:10.274] <TB3>     INFO: Expecting 655360 events.
[14:19:21.993] <TB3>     INFO: 655360 events read in total (11190ms).
[14:19:22.050] <TB3>     INFO: Expecting 655360 events.
[14:19:33.739] <TB3>     INFO: 655360 events read in total (11163ms).
[14:19:33.800] <TB3>     INFO: Expecting 655360 events.
[14:19:45.430] <TB3>     INFO: 655360 events read in total (11103ms).
[14:19:45.496] <TB3>     INFO: Expecting 655360 events.
[14:19:57.159] <TB3>     INFO: 655360 events read in total (11137ms).
[14:19:57.232] <TB3>     INFO: Expecting 655360 events.
[14:20:08.915] <TB3>     INFO: 655360 events read in total (11157ms).
[14:20:08.991] <TB3>     INFO: Test took 187651ms.
[14:20:09.168] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.169] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:20:09.169] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.169] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:20:09.169] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:20:09.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:20:09.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:20:09.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:20:09.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:20:09.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:20:09.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:20:09.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:20:09.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:20:09.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:20:09.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:20:09.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:20:09.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:20:09.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:09.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:20:09.176] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.183] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.190] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:20:09.197] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:20:09.204] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:20:09.211] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.218] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.225] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.232] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.239] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.245] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.252] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:20:09.260] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:20:09.266] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.274] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.280] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:20:09.287] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.294] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.301] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.308] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.315] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.322] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:09.329] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:20:09.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C0.dat
[14:20:09.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C1.dat
[14:20:09.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C2.dat
[14:20:09.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C3.dat
[14:20:09.363] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C4.dat
[14:20:09.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C5.dat
[14:20:09.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C6.dat
[14:20:09.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C7.dat
[14:20:09.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C8.dat
[14:20:09.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C9.dat
[14:20:09.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C10.dat
[14:20:09.364] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C11.dat
[14:20:09.365] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C12.dat
[14:20:09.365] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C13.dat
[14:20:09.365] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C14.dat
[14:20:09.365] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//dacParameters35_C15.dat
[14:20:09.710] <TB3>     INFO: Expecting 41600 events.
[14:20:13.535] <TB3>     INFO: 41600 events read in total (3110ms).
[14:20:13.536] <TB3>     INFO: Test took 4168ms.
[14:20:14.180] <TB3>     INFO: Expecting 41600 events.
[14:20:18.023] <TB3>     INFO: 41600 events read in total (3128ms).
[14:20:18.024] <TB3>     INFO: Test took 4187ms.
[14:20:18.674] <TB3>     INFO: Expecting 41600 events.
[14:20:22.502] <TB3>     INFO: 41600 events read in total (3113ms).
[14:20:22.503] <TB3>     INFO: Test took 4176ms.
[14:20:22.803] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:22.935] <TB3>     INFO: Expecting 2560 events.
[14:20:23.892] <TB3>     INFO: 2560 events read in total (242ms).
[14:20:23.893] <TB3>     INFO: Test took 1090ms.
[14:20:23.894] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:24.401] <TB3>     INFO: Expecting 2560 events.
[14:20:25.360] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:25.360] <TB3>     INFO: Test took 1466ms.
[14:20:25.362] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:25.873] <TB3>     INFO: Expecting 2560 events.
[14:20:26.830] <TB3>     INFO: 2560 events read in total (242ms).
[14:20:26.831] <TB3>     INFO: Test took 1469ms.
[14:20:26.832] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:27.339] <TB3>     INFO: Expecting 2560 events.
[14:20:28.298] <TB3>     INFO: 2560 events read in total (244ms).
[14:20:28.298] <TB3>     INFO: Test took 1466ms.
[14:20:28.302] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:28.806] <TB3>     INFO: Expecting 2560 events.
[14:20:29.763] <TB3>     INFO: 2560 events read in total (242ms).
[14:20:29.764] <TB3>     INFO: Test took 1462ms.
[14:20:29.766] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:30.273] <TB3>     INFO: Expecting 2560 events.
[14:20:31.233] <TB3>     INFO: 2560 events read in total (245ms).
[14:20:31.234] <TB3>     INFO: Test took 1468ms.
[14:20:31.236] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:31.743] <TB3>     INFO: Expecting 2560 events.
[14:20:32.701] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:32.701] <TB3>     INFO: Test took 1465ms.
[14:20:32.704] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:33.215] <TB3>     INFO: Expecting 2560 events.
[14:20:34.173] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:34.173] <TB3>     INFO: Test took 1469ms.
[14:20:34.175] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:34.683] <TB3>     INFO: Expecting 2560 events.
[14:20:35.643] <TB3>     INFO: 2560 events read in total (244ms).
[14:20:35.644] <TB3>     INFO: Test took 1469ms.
[14:20:35.648] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:36.153] <TB3>     INFO: Expecting 2560 events.
[14:20:37.111] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:37.111] <TB3>     INFO: Test took 1463ms.
[14:20:37.113] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:37.621] <TB3>     INFO: Expecting 2560 events.
[14:20:38.579] <TB3>     INFO: 2560 events read in total (244ms).
[14:20:38.579] <TB3>     INFO: Test took 1466ms.
[14:20:38.581] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:39.087] <TB3>     INFO: Expecting 2560 events.
[14:20:40.045] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:40.046] <TB3>     INFO: Test took 1465ms.
[14:20:40.048] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:40.554] <TB3>     INFO: Expecting 2560 events.
[14:20:41.513] <TB3>     INFO: 2560 events read in total (244ms).
[14:20:41.514] <TB3>     INFO: Test took 1466ms.
[14:20:41.516] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:42.021] <TB3>     INFO: Expecting 2560 events.
[14:20:42.979] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:42.979] <TB3>     INFO: Test took 1463ms.
[14:20:42.981] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:43.488] <TB3>     INFO: Expecting 2560 events.
[14:20:44.447] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:44.447] <TB3>     INFO: Test took 1466ms.
[14:20:44.451] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:44.956] <TB3>     INFO: Expecting 2560 events.
[14:20:45.914] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:45.914] <TB3>     INFO: Test took 1463ms.
[14:20:45.916] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:46.423] <TB3>     INFO: Expecting 2560 events.
[14:20:47.381] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:47.382] <TB3>     INFO: Test took 1466ms.
[14:20:47.385] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:47.891] <TB3>     INFO: Expecting 2560 events.
[14:20:48.850] <TB3>     INFO: 2560 events read in total (245ms).
[14:20:48.850] <TB3>     INFO: Test took 1465ms.
[14:20:48.852] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:49.358] <TB3>     INFO: Expecting 2560 events.
[14:20:50.317] <TB3>     INFO: 2560 events read in total (244ms).
[14:20:50.317] <TB3>     INFO: Test took 1465ms.
[14:20:50.319] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:50.826] <TB3>     INFO: Expecting 2560 events.
[14:20:51.784] <TB3>     INFO: 2560 events read in total (244ms).
[14:20:51.784] <TB3>     INFO: Test took 1465ms.
[14:20:51.788] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:52.293] <TB3>     INFO: Expecting 2560 events.
[14:20:53.250] <TB3>     INFO: 2560 events read in total (242ms).
[14:20:53.250] <TB3>     INFO: Test took 1462ms.
[14:20:53.252] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:53.759] <TB3>     INFO: Expecting 2560 events.
[14:20:54.717] <TB3>     INFO: 2560 events read in total (243ms).
[14:20:54.717] <TB3>     INFO: Test took 1465ms.
[14:20:54.719] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:55.226] <TB3>     INFO: Expecting 2560 events.
[14:20:56.185] <TB3>     INFO: 2560 events read in total (244ms).
[14:20:56.186] <TB3>     INFO: Test took 1467ms.
[14:20:56.188] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:56.694] <TB3>     INFO: Expecting 2560 events.
[14:20:57.656] <TB3>     INFO: 2560 events read in total (248ms).
[14:20:57.656] <TB3>     INFO: Test took 1468ms.
[14:20:57.659] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:58.166] <TB3>     INFO: Expecting 2560 events.
[14:20:59.125] <TB3>     INFO: 2560 events read in total (245ms).
[14:20:59.126] <TB3>     INFO: Test took 1468ms.
[14:20:59.129] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:59.634] <TB3>     INFO: Expecting 2560 events.
[14:21:00.593] <TB3>     INFO: 2560 events read in total (244ms).
[14:21:00.594] <TB3>     INFO: Test took 1465ms.
[14:21:00.596] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:01.102] <TB3>     INFO: Expecting 2560 events.
[14:21:02.059] <TB3>     INFO: 2560 events read in total (242ms).
[14:21:02.060] <TB3>     INFO: Test took 1465ms.
[14:21:02.062] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:02.568] <TB3>     INFO: Expecting 2560 events.
[14:21:03.526] <TB3>     INFO: 2560 events read in total (243ms).
[14:21:03.527] <TB3>     INFO: Test took 1466ms.
[14:21:03.529] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:04.036] <TB3>     INFO: Expecting 2560 events.
[14:21:04.995] <TB3>     INFO: 2560 events read in total (244ms).
[14:21:04.995] <TB3>     INFO: Test took 1466ms.
[14:21:04.997] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:05.504] <TB3>     INFO: Expecting 2560 events.
[14:21:06.463] <TB3>     INFO: 2560 events read in total (244ms).
[14:21:06.463] <TB3>     INFO: Test took 1466ms.
[14:21:06.467] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:06.975] <TB3>     INFO: Expecting 2560 events.
[14:21:07.933] <TB3>     INFO: 2560 events read in total (243ms).
[14:21:07.933] <TB3>     INFO: Test took 1466ms.
[14:21:07.935] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:08.445] <TB3>     INFO: Expecting 2560 events.
[14:21:09.402] <TB3>     INFO: 2560 events read in total (243ms).
[14:21:09.402] <TB3>     INFO: Test took 1467ms.
[14:21:10.433] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:21:10.433] <TB3>     INFO: PH scale (per ROC):    71  69  69  67  74  74  78  69  79  75  81  75  76  77  67  65
[14:21:10.435] <TB3>     INFO: PH offset (per ROC):  184 176 177 175 171 166 178 175 160 165 179 191 179 179 176 177
[14:21:10.614] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:21:10.616] <TB3>     INFO: ######################################################################
[14:21:10.616] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:21:10.617] <TB3>     INFO: ######################################################################
[14:21:10.617] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:21:10.629] <TB3>     INFO: scanning low vcal = 10
[14:21:10.972] <TB3>     INFO: Expecting 41600 events.
[14:21:14.696] <TB3>     INFO: 41600 events read in total (3009ms).
[14:21:14.696] <TB3>     INFO: Test took 4066ms.
[14:21:14.698] <TB3>     INFO: scanning low vcal = 20
[14:21:15.204] <TB3>     INFO: Expecting 41600 events.
[14:21:18.920] <TB3>     INFO: 41600 events read in total (2998ms).
[14:21:18.920] <TB3>     INFO: Test took 4222ms.
[14:21:18.922] <TB3>     INFO: scanning low vcal = 30
[14:21:19.429] <TB3>     INFO: Expecting 41600 events.
[14:21:23.156] <TB3>     INFO: 41600 events read in total (3013ms).
[14:21:23.157] <TB3>     INFO: Test took 4235ms.
[14:21:23.158] <TB3>     INFO: scanning low vcal = 40
[14:21:23.662] <TB3>     INFO: Expecting 41600 events.
[14:21:27.919] <TB3>     INFO: 41600 events read in total (3542ms).
[14:21:27.921] <TB3>     INFO: Test took 4763ms.
[14:21:27.924] <TB3>     INFO: scanning low vcal = 50
[14:21:28.338] <TB3>     INFO: Expecting 41600 events.
[14:21:32.616] <TB3>     INFO: 41600 events read in total (3564ms).
[14:21:32.617] <TB3>     INFO: Test took 4693ms.
[14:21:32.622] <TB3>     INFO: scanning low vcal = 60
[14:21:33.036] <TB3>     INFO: Expecting 41600 events.
[14:21:37.308] <TB3>     INFO: 41600 events read in total (3557ms).
[14:21:37.309] <TB3>     INFO: Test took 4687ms.
[14:21:37.312] <TB3>     INFO: scanning low vcal = 70
[14:21:37.729] <TB3>     INFO: Expecting 41600 events.
[14:21:41.004] <TB3>     INFO: 41600 events read in total (3560ms).
[14:21:42.005] <TB3>     INFO: Test took 4693ms.
[14:21:42.008] <TB3>     INFO: scanning low vcal = 80
[14:21:42.425] <TB3>     INFO: Expecting 41600 events.
[14:21:46.700] <TB3>     INFO: 41600 events read in total (3561ms).
[14:21:46.700] <TB3>     INFO: Test took 4692ms.
[14:21:46.705] <TB3>     INFO: scanning low vcal = 90
[14:21:47.121] <TB3>     INFO: Expecting 41600 events.
[14:21:51.392] <TB3>     INFO: 41600 events read in total (3556ms).
[14:21:51.392] <TB3>     INFO: Test took 4687ms.
[14:21:51.396] <TB3>     INFO: scanning low vcal = 100
[14:21:51.814] <TB3>     INFO: Expecting 41600 events.
[14:21:56.203] <TB3>     INFO: 41600 events read in total (3674ms).
[14:21:56.204] <TB3>     INFO: Test took 4808ms.
[14:21:56.207] <TB3>     INFO: scanning low vcal = 110
[14:21:56.623] <TB3>     INFO: Expecting 41600 events.
[14:22:00.879] <TB3>     INFO: 41600 events read in total (3540ms).
[14:22:00.879] <TB3>     INFO: Test took 4672ms.
[14:22:00.882] <TB3>     INFO: scanning low vcal = 120
[14:22:01.298] <TB3>     INFO: Expecting 41600 events.
[14:22:05.588] <TB3>     INFO: 41600 events read in total (3575ms).
[14:22:05.588] <TB3>     INFO: Test took 4706ms.
[14:22:05.591] <TB3>     INFO: scanning low vcal = 130
[14:22:06.006] <TB3>     INFO: Expecting 41600 events.
[14:22:10.285] <TB3>     INFO: 41600 events read in total (3564ms).
[14:22:10.286] <TB3>     INFO: Test took 4695ms.
[14:22:10.288] <TB3>     INFO: scanning low vcal = 140
[14:22:10.704] <TB3>     INFO: Expecting 41600 events.
[14:22:14.983] <TB3>     INFO: 41600 events read in total (3564ms).
[14:22:14.984] <TB3>     INFO: Test took 4696ms.
[14:22:14.988] <TB3>     INFO: scanning low vcal = 150
[14:22:15.401] <TB3>     INFO: Expecting 41600 events.
[14:22:19.664] <TB3>     INFO: 41600 events read in total (3548ms).
[14:22:19.665] <TB3>     INFO: Test took 4677ms.
[14:22:19.668] <TB3>     INFO: scanning low vcal = 160
[14:22:20.088] <TB3>     INFO: Expecting 41600 events.
[14:22:24.363] <TB3>     INFO: 41600 events read in total (3560ms).
[14:22:24.364] <TB3>     INFO: Test took 4696ms.
[14:22:24.368] <TB3>     INFO: scanning low vcal = 170
[14:22:24.785] <TB3>     INFO: Expecting 41600 events.
[14:22:29.037] <TB3>     INFO: 41600 events read in total (3538ms).
[14:22:29.037] <TB3>     INFO: Test took 4669ms.
[14:22:29.042] <TB3>     INFO: scanning low vcal = 180
[14:22:29.460] <TB3>     INFO: Expecting 41600 events.
[14:22:33.696] <TB3>     INFO: 41600 events read in total (3521ms).
[14:22:33.697] <TB3>     INFO: Test took 4655ms.
[14:22:33.700] <TB3>     INFO: scanning low vcal = 190
[14:22:34.121] <TB3>     INFO: Expecting 41600 events.
[14:22:38.353] <TB3>     INFO: 41600 events read in total (3518ms).
[14:22:38.354] <TB3>     INFO: Test took 4653ms.
[14:22:38.357] <TB3>     INFO: scanning low vcal = 200
[14:22:38.777] <TB3>     INFO: Expecting 41600 events.
[14:22:43.011] <TB3>     INFO: 41600 events read in total (3520ms).
[14:22:43.014] <TB3>     INFO: Test took 4657ms.
[14:22:43.018] <TB3>     INFO: scanning low vcal = 210
[14:22:43.432] <TB3>     INFO: Expecting 41600 events.
[14:22:47.701] <TB3>     INFO: 41600 events read in total (3554ms).
[14:22:47.701] <TB3>     INFO: Test took 4683ms.
[14:22:47.704] <TB3>     INFO: scanning low vcal = 220
[14:22:48.124] <TB3>     INFO: Expecting 41600 events.
[14:22:52.393] <TB3>     INFO: 41600 events read in total (3555ms).
[14:22:52.393] <TB3>     INFO: Test took 4689ms.
[14:22:52.397] <TB3>     INFO: scanning low vcal = 230
[14:22:52.814] <TB3>     INFO: Expecting 41600 events.
[14:22:57.082] <TB3>     INFO: 41600 events read in total (3554ms).
[14:22:57.083] <TB3>     INFO: Test took 4686ms.
[14:22:57.086] <TB3>     INFO: scanning low vcal = 240
[14:22:57.498] <TB3>     INFO: Expecting 41600 events.
[14:23:01.762] <TB3>     INFO: 41600 events read in total (3549ms).
[14:23:01.763] <TB3>     INFO: Test took 4676ms.
[14:23:01.767] <TB3>     INFO: scanning low vcal = 250
[14:23:02.184] <TB3>     INFO: Expecting 41600 events.
[14:23:06.466] <TB3>     INFO: 41600 events read in total (3567ms).
[14:23:06.467] <TB3>     INFO: Test took 4700ms.
[14:23:06.472] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:23:06.887] <TB3>     INFO: Expecting 41600 events.
[14:23:11.170] <TB3>     INFO: 41600 events read in total (3568ms).
[14:23:11.170] <TB3>     INFO: Test took 4698ms.
[14:23:11.173] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:23:11.590] <TB3>     INFO: Expecting 41600 events.
[14:23:15.850] <TB3>     INFO: 41600 events read in total (3545ms).
[14:23:15.851] <TB3>     INFO: Test took 4678ms.
[14:23:15.855] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:23:16.273] <TB3>     INFO: Expecting 41600 events.
[14:23:20.552] <TB3>     INFO: 41600 events read in total (3564ms).
[14:23:20.553] <TB3>     INFO: Test took 4698ms.
[14:23:20.556] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:23:20.969] <TB3>     INFO: Expecting 41600 events.
[14:23:25.241] <TB3>     INFO: 41600 events read in total (3557ms).
[14:23:25.242] <TB3>     INFO: Test took 4686ms.
[14:23:25.245] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:23:25.666] <TB3>     INFO: Expecting 41600 events.
[14:23:29.937] <TB3>     INFO: 41600 events read in total (3557ms).
[14:23:29.937] <TB3>     INFO: Test took 4692ms.
[14:23:30.496] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:23:30.500] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:23:30.500] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:23:30.500] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:23:30.500] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:23:30.501] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:23:30.501] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:23:30.501] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:23:30.501] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:23:30.501] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:23:30.502] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:23:30.502] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:23:30.502] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:23:30.502] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:23:30.502] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:23:30.502] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:23:30.502] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:24:07.835] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:24:07.835] <TB3>     INFO: non-linearity mean:  0.944 0.960 0.951 0.955 0.947 0.957 0.953 0.952 0.957 0.959 0.956 0.953 0.956 0.957 0.945 0.956
[14:24:07.835] <TB3>     INFO: non-linearity RMS:   0.008 0.006 0.007 0.006 0.007 0.008 0.006 0.006 0.006 0.005 0.007 0.006 0.007 0.007 0.008 0.007
[14:24:07.835] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:24:07.858] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:24:07.882] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:24:07.906] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:24:07.929] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:24:07.952] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:24:07.978] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:24:07.002] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:24:08.026] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:24:08.049] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:24:08.073] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:24:08.096] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:24:08.119] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:24:08.142] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:24:08.166] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:24:08.189] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160816-1258_2016-08-16_12h58m_1471370325//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:24:08.212] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:24:08.212] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:24:08.219] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:24:08.220] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:24:08.226] <TB3>     INFO: ######################################################################
[14:24:08.226] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:24:08.227] <TB3>     INFO: ######################################################################
[14:24:08.229] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:24:08.239] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:08.239] <TB3>     INFO:     run 1 of 1
[14:24:08.239] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:08.584] <TB3>     INFO: Expecting 3120000 events.
[14:24:59.972] <TB3>     INFO: 1319810 events read in total (50673ms).
[14:25:50.916] <TB3>     INFO: 2639015 events read in total (101617ms).
[14:26:09.525] <TB3>     INFO: 3120000 events read in total (120226ms).
[14:26:09.562] <TB3>     INFO: Test took 121324ms.
[14:26:09.628] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:09.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:11.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:12.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:14.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:15.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:16.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:18.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:19.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:21.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:22.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:24.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:25.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:26.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:28.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:29.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:31.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:32.683] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396214272
[14:26:32.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:26:32.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.1998, RMS = 1.20043
[14:26:32.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:26:32.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:26:32.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.2229, RMS = 1.71291
[14:26:32.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:26:32.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:26:32.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9953, RMS = 1.17966
[14:26:32.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:26:32.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:26:32.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3299, RMS = 1.04632
[14:26:32.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:26:32.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:26:32.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3352, RMS = 1.27951
[14:26:32.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:26:32.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:26:32.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7228, RMS = 1.32987
[14:26:32.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:26:32.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:26:32.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.3407, RMS = 1.29393
[14:26:32.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:26:32.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:26:32.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.0273, RMS = 2.02076
[14:26:32.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:26:32.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:26:32.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.868, RMS = 1.44562
[14:26:32.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:26:32.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:26:32.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0374, RMS = 1.02009
[14:26:32.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:26:32.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:26:32.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0062, RMS = 1.88266
[14:26:32.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:26:32.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:26:32.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6718, RMS = 2.01019
[14:26:32.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:26:32.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:26:32.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4746, RMS = 1.67294
[14:26:32.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:26:32.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:26:32.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0794, RMS = 1.45376
[14:26:32.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:26:32.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:26:32.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9919, RMS = 1.64255
[14:26:32.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:26:32.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:26:32.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2847, RMS = 1.59475
[14:26:32.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:26:32.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:26:32.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4749, RMS = 1.35997
[14:26:32.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:26:32.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:26:32.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0281, RMS = 1.34611
[14:26:32.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:26:32.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:26:32.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4162, RMS = 1.06761
[14:26:32.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:26:32.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:26:32.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2506, RMS = 1.35605
[14:26:32.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:26:32.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:26:32.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4423, RMS = 1.07739
[14:26:32.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:26:32.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:26:32.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6903, RMS = 1.00952
[14:26:32.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:26:32.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:26:32.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6817, RMS = 0.962747
[14:26:32.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:26:32.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:26:32.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7835, RMS = 1.57733
[14:26:32.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:26:32.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:26:32.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.7992, RMS = 1.40493
[14:26:32.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:26:32.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:26:32.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.0113, RMS = 1.74398
[14:26:32.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:26:32.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:26:32.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 97.752, RMS = 1.66517
[14:26:32.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 107
[14:26:32.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:26:32.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 95.8143, RMS = 2.16048
[14:26:32.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 107
[14:26:32.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:26:32.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5512, RMS = 1.22655
[14:26:32.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:26:32.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:26:32.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0001, RMS = 1.04035
[14:26:32.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:26:32.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:26:32.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7558, RMS = 1.72376
[14:26:32.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:26:32.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:26:32.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.837, RMS = 1.8316
[14:26:32.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:26:32.749] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:26:32.749] <TB3>     INFO: number of dead bumps (per ROC):     0    1    0   13    0    0    0    0    0    0    0    1    0    0    1    0
[14:26:32.749] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:26:32.848] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:26:32.848] <TB3>     INFO: enter test to run
[14:26:32.848] <TB3>     INFO:   test:  no parameter change
[14:26:32.848] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[14:26:32.849] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[14:26:32.849] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[14:26:32.849] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:26:33.231] <TB3>    QUIET: Connection to board 24 closed.
[14:26:33.231] <TB3>     INFO: pXar: this is the end, my friend
[14:26:33.231] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
