
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=dstruct_stack><h1 id="entity-dstruct_stack">Entity: dstruct_stack</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 981.6666666666666 170"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="395,0 410,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="176.66666666666663" height="50" fill="black" x="410" y="0"></rect><rect id="SvgjsRect1007" width="172.66666666666663" height="45" fill="#bdecb6" x="412" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="390" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="425" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   D_BITS </tspan></text><line id="SvgjsLine1012" x1="395" y1="15" x2="410" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="390" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="425" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   MIN_DEPTH </tspan></text><line id="SvgjsLine1017" x1="395" y1="35" x2="410" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1018" width="176.66666666666663" height="110" fill="black" x="410" y="55"></rect><rect id="SvgjsRect1019" width="172.66666666666663" height="105" fill="#fdfd96" x="412" y="57"></rect><text id="SvgjsText1020" font-family="Helvetica" x="390" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1022" font-family="Helvetica" x="425" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1023" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   clk </tspan></text><line id="SvgjsLine1024" x1="395" y1="70" x2="410" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1025" font-family="Helvetica" x="390" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="425" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   rst </tspan></text><line id="SvgjsLine1029" x1="395" y1="90" x2="410" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="390" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(D_BITS-1 downto 0) </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="425" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   din </tspan></text><line id="SvgjsLine1034" x1="395" y1="110" x2="410" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1035" font-family="Helvetica" x="390" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="425" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   put </tspan></text><line id="SvgjsLine1039" x1="395" y1="130" x2="410" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="390" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="425" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   got </tspan></text><line id="SvgjsLine1044" x1="395" y1="150" x2="410" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="606.6666666666666" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="606.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="571.6666666666666" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="571.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   full </tspan></text><line id="SvgjsLine1049" x1="586.6666666666666" y1="70" x2="601.6666666666666" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="606.6666666666666" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="606.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(D_BITS-1 downto 0) </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="571.6666666666666" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="571.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   dout </tspan></text><line id="SvgjsLine1054" x1="586.6666666666666" y1="90" x2="601.6666666666666" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="606.6666666666666" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="606.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="571.6666666666666" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="571.6666666666666" svgjs:data="{&quot;newLined&quot;:true}">   valid </tspan></text><line id="SvgjsLine1059" x1="586.6666666666666" y1="110" x2="601.6666666666666" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>EMACS settings: -<em>-  tab-width: 2; indent-tabs-mode: t -</em>- vim: tabstop=2:shiftwidth=2:noexpandtab kate: tab-width 2; replace-tabs off; indent-width 2; ============================================================================= Authors:     Jens Voss Entity:      Stack (LIFO) Description:</p><hr /><p>Implements a stack, a LIFO storage abstraction. License: ============================================================================= Copyright 2007-2016 Technische Universitaet Dresden - Germany Chair of VLSI-Design, Diagnostics and Architecture Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a> Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. =============================================================================</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D_BITS</td>
<td>positive</td>
<td></td>
<td>Data Width</td>
</tr>
<tr>
<td>MIN_DEPTH</td>
<td>positive</td>
<td></td>
<td>Minimum Stack Depth</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>in</td>
<td>std_logic</td>
<td>INPUTS</td>
</tr>
<tr>
<td>rst</td>
<td>in</td>
<td>std_logic</td>
<td>INPUTS</td>
</tr>
<tr>
<td>din</td>
<td>in</td>
<td>std_logic_vector(D_BITS-1 downto 0)</td>
<td>Data Input</td>
</tr>
<tr>
<td>put</td>
<td>in</td>
<td>std_logic</td>
<td>0 -&gt; pop, 1 -&gt; push</td>
</tr>
<tr>
<td>full</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>got</td>
<td>in</td>
<td>std_logic</td>
<td>Read Ports</td>
</tr>
<tr>
<td>dout</td>
<td>out</td>
<td>std_logic_vector(D_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>valid</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>stackpointer</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td>Signals</td>
</tr>
<tr>
<td>we</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>adr</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>s_adr</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>s_dout</td>
<td>std_logic_vector(D_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>s_valid</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>s_din</td>
<td>std_logic_vector(D_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>ctrl</td>
<td>ctrl_t</td>
<td></td>
</tr>
<tr>
<td>current_state</td>
<td>state</td>
<td></td>
</tr>
<tr>
<td>next_state</td>
<td>state</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A_BITS</td>
<td>natural</td>
<td>log2ceil(MIN_DEPTH)</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ctrl_t</td>
<td>(PUSH, POP, IDLE)</td>
<td>ctrl signal for stackpointer operations</td>
</tr>
<tr>
<td>state</td>
<td>(SEMPTY, NOTFULL, WAITING, SFULL)</td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li><p>unnamed: <em>( clk )</em></p></li>
<li><p>unnamed: <em>( current_state, put, stackpointer, got )</em></p></li>
<li><p>unnamed: <em>( clk )</em></p></li>
</ul><h2 id="instantiations">Instantiations</h2>
<ul>
<li>ram: poc.ocram_sp</li>
</ul><br><br><br><br><br><br>