Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov 27 19:11:51 2024
| Host         : stu-008 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file count74LS191_control_sets_placed.rpt
| Design       : count74LS191
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+--------------------------+------------------+----------------+
|        Clock Signal       | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+---------------+--------------------------+------------------+----------------+
|  Q_nxt_reg[1]_LDC_i_1_n_0 |               | Q_nxt_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  Q_nxt_reg[2]_LDC_i_1_n_0 |               | Q_nxt_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  Q_nxt_reg[3]_LDC_i_1_n_0 |               | Q_nxt_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  Q_nxt_reg[0]_LDC_i_1_n_0 |               | Q_nxt_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | Q_nxt_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | Q_nxt_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | Q_nxt_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | Q_nxt_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             | p_2_in        | Q_nxt_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             | p_2_in        | Q_nxt_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             | p_2_in        | Q_nxt_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             | p_2_in        | Q_nxt_reg[0]_LDC_i_1_n_0 |                1 |              1 |
+---------------------------+---------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
+--------+-----------------------+


