<b>iverilog</b><br><br>
<b>Preprocesses and compiles Verilog HDL (IEEE-1364) code, into executable programs for simulation.</b><br><br><b>More information: <a href="http://iverilog.icarus.com/">home page</a></b><br><br>
- Compile a source file into an executable:

<blockquote>iverilog <i>source.v</i> -o <i>executable</i></blockquote>
- Also display all warnings:

<blockquote>iverilog <i>source.v</i> -Wall -o <i>executable</i></blockquote>
- Compile and run explicitly using the VVP runtime:

<blockquote>iverilog -o <i>executable</i> -tvvp <i>source.v</i></blockquote>
- Compile using Verilog library files from a different path:

<blockquote>iverilog <i>source.v</i> -o <i>executable</i> -I<i>path/to/library_directory</i></blockquote>
- Preprocess Verilog code without compiling:

<blockquote>iverilog -E <i>source.v</i></blockquote>
