Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rca_w_regs
Version: T-2022.03-SP5
Date   : Tue May 16 19:10:00 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: data_out_reg[4]
              (rising edge-triggered flip-flop)
  Endpoint: data_out[4]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  data_out_reg[4]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)          0.00       0.00 r
  data_out_reg[4]/QN (ASYNC_DFFHx1_ASAP7_75t_R)          43.73      43.73 r
  data_out[4] (out)                                       0.00      43.73 r
  data arrival time                                                 43.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
