# The deadline to enrol in Winter session (S) courses on ACORN is **January 23.**


## About XEM7310 MIG
Vivado 2018.3 introduced a bug that causes errors when verifying the pin placement for the XEM7310 memory interface. This bug can be fixed with the patch available on this Xilinx answer record: [https://www.xilinx.com/support/answers/71898.html](https://www.xilinx.com/support/answers/71898.html).

## Size
640\*480 resolution
2 taps
1 bit each pixel each tap

640\*480\*2 over 10 frames

6144000 bits

5.85938 Mbits

0.732422 MB


## Speed
60Hz

10 frames

166.66.... ms

if FPGA run at 100MHz

16 666 666 cycles