//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_89
.address_size 64

	// .globl	triton__0d1d2d3d45de
.extern .shared .align 1 .b8 global_smem[];

.visible .entry triton__0d1d2d3d45de(
	.param .u64 triton__0d1d2d3d45de_param_0,
	.param .u64 triton__0d1d2d3d45de_param_1,
	.param .u64 triton__0d1d2d3d45de_param_2,
	.param .u64 triton__0d1d2d3d45de_param_3,
	.param .u32 triton__0d1d2d3d45de_param_4,
	.param .u32 triton__0d1d2d3d45de_param_5
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<41>;
	.reg .b16 	%rs<113>;
	.reg .b32 	%r<253>;
	.reg .f32 	%f<73>;
	.reg .b64 	%rd<45>;
	.loc	1 20 0
$L__func_begin0:
	.loc	1 20 0

	ld.param.u64 	%rd22, [triton__0d1d2d3d45de_param_0];
	ld.param.u64 	%rd23, [triton__0d1d2d3d45de_param_1];
$L__tmp0:
	.loc	1 24 44
	mov.u32 	%r24, %tid.x;
	ld.param.u64 	%rd24, [triton__0d1d2d3d45de_param_2];
	ld.param.u64 	%rd25, [triton__0d1d2d3d45de_param_3];
	bfe.u32 	%r25, %r24, 5, 3;
	bfe.u32 	%r26, %r24, 1, 4;
	shl.b32 	%r27, %r25, 4;
	or.b32  	%r28, %r27, %r26;
	bfe.u32 	%r29, %r24, 4, 1;
	shl.b32 	%r30, %r25, 1;
	or.b32  	%r31, %r30, %r29;
	.loc	1 27 44
	shl.b32 	%r32, %r24, 3;
	and.b32  	%r33, %r32, 8;
	and.b32  	%r34, %r24, 15;
	.loc	1 23 28
	mov.u32 %r1, %ctaid.y;
	.loc	1 23 48
	mov.u32 %r2, %ctaid.z;
	.loc	1 23 53
	add.s32 	%r35, %r2, 1;
	.loc	1 23 58
	mul.lo.s32 	%r36, %r1, %r35;
	shl.b32 	%r37, %r36, 8;
	.loc	1 24 23
	or.b32  	%r38, %r37, %r28;
	or.b32  	%r39, %r38, 128;
	or.b32  	%r40, %r37, %r31;
	or.b32  	%r41, %r40, 16;
	or.b32  	%r42, %r40, 32;
	or.b32  	%r43, %r40, 48;
	or.b32  	%r44, %r40, 64;
	or.b32  	%r45, %r40, 80;
	or.b32  	%r46, %r40, 96;
	or.b32  	%r47, %r40, 112;
	or.b32  	%r48, %r40, 128;
	or.b32  	%r49, %r40, 144;
	or.b32  	%r50, %r40, 160;
	or.b32  	%r51, %r40, 176;
	or.b32  	%r52, %r40, 192;
	or.b32  	%r53, %r40, 208;
	or.b32  	%r54, %r40, 224;
	or.b32  	%r55, %r40, 240;
	.loc	1 25 21
	setp.lt.s32 	%p22, %r38, 14850;
	setp.lt.s32 	%p23, %r39, 14850;
	setp.lt.s32 	%p24, %r40, 14850;
	setp.lt.s32 	%p25, %r41, 14850;
	setp.lt.s32 	%p26, %r42, 14850;
	setp.lt.s32 	%p27, %r43, 14850;
	setp.lt.s32 	%p28, %r44, 14850;
	setp.lt.s32 	%p29, %r45, 14850;
	setp.lt.s32 	%p30, %r46, 14850;
	setp.lt.s32 	%p31, %r47, 14850;
	setp.lt.s32 	%p32, %r48, 14850;
	setp.lt.s32 	%p33, %r49, 14850;
	setp.lt.s32 	%p34, %r50, 14850;
	setp.lt.s32 	%p35, %r51, 14850;
	setp.lt.s32 	%p36, %r52, 14850;
	setp.lt.s32 	%p37, %r53, 14850;
	setp.lt.s32 	%p38, %r54, 14850;
	setp.lt.s32 	%p39, %r55, 14850;
	.loc	1 26 28
	mov.u32 %r3, %ctaid.x;
	.loc	1 26 33
	shl.b32 	%r56, %r3, 4;
	.loc	1 27 23
	or.b32  	%r57, %r56, %r33;
	or.b32  	%r58, %r56, %r34;
	.loc	1 28 21
	setp.lt.s32 	%p3, %r57, 320;
	setp.lt.s32 	%p40, %r58, 320;
	.loc	1 32 20
	mul.hi.s32 	%r60, %r40, -1037155065;
	mad.lo.s32 	%r61, %r40, 1, %r60;
	shr.u32 	%r62, %r61, 31;
	shr.s32 	%r63, %r61, 9;
	add.s32 	%r64, %r63, %r62;
	mul.lo.s32 	%r65, %r64, 675;
	sub.s32 	%r66, %r40, %r65;
	mul.hi.s32 	%r68, %r41, -1037155065;
	mad.lo.s32 	%r69, %r41, 1, %r68;
	shr.u32 	%r70, %r69, 31;
	shr.s32 	%r71, %r69, 9;
	add.s32 	%r72, %r71, %r70;
	mul.lo.s32 	%r73, %r72, 675;
	sub.s32 	%r74, %r41, %r73;
	mul.hi.s32 	%r76, %r42, -1037155065;
	mad.lo.s32 	%r77, %r42, 1, %r76;
	shr.u32 	%r78, %r77, 31;
	shr.s32 	%r79, %r77, 9;
	add.s32 	%r80, %r79, %r78;
	mul.lo.s32 	%r81, %r80, 675;
	sub.s32 	%r82, %r42, %r81;
	mul.hi.s32 	%r84, %r43, -1037155065;
	mad.lo.s32 	%r85, %r43, 1, %r84;
	shr.u32 	%r86, %r85, 31;
	shr.s32 	%r87, %r85, 9;
	add.s32 	%r88, %r87, %r86;
	mul.lo.s32 	%r89, %r88, 675;
	sub.s32 	%r90, %r43, %r89;
	mul.hi.s32 	%r92, %r44, -1037155065;
	mad.lo.s32 	%r93, %r44, 1, %r92;
	shr.u32 	%r94, %r93, 31;
	shr.s32 	%r95, %r93, 9;
	add.s32 	%r96, %r95, %r94;
	mul.lo.s32 	%r97, %r96, 675;
	sub.s32 	%r98, %r44, %r97;
	mul.hi.s32 	%r100, %r45, -1037155065;
	mad.lo.s32 	%r101, %r45, 1, %r100;
	shr.u32 	%r102, %r101, 31;
	shr.s32 	%r103, %r101, 9;
	add.s32 	%r104, %r103, %r102;
	mul.lo.s32 	%r105, %r104, 675;
	sub.s32 	%r106, %r45, %r105;
	mul.hi.s32 	%r108, %r46, -1037155065;
	mad.lo.s32 	%r109, %r46, 1, %r108;
	shr.u32 	%r110, %r109, 31;
	shr.s32 	%r111, %r109, 9;
	add.s32 	%r112, %r111, %r110;
	mul.lo.s32 	%r113, %r112, 675;
	sub.s32 	%r114, %r46, %r113;
	mul.hi.s32 	%r116, %r47, -1037155065;
	mad.lo.s32 	%r117, %r47, 1, %r116;
	shr.u32 	%r118, %r117, 31;
	shr.s32 	%r119, %r117, 9;
	add.s32 	%r120, %r119, %r118;
	mul.lo.s32 	%r121, %r120, 675;
	sub.s32 	%r122, %r47, %r121;
	mul.hi.s32 	%r124, %r48, -1037155065;
	mad.lo.s32 	%r125, %r48, 1, %r124;
	shr.u32 	%r126, %r125, 31;
	shr.s32 	%r127, %r125, 9;
	add.s32 	%r128, %r127, %r126;
	mul.lo.s32 	%r129, %r128, 675;
	sub.s32 	%r130, %r48, %r129;
	mul.hi.s32 	%r132, %r49, -1037155065;
	mad.lo.s32 	%r133, %r49, 1, %r132;
	shr.u32 	%r134, %r133, 31;
	shr.s32 	%r135, %r133, 9;
	add.s32 	%r136, %r135, %r134;
	mul.lo.s32 	%r137, %r136, 675;
	sub.s32 	%r138, %r49, %r137;
	mul.hi.s32 	%r140, %r50, -1037155065;
	mad.lo.s32 	%r141, %r50, 1, %r140;
	shr.u32 	%r142, %r141, 31;
	shr.s32 	%r143, %r141, 9;
	add.s32 	%r144, %r143, %r142;
	mul.lo.s32 	%r145, %r144, 675;
	sub.s32 	%r146, %r50, %r145;
	mul.hi.s32 	%r148, %r51, -1037155065;
	mad.lo.s32 	%r149, %r51, 1, %r148;
	shr.u32 	%r150, %r149, 31;
	shr.s32 	%r151, %r149, 9;
	add.s32 	%r152, %r151, %r150;
	mul.lo.s32 	%r153, %r152, 675;
	sub.s32 	%r154, %r51, %r153;
	mul.hi.s32 	%r156, %r52, -1037155065;
	mad.lo.s32 	%r157, %r52, 1, %r156;
	shr.u32 	%r158, %r157, 31;
	shr.s32 	%r159, %r157, 9;
	add.s32 	%r160, %r159, %r158;
	mul.lo.s32 	%r161, %r160, 675;
	sub.s32 	%r162, %r52, %r161;
	mul.hi.s32 	%r164, %r53, -1037155065;
	mad.lo.s32 	%r165, %r53, 1, %r164;
	shr.u32 	%r166, %r165, 31;
	shr.s32 	%r167, %r165, 9;
	add.s32 	%r168, %r167, %r166;
	mul.lo.s32 	%r169, %r168, 675;
	sub.s32 	%r170, %r53, %r169;
	mul.hi.s32 	%r172, %r54, -1037155065;
	mad.lo.s32 	%r173, %r54, 1, %r172;
	shr.u32 	%r174, %r173, 31;
	shr.s32 	%r175, %r173, 9;
	add.s32 	%r176, %r175, %r174;
	mul.lo.s32 	%r177, %r176, 675;
	sub.s32 	%r178, %r54, %r177;
	mul.hi.s32 	%r180, %r55, -1037155065;
	mad.lo.s32 	%r181, %r55, 1, %r180;
	shr.u32 	%r182, %r181, 31;
	shr.s32 	%r183, %r181, 9;
	add.s32 	%r184, %r183, %r182;
	mul.lo.s32 	%r185, %r184, 675;
	sub.s32 	%r186, %r55, %r185;
	.loc	1 33 36
	mad.lo.s32 	%r187, %r38, 320, %r57;
	add.s32 	%r188, %r187, 40960;
	.loc	1 33 30
	mul.wide.s32 	%rd26, %r187, 2;
	add.s64 	%rd1, %rd22, %rd26;
	mul.wide.s32 	%rd27, %r188, 2;
	add.s64 	%rd2, %rd22, %rd27;
	.loc	1 33 54
	and.pred  	%p1, %p3, %p22;
	and.pred  	%p2, %p3, %p23;
	and.pred  	%p6, %p40, %p24;
	and.pred  	%p7, %p40, %p25;
	and.pred  	%p8, %p40, %p26;
	and.pred  	%p9, %p40, %p27;
	and.pred  	%p10, %p40, %p28;
	and.pred  	%p11, %p40, %p29;
	and.pred  	%p12, %p40, %p30;
	and.pred  	%p13, %p40, %p31;
	and.pred  	%p14, %p40, %p32;
	and.pred  	%p15, %p40, %p33;
	and.pred  	%p16, %p40, %p34;
	and.pred  	%p17, %p40, %p35;
	and.pred  	%p18, %p40, %p36;
	and.pred  	%p19, %p40, %p37;
	and.pred  	%p20, %p40, %p38;
	and.pred  	%p21, %p40, %p39;
	.loc	1 33 46
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r4, %r5, %r6, %r7 }, [ %rd1 + 0 ];
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r8, %r9, %r10, %r11 }, [ %rd2 + 0 ];
	cvt.u16.u32 	%rs17, %r8;
	cvt.u16.u32 	%rs19, %r9;
	cvt.u16.u32 	%rs21, %r10;
	cvt.u16.u32 	%rs23, %r11;
	.loc	1 33 94
	cvt.f32.f16 	%f1, %rs17;
	cvt.f32.f16 	%f2, %rs19;
	cvt.f32.f16 	%f3, %rs21;
	cvt.f32.f16 	%f4, %rs23;
	.loc	1 34 30
	mul.wide.s32 	%rd28, %r57, 2;
	add.s64 	%rd3, %rd23, %rd28;
	.loc	1 34 35
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r12, %r13, %r14, %r15 }, [ %rd3 + 0 ];
	{ .reg .b16 tmp; mov.b32 {tmp, %rs25}, %r12; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs27}, %r13; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs29}, %r14; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs31}, %r15; }
	.loc	1 33 46
	cvt.u16.u32 	%rs33, %r4;
	cvt.u16.u32 	%rs34, %r12;
	mov.b32 	%r189, {%rs33, %rs34};
	.loc	1 33 94
	mov.b32 	{%rs35, %rs36}, %r189;
	cvt.f32.f16 	%f5, %rs36;
	cvt.f32.f16 	%f6, %rs35;
	.loc	1 34 75
	cvt.f32.f16 	%f7, %rs25;
	.loc	1 33 46
	cvt.u16.u32 	%rs37, %r5;
	cvt.u16.u32 	%rs38, %r13;
	mov.b32 	%r191, {%rs37, %rs38};
	.loc	1 33 94
	mov.b32 	{%rs39, %rs40}, %r191;
	cvt.f32.f16 	%f8, %rs40;
	cvt.f32.f16 	%f9, %rs39;
	.loc	1 34 75
	cvt.f32.f16 	%f10, %rs27;
	.loc	1 33 46
	cvt.u16.u32 	%rs41, %r6;
	cvt.u16.u32 	%rs42, %r14;
	mov.b32 	%r193, {%rs41, %rs42};
	.loc	1 33 94
	mov.b32 	{%rs43, %rs44}, %r193;
	cvt.f32.f16 	%f11, %rs44;
	cvt.f32.f16 	%f12, %rs43;
	.loc	1 34 75
	cvt.f32.f16 	%f13, %rs29;
	.loc	1 33 46
	cvt.u16.u32 	%rs45, %r7;
	cvt.u16.u32 	%rs46, %r15;
	mov.b32 	%r195, {%rs45, %rs46};
	.loc	1 33 94
	mov.b32 	{%rs47, %rs48}, %r195;
	cvt.f32.f16 	%f14, %rs48;
	cvt.f32.f16 	%f15, %rs47;
	.loc	1 34 75
	cvt.f32.f16 	%f16, %rs31;
	.loc	1 35 30
	add.s64 	%rd4, %rd24, %rd26;
	add.s64 	%rd5, %rd24, %rd27;
	.loc	1 35 46
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r16, %r17, %r18, %r19 }, [ %rd4 + 0 ];
	cvt.u16.u32 	%rs49, %r16;
	cvt.u16.u32 	%rs51, %r17;
	cvt.u16.u32 	%rs53, %r18;
	cvt.u16.u32 	%rs55, %r19;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r20, %r21, %r22, %r23 }, [ %rd5 + 0 ];
	cvt.u16.u32 	%rs57, %r20;
	cvt.u16.u32 	%rs59, %r21;
	cvt.u16.u32 	%rs61, %r22;
	cvt.u16.u32 	%rs63, %r23;
	.loc	1 35 94
	cvt.f32.f16 	%f17, %rs49;
	cvt.f32.f16 	%f18, %rs51;
	cvt.f32.f16 	%f19, %rs53;
	cvt.f32.f16 	%f20, %rs55;
	cvt.f32.f16 	%f21, %rs57;
	cvt.f32.f16 	%f22, %rs59;
	cvt.f32.f16 	%f23, %rs61;
	cvt.f32.f16 	%f24, %rs63;
	.loc	1 36 18
	add.f32 	%f25, %f6, %f5;
	add.f32 	%f26, %f9, %f8;
	add.f32 	%f27, %f12, %f11;
	add.f32 	%f28, %f15, %f14;
	add.f32 	%f29, %f5, %f1;
	add.f32 	%f30, %f8, %f2;
	add.f32 	%f31, %f11, %f3;
	add.f32 	%f32, %f14, %f4;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs65}, %r4; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs66}, %r16; }
	mov.b32 	%r197, {%rs65, %rs66};
	.loc	1 33 94
	mov.b32 	{%rs67, %rs68}, %r197;
	cvt.f32.f16 	%f33, %rs68;
	cvt.f32.f16 	%f34, %rs67;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs69}, %r5; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs70}, %r17; }
	mov.b32 	%r199, {%rs69, %rs70};
	.loc	1 33 94
	mov.b32 	{%rs71, %rs72}, %r199;
	cvt.f32.f16 	%f35, %rs72;
	cvt.f32.f16 	%f36, %rs71;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs73}, %r6; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs74}, %r18; }
	mov.b32 	%r201, {%rs73, %rs74};
	.loc	1 33 94
	mov.b32 	{%rs75, %rs76}, %r201;
	cvt.f32.f16 	%f37, %rs76;
	cvt.f32.f16 	%f38, %rs75;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs77}, %r7; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs78}, %r19; }
	mov.b32 	%r203, {%rs77, %rs78};
	.loc	1 33 94
	mov.b32 	{%rs79, %rs80}, %r203;
	cvt.f32.f16 	%f39, %rs80;
	cvt.f32.f16 	%f40, %rs79;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs81}, %r8; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs82}, %r20; }
	mov.b32 	%r205, {%rs81, %rs82};
	.loc	1 33 94
	mov.b32 	{%rs83, %rs84}, %r205;
	cvt.f32.f16 	%f41, %rs84;
	cvt.f32.f16 	%f42, %rs83;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs85}, %r9; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs86}, %r21; }
	mov.b32 	%r207, {%rs85, %rs86};
	.loc	1 33 94
	mov.b32 	{%rs87, %rs88}, %r207;
	cvt.f32.f16 	%f43, %rs88;
	cvt.f32.f16 	%f44, %rs87;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs89}, %r10; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs90}, %r22; }
	mov.b32 	%r209, {%rs89, %rs90};
	.loc	1 33 94
	mov.b32 	{%rs91, %rs92}, %r209;
	cvt.f32.f16 	%f45, %rs92;
	cvt.f32.f16 	%f46, %rs91;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs93}, %r11; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs94}, %r23; }
	mov.b32 	%r211, {%rs93, %rs94};
	.loc	1 33 94
	mov.b32 	{%rs95, %rs96}, %r211;
	cvt.f32.f16 	%f47, %rs96;
	cvt.f32.f16 	%f48, %rs95;
	.loc	1 39 18
	fma.rn.f32 	%f49, %f17, 0f3E000000, %f25;
	add.f32 	%f50, %f34, %f7;
	fma.rn.f32 	%f51, %f33, 0f3E000000, %f50;
	fma.rn.f32 	%f52, %f18, 0f3E000000, %f26;
	add.f32 	%f53, %f36, %f10;
	fma.rn.f32 	%f54, %f35, 0f3E000000, %f53;
	fma.rn.f32 	%f55, %f19, 0f3E000000, %f27;
	add.f32 	%f56, %f38, %f13;
	fma.rn.f32 	%f57, %f37, 0f3E000000, %f56;
	fma.rn.f32 	%f58, %f20, 0f3E000000, %f28;
	add.f32 	%f59, %f40, %f16;
	fma.rn.f32 	%f60, %f39, 0f3E000000, %f59;
	fma.rn.f32 	%f61, %f21, 0f3E000000, %f29;
	add.f32 	%f62, %f42, %f7;
	fma.rn.f32 	%f63, %f41, 0f3E000000, %f62;
	fma.rn.f32 	%f64, %f22, 0f3E000000, %f30;
	add.f32 	%f65, %f44, %f10;
	fma.rn.f32 	%f66, %f43, 0f3E000000, %f65;
	fma.rn.f32 	%f67, %f23, 0f3E000000, %f31;
	add.f32 	%f68, %f46, %f13;
	fma.rn.f32 	%f69, %f45, 0f3E000000, %f68;
	fma.rn.f32 	%f70, %f24, 0f3E000000, %f32;
	add.f32 	%f71, %f48, %f16;
	fma.rn.f32 	%f72, %f47, 0f3E000000, %f71;
	.loc	1 40 35
	mul.lo.s32 	%r213, %r58, 675;
	.loc	1 40 31
	add.s32 	%r214, %r66, %r213;
	add.s32 	%r215, %r74, %r213;
	add.s32 	%r216, %r82, %r213;
	add.s32 	%r217, %r90, %r213;
	add.s32 	%r218, %r98, %r213;
	add.s32 	%r219, %r106, %r213;
	add.s32 	%r220, %r114, %r213;
	add.s32 	%r221, %r122, %r213;
	add.s32 	%r222, %r130, %r213;
	add.s32 	%r223, %r138, %r213;
	add.s32 	%r224, %r146, %r213;
	add.s32 	%r225, %r154, %r213;
	add.s32 	%r226, %r162, %r213;
	add.s32 	%r227, %r170, %r213;
	add.s32 	%r228, %r178, %r213;
	add.s32 	%r229, %r186, %r213;
	.loc	1 40 42
	mad.lo.s32 	%r230, %r64, 216000, %r214;
	mad.lo.s32 	%r231, %r72, 216000, %r215;
	mad.lo.s32 	%r232, %r80, 216000, %r216;
	mad.lo.s32 	%r233, %r88, 216000, %r217;
	mad.lo.s32 	%r234, %r96, 216000, %r218;
	mad.lo.s32 	%r235, %r104, 216000, %r219;
	mad.lo.s32 	%r236, %r112, 216000, %r220;
	mad.lo.s32 	%r237, %r120, 216000, %r221;
	mad.lo.s32 	%r238, %r128, 216000, %r222;
	mad.lo.s32 	%r239, %r136, 216000, %r223;
	mad.lo.s32 	%r240, %r144, 216000, %r224;
	mad.lo.s32 	%r241, %r152, 216000, %r225;
	mad.lo.s32 	%r242, %r160, 216000, %r226;
	mad.lo.s32 	%r243, %r168, 216000, %r227;
	mad.lo.s32 	%r244, %r176, 216000, %r228;
	mad.lo.s32 	%r245, %r184, 216000, %r229;
	.loc	1 40 25
	mul.wide.s32 	%rd29, %r230, 2;
	add.s64 	%rd6, %rd25, %rd29;
	mul.wide.s32 	%rd30, %r231, 2;
	add.s64 	%rd7, %rd25, %rd30;
	mul.wide.s32 	%rd31, %r232, 2;
	add.s64 	%rd8, %rd25, %rd31;
	mul.wide.s32 	%rd32, %r233, 2;
	add.s64 	%rd9, %rd25, %rd32;
	mul.wide.s32 	%rd33, %r234, 2;
	add.s64 	%rd10, %rd25, %rd33;
	mul.wide.s32 	%rd34, %r235, 2;
	add.s64 	%rd11, %rd25, %rd34;
	mul.wide.s32 	%rd35, %r236, 2;
	add.s64 	%rd12, %rd25, %rd35;
	mul.wide.s32 	%rd36, %r237, 2;
	add.s64 	%rd13, %rd25, %rd36;
	mul.wide.s32 	%rd37, %r238, 2;
	add.s64 	%rd14, %rd25, %rd37;
	mul.wide.s32 	%rd38, %r239, 2;
	add.s64 	%rd15, %rd25, %rd38;
	mul.wide.s32 	%rd39, %r240, 2;
	add.s64 	%rd16, %rd25, %rd39;
	mul.wide.s32 	%rd40, %r241, 2;
	add.s64 	%rd17, %rd25, %rd40;
	mul.wide.s32 	%rd41, %r242, 2;
	add.s64 	%rd18, %rd25, %rd41;
	mul.wide.s32 	%rd42, %r243, 2;
	add.s64 	%rd19, %rd25, %rd42;
	mul.wide.s32 	%rd43, %r244, 2;
	add.s64 	%rd20, %rd25, %rd43;
	mul.wide.s32 	%rd44, %r245, 2;
	add.s64 	%rd21, %rd25, %rd44;
	.loc	1 40 61
	cvt.rn.f16.f32 	%rs97, %f49;
	cvt.rn.f16.f32 	%rs98, %f51;
	cvt.rn.f16.f32 	%rs99, %f52;
	cvt.rn.f16.f32 	%rs100, %f54;
	cvt.rn.f16.f32 	%rs101, %f55;
	cvt.rn.f16.f32 	%rs102, %f57;
	cvt.rn.f16.f32 	%rs103, %f58;
	cvt.rn.f16.f32 	%rs104, %f60;
	cvt.rn.f16.f32 	%rs105, %f61;
	cvt.rn.f16.f32 	%rs106, %f63;
	cvt.rn.f16.f32 	%rs107, %f64;
	cvt.rn.f16.f32 	%rs108, %f66;
	cvt.rn.f16.f32 	%rs109, %f67;
	cvt.rn.f16.f32 	%rs110, %f69;
	cvt.rn.f16.f32 	%rs111, %f70;
	cvt.rn.f16.f32 	%rs112, %f72;
	mad.lo.s32 	%r246, %r28, 17, %r33;
	shl.b32 	%r247, %r246, 1;
	mov.u32 	%r248, global_smem;
	add.s32 	%r249, %r248, %r247;
	st.shared.b16 	[%r249], %rs97;
	st.shared.b16 	[%r249+2], %rs98;
	st.shared.b16 	[%r249+4], %rs99;
	st.shared.b16 	[%r249+6], %rs100;
	st.shared.b16 	[%r249+8], %rs101;
	st.shared.b16 	[%r249+10], %rs102;
	st.shared.b16 	[%r249+12], %rs103;
	st.shared.b16 	[%r249+14], %rs104;
	bar.sync 	0;
	mad.lo.s32 	%r250, %r31, 17, %r34;
	shl.b32 	%r251, %r250, 1;
	add.s32 	%r252, %r248, %r251;
	ld.shared.u16 	%rs1, [%r252];
	ld.shared.u16 	%rs2, [%r252+544];
	ld.shared.u16 	%rs3, [%r252+1088];
	ld.shared.u16 	%rs4, [%r252+1632];
	ld.shared.u16 	%rs5, [%r252+2176];
	ld.shared.u16 	%rs6, [%r252+2720];
	ld.shared.u16 	%rs7, [%r252+3264];
	ld.shared.u16 	%rs8, [%r252+3808];
	bar.sync 	0;
	st.shared.b16 	[%r249], %rs105;
	st.shared.b16 	[%r249+2], %rs106;
	st.shared.b16 	[%r249+4], %rs107;
	st.shared.b16 	[%r249+6], %rs108;
	st.shared.b16 	[%r249+8], %rs109;
	st.shared.b16 	[%r249+10], %rs110;
	st.shared.b16 	[%r249+12], %rs111;
	st.shared.b16 	[%r249+14], %rs112;
	bar.sync 	0;
	ld.shared.u16 	%rs9, [%r252];
	ld.shared.u16 	%rs10, [%r252+544];
	ld.shared.u16 	%rs11, [%r252+1088];
	ld.shared.u16 	%rs12, [%r252+1632];
	ld.shared.u16 	%rs13, [%r252+2176];
	ld.shared.u16 	%rs14, [%r252+2720];
	ld.shared.u16 	%rs15, [%r252+3264];
	ld.shared.u16 	%rs16, [%r252+3808];
	@%p6 st.global.b16 [ %rd6 + 0 ], { %rs1 };
	@%p7 st.global.b16 [ %rd7 + 0 ], { %rs2 };
	@%p8 st.global.b16 [ %rd8 + 0 ], { %rs3 };
	@%p9 st.global.b16 [ %rd9 + 0 ], { %rs4 };
	@%p10 st.global.b16 [ %rd10 + 0 ], { %rs5 };
	@%p11 st.global.b16 [ %rd11 + 0 ], { %rs6 };
	@%p12 st.global.b16 [ %rd12 + 0 ], { %rs7 };
	@%p13 st.global.b16 [ %rd13 + 0 ], { %rs8 };
	@%p14 st.global.b16 [ %rd14 + 0 ], { %rs9 };
	@%p15 st.global.b16 [ %rd15 + 0 ], { %rs10 };
	@%p16 st.global.b16 [ %rd16 + 0 ], { %rs11 };
	@%p17 st.global.b16 [ %rd17 + 0 ], { %rs12 };
	@%p18 st.global.b16 [ %rd18 + 0 ], { %rs13 };
	@%p19 st.global.b16 [ %rd19 + 0 ], { %rs14 };
	@%p20 st.global.b16 [ %rd20 + 0 ], { %rs15 };
	@%p21 st.global.b16 [ %rd21 + 0 ], { %rs16 };
	.loc	1 40 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/workspace/caption-remover-main/src/stages/inpaint/../../../.torch_compile_cache/fl/cflmorxwram7b53hs73bzvriztaxm7ly3y2s7goaejppuevdgnlk.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 1
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 180
.b8 66
.b8 12
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 2
.b8 46
.b8 0
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 135
.b8 64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 63
.b8 12
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 243
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 102
.b8 108
.b8 109
.b8 111
.b8 114
.b8 120
.b8 119
.b8 114
.b8 97
.b8 109
.b8 55
.b8 98
.b8 53
.b8 51
.b8 104
.b8 115
.b8 55
.b8 51
.b8 98
.b8 122
.b8 118
.b8 114
.b8 105
.b8 122
.b8 116
.b8 97
.b8 120
.b8 109
.b8 55
.b8 108
.b8 121
.b8 51
.b8 121
.b8 50
.b8 115
.b8 55
.b8 103
.b8 111
.b8 97
.b8 101
.b8 106
.b8 112
.b8 112
.b8 117
.b8 101
.b8 118
.b8 100
.b8 103
.b8 110
.b8 108
.b8 107
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 119
.b8 111
.b8 114
.b8 107
.b8 115
.b8 112
.b8 97
.b8 99
.b8 101
.b8 47
.b8 99
.b8 97
.b8 112
.b8 116
.b8 105
.b8 111
.b8 110
.b8 45
.b8 114
.b8 101
.b8 109
.b8 111
.b8 118
.b8 101
.b8 114
.b8 45
.b8 109
.b8 97
.b8 105
.b8 110
.b8 47
.b8 115
.b8 114
.b8 99
.b8 47
.b8 115
.b8 116
.b8 97
.b8 103
.b8 101
.b8 115
.b8 47
.b8 105
.b8 110
.b8 112
.b8 97
.b8 105
.b8 110
.b8 116
.b8 47
.b8 46
.b8 46
.b8 47
.b8 46
.b8 46
.b8 47
.b8 46
.b8 46
.b8 47
.b8 46
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 95
.b8 99
.b8 111
.b8 109
.b8 112
.b8 105
.b8 108
.b8 101
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 102
.b8 108
.b8 0
.b8 1
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 2
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 1
.b8 156
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 53
.b8 100
.b8 101
.b8 0
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 53
.b8 100
.b8 101
.b8 0
.b8 1
.b8 20
.b8 1
.b8 0
	}
	.section	.debug_pubnames
	{
.b32 $L__pubNames_end0-$L__pubNames_start0
$L__pubNames_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 247
.b32 182
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 53
.b8 100
.b8 101
.b8 0
.b32 0
$L__pubNames_end0:
	}
	.section	.debug_pubtypes
	{
.b32 $L__pubTypes_end0-$L__pubTypes_start0
$L__pubTypes_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 247
.b32 0
$L__pubTypes_end0:
	}
	.section	.debug_loc	{	}
