Execution of the Task 4

Use the following instructions to get the gtkwave window

ls - to check the contents of the folder

iverilog abdul.v abdul_tb.v - to simulate the verilog code and to check the errors

./a.out - to get the output and make vcd file to be ready open

![Screenshot from 2024-03-20 14-40-22](https://github.com/KMounavi19/KMounavi19/assets/160726381/942274a4-b03b-4fe1-966e-9ecc0ac32098)
after running the command gtkwave mounavi.vcd
![Screenshot from 2024-03-20 13-59-17](https://github.com/KMounavi19/KMounavi19/assets/160726381/b0a4e65e-f72e-4652-bb3c-2ed72200f77a)
Lets move on to the execution Stage with Waveforms obtained for running the gtkwave mounavi.vcd

1.When instantiated module is selected we get all the registers and wires as shown in the below figure
![WhatsApp Image 2024-03-20 at 8 55 43 PM](https://github.com/KMounavi19/KMounavi19/assets/160726381/99f39c9e-43af-4903-a95e-8644413b1de0)
2.Upon adding few signals the waves can be see as shown in the below figure
![Screenshot from 2024-03-20 14-24-56](https://github.com/KMounavi19/KMounavi19/assets/160726381/b9b705e5-165c-4540-865e-7af91d6433ac)
Output showing the ADD Operation
![WhatsApp Image 2024-03-20 at 9 02 52 PM](https://github.com/KMounavi19/KMounavi19/assets/160726381/00ef2077-3d11-4571-898a-f4f8c99cc778)
Output showing the SUB Operation
![WhatsApp Image 2024-03-20 at 9 22 56 PM](https://github.com/KMounavi19/KMounavi19/assets/160726381/de0f79a1-e175-4dac-9d4d-fbb4b2bd9afd)

Output showing the AND Operation
![WhatsApp Image 2024-03-20 at 9 06 20 PM](https://github.com/KMounavi19/KMounavi19/assets/160726381/e2003cd5-4aab-470d-b79a-0c463a6617cc)
Output showing the OR Operation 
![WhatsApp Image 2024-03-20 at 9 09 43 PM](https://github.com/KMounavi19/KMounavi19/assets/160726381/cfa58a20-018f-47be-bf6c-3d56b221647c)
Output showing the XOR Operation
![WhatsApp Image 2024-03-20 at 9 19 32 PM](https://github.com/KMounavi19/KMounavi19/assets/160726381/e5eca7e1-f3db-4b21-b2dd-3cec6e3843e2)













