<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_4fb9df67_A1011</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011')">rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt"><a href="mod402.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod402.html#Toggle" > 86.49</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod402.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30879"  onclick="showContent('inst_tag_30879')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30879_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30879_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30879_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30883"  onclick="showContent('inst_tag_30883')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30883_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30883_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30883_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30888"  onclick="showContent('inst_tag_30888')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30888_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30888_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30888_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30894"  onclick="showContent('inst_tag_30894')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30894_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30894_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30894_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30869"  onclick="showContent('inst_tag_30869')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30869_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30869_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30869_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30870"  onclick="showContent('inst_tag_30870')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30870_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30870_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30870_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30872"  onclick="showContent('inst_tag_30872')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30872_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30872_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30872_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30874"  onclick="showContent('inst_tag_30874')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30874_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30874_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30874_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30875"  onclick="showContent('inst_tag_30875')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30875_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30875_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30875_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30878"  onclick="showContent('inst_tag_30878')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30878_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30878_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30878_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30880"  onclick="showContent('inst_tag_30880')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30880_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30880_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30880_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30884"  onclick="showContent('inst_tag_30884')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30884_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30884_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30884_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30889"  onclick="showContent('inst_tag_30889')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30889_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30889_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30889_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30892"  onclick="showContent('inst_tag_30892')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30892_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30892_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30892_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30893"  onclick="showContent('inst_tag_30893')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30893_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30893_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30893_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30895"  onclick="showContent('inst_tag_30895')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30895_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30895_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30895_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30871"  onclick="showContent('inst_tag_30871')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30871_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30871_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30871_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30873"  onclick="showContent('inst_tag_30873')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30873_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30873_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30873_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30881"  onclick="showContent('inst_tag_30881')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30881_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30881_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30881_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30886"  onclick="showContent('inst_tag_30886')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30886_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30886_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30886_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30897"  onclick="showContent('inst_tag_30897')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30897_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30897_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30897_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30876"  onclick="showContent('inst_tag_30876')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30876_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30876_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30876_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30877"  onclick="showContent('inst_tag_30877')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30877_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30877_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30877_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30882"  onclick="showContent('inst_tag_30882')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30882_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30882_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30882_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30885"  onclick="showContent('inst_tag_30885')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30885_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30885_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30885_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30887"  onclick="showContent('inst_tag_30887')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30887_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30887_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30887_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30896"  onclick="showContent('inst_tag_30896')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30896_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30896_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30896_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30898"  onclick="showContent('inst_tag_30898')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30898_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30898_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30898_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30890"  onclick="showContent('inst_tag_30890')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></td>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod402.html#inst_tag_30890_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30890_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod402.html#inst_tag_30890_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod402.html#inst_tag_30891"  onclick="showContent('inst_tag_30891')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></td>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt"><a href="mod402.html#inst_tag_30891_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30891_Toggle" > 86.49</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod402.html#inst_tag_30891_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_30879'>
<hr>
<a name="inst_tag_30879"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_30879" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30879_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30879_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30879_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1351.html#inst_tag_99226" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30883'>
<hr>
<a name="inst_tag_30883"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_30883" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30883_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30883_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30883_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod357.html#inst_tag_29749" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30888'>
<hr>
<a name="inst_tag_30888"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30888" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30888_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30888_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30888_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2483.html#inst_tag_248263" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30894'>
<hr>
<a name="inst_tag_30894"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30894" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30894_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30894_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30894_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2531.html#inst_tag_255939" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30869'>
<hr>
<a name="inst_tag_30869"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30869_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30869_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30869_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2655.html#inst_tag_260325" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30870'>
<hr>
<a name="inst_tag_30870"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30870_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30870_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30870_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1954.html#inst_tag_192140" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30872'>
<hr>
<a name="inst_tag_30872"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30872_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30872_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30872_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod346.html#inst_tag_29725" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30874'>
<hr>
<a name="inst_tag_30874"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30874" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30874_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30874_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30874_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod634.html#inst_tag_37626" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30875'>
<hr>
<a name="inst_tag_30875"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30875" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30875_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30875_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30875_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod829.html#inst_tag_67987" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30878'>
<hr>
<a name="inst_tag_30878"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30878" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30878_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30878_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30878_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.42</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod397.html#inst_tag_30855" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30880'>
<hr>
<a name="inst_tag_30880"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_30880" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30880_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30880_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30880_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.68</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod736.html#inst_tag_46167" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30884'>
<hr>
<a name="inst_tag_30884"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_30884" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30884_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30884_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30884_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1021.html#inst_tag_75314" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30889'>
<hr>
<a name="inst_tag_30889"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30889" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30889_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30889_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30889_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod180.html#inst_tag_13150" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30892'>
<hr>
<a name="inst_tag_30892"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30892" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30892_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30892_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30892_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2614.html#inst_tag_258515" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30893'>
<hr>
<a name="inst_tag_30893"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30893" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30893_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30893_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30893_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1050.html#inst_tag_76707" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30895'>
<hr>
<a name="inst_tag_30895"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30895" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30895_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod402.html#inst_tag_30895_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30895_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.24</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.32</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod212.html#inst_tag_13476" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30871'>
<hr>
<a name="inst_tag_30871"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30871_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30871_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30871_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.40</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.97</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod966.html#inst_tag_74146" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30873'>
<hr>
<a name="inst_tag_30873"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30873" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30873_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30873_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30873_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod586.html#inst_tag_33486" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30881'>
<hr>
<a name="inst_tag_30881"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30881" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30881_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30881_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30881_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod404.html#inst_tag_30900" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30886'>
<hr>
<a name="inst_tag_30886"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_30886" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30886_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30886_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30886_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.32</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.65</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1131.html#inst_tag_77472" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30897'>
<hr>
<a name="inst_tag_30897"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30897" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30897_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30897_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30897_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.32</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.65</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1158.html#inst_tag_79471" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30876'>
<hr>
<a name="inst_tag_30876"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30876" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30876_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30876_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30876_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.68</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1207.html#inst_tag_80343" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30877'>
<hr>
<a name="inst_tag_30877"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30877" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30877_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30877_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30877_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.32</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.65</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod710.html#inst_tag_39049" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30882'>
<hr>
<a name="inst_tag_30882"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30882" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30882_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30882_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30882_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2423.html#inst_tag_236366" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30885'>
<hr>
<a name="inst_tag_30885"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30885" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30885_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30885_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30885_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.99</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.35</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod15.html#inst_tag_131" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30887'>
<hr>
<a name="inst_tag_30887"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_30887" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30887_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30887_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30887_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.68</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1165.html#inst_tag_79478" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30896'>
<hr>
<a name="inst_tag_30896"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30896" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30896_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30896_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30896_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.32</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.65</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod216.html#inst_tag_13480" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30898'>
<hr>
<a name="inst_tag_30898"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30898" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30898_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod402.html#inst_tag_30898_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod402.html#inst_tag_30898_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.24</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.32</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod341.html#inst_tag_28922" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30890'>
<hr>
<a name="inst_tag_30890"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30890" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod402.html#inst_tag_30890_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30890_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod402.html#inst_tag_30890_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.70</td>
<td class="s5 cl rt"> 56.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 41.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_25" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30891'>
<hr>
<a name="inst_tag_30891"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_30891" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt"><a href="mod402.html#inst_tag_30891_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod402.html#inst_tag_30891_Toggle" > 86.49</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod402.html#inst_tag_30891_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.49</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.64</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 71.94</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1793.html#inst_tag_175117" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod402.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod402.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">64</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">64</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod402.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30879'>
<a name="inst_tag_30879_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30879" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30879_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30879" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30879_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30879" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30883'>
<a name="inst_tag_30883_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30883" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30883_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30883" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30883_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30883" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30888'>
<a name="inst_tag_30888_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30888" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30888_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30888" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30888_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30888" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30894'>
<a name="inst_tag_30894_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30894" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30894_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30894" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30894_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30894" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30869'>
<a name="inst_tag_30869_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30869_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30869_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30869" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30870'>
<a name="inst_tag_30870_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30870_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30870_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30870" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30872'>
<a name="inst_tag_30872_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30872_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30872_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30872" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30874'>
<a name="inst_tag_30874_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30874" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30874_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30874" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30874_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30874" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30875'>
<a name="inst_tag_30875_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30875" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30875_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30875" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30875_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30875" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30878'>
<a name="inst_tag_30878_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30878" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30878_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30878" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30878_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30878" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30880'>
<a name="inst_tag_30880_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30880" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30880_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30880" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30880_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30880" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30884'>
<a name="inst_tag_30884_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30884" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30884_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30884" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30884_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30884" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30889'>
<a name="inst_tag_30889_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30889" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30889_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30889" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30889_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30889" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30892'>
<a name="inst_tag_30892_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30892" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30892_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30892" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30892_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30892" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30893'>
<a name="inst_tag_30893_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30893" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30893_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30893" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30893_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30893" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30895'>
<a name="inst_tag_30895_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30895" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30895_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30895" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30895_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30895" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30871'>
<a name="inst_tag_30871_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30871_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30871_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30871" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30873'>
<a name="inst_tag_30873_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30873" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30873_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30873" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30873_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30873" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30881'>
<a name="inst_tag_30881_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30881" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30881_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30881" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30881_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30881" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30886'>
<a name="inst_tag_30886_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30886" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30886_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30886" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30886_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30886" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30897'>
<a name="inst_tag_30897_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30897" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30897_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30897" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30897_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30897" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30876'>
<a name="inst_tag_30876_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30876" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30876_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30876" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30876_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30876" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30877'>
<a name="inst_tag_30877_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30877" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30877_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30877" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30877_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30877" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30882'>
<a name="inst_tag_30882_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30882" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30882_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30882" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30882_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30882" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30885'>
<a name="inst_tag_30885_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30885" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30885_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30885" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30885_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30885" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30887'>
<a name="inst_tag_30887_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30887" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30887_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30887" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30887_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30887" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30896'>
<a name="inst_tag_30896_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30896" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30896_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30896" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30896_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30896" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30898'>
<a name="inst_tag_30898_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30898" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30898_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30898" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30898_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30898" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30890'>
<a name="inst_tag_30890_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30890" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30890_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30890" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30890_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30890" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30891'>
<a name="inst_tag_30891_Line"></a>
<b>Line Coverage for Instance : <a href="mod402.html#inst_tag_30891" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30891_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod402.html#inst_tag_30891" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">64</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">64</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30891_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod402.html#inst_tag_30891" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_30869">
    <li>
      <a href="#inst_tag_30869_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30869_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30869_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30870">
    <li>
      <a href="#inst_tag_30870_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30870_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30870_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30871">
    <li>
      <a href="#inst_tag_30871_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30871_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30871_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30872">
    <li>
      <a href="#inst_tag_30872_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30872_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30872_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30873">
    <li>
      <a href="#inst_tag_30873_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30873_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30873_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30874">
    <li>
      <a href="#inst_tag_30874_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30874_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30874_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30875">
    <li>
      <a href="#inst_tag_30875_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30875_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30875_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30876">
    <li>
      <a href="#inst_tag_30876_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30876_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30876_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30877">
    <li>
      <a href="#inst_tag_30877_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30877_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30877_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30878">
    <li>
      <a href="#inst_tag_30878_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30878_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30878_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30879">
    <li>
      <a href="#inst_tag_30879_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30879_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30879_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30880">
    <li>
      <a href="#inst_tag_30880_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30880_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30880_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30881">
    <li>
      <a href="#inst_tag_30881_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30881_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30881_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30882">
    <li>
      <a href="#inst_tag_30882_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30882_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30882_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30883">
    <li>
      <a href="#inst_tag_30883_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30883_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30883_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30884">
    <li>
      <a href="#inst_tag_30884_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30884_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30884_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30885">
    <li>
      <a href="#inst_tag_30885_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30885_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30885_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30886">
    <li>
      <a href="#inst_tag_30886_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30886_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30886_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30887">
    <li>
      <a href="#inst_tag_30887_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30887_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30887_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30888">
    <li>
      <a href="#inst_tag_30888_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30888_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30888_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30889">
    <li>
      <a href="#inst_tag_30889_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30889_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30889_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30890">
    <li>
      <a href="#inst_tag_30890_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30890_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30890_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30891">
    <li>
      <a href="#inst_tag_30891_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30891_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30891_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30892">
    <li>
      <a href="#inst_tag_30892_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30892_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30892_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30893">
    <li>
      <a href="#inst_tag_30893_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30893_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30893_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30894">
    <li>
      <a href="#inst_tag_30894_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30894_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30894_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30895">
    <li>
      <a href="#inst_tag_30895_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30895_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30895_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30896">
    <li>
      <a href="#inst_tag_30896_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30896_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30896_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30897">
    <li>
      <a href="#inst_tag_30897_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30897_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30897_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30898">
    <li>
      <a href="#inst_tag_30898_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30898_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30898_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
