// Seed: 3585899369
module module_0;
  wire  id_1;
  logic id_2 = -1;
  assign module_1.id_33 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output supply1 id_2
    , id_27,
    output wand id_3,
    input wire id_4,
    output uwire id_5,
    input uwire id_6,
    output wand id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wire id_10,
    output tri1 id_11,
    output tri0 id_12,
    output supply0 id_13,
    output tri1 id_14,
    output logic id_15,
    input tri0 id_16,
    output tri0 id_17,
    input wor id_18#(
        .id_28(-1),
        .id_29(-1),
        .id_30(1),
        .id_31(1),
        .id_32(-1)
    ),
    output tri1 id_19,
    input uwire id_20,
    input uwire id_21,
    output tri id_22,
    output wand id_23,
    input wire id_24,
    input uwire id_25
);
  always @(posedge -1) begin : LABEL_0
    id_15 = id_18;
  end
  module_0 modCall_1 ();
  reg id_33;
  always id_33 <= id_24;
endmodule
