// Seed: 2221149800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  ;
  wire ["" ==  1 : 1] id_15;
  wire [-1 : 1] id_16;
  assign id_2 = id_7;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    output logic id_2
);
  assign id_2 = -1;
  wire id_4;
  ;
  always @(-1 + -1 + id_4 - (id_1) or id_4) id_2 = #1 id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
