{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716768689140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716768689156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 12:11:25 2024 " "Processing started: Mon May 27 12:11:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716768689156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768689156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768689156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716768691057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716768691057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729132 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729145 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729161 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729177 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729190 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "MiniprojectResources/ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729207 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "MiniprojectResources/ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729254 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-rtl " "Found design unit 1: pll2-rtl" {  } { { "pll2.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729283 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_0002 " "Found entity 1: pll2_0002" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file char_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 char_block_diagram " "Found entity 1: char_block_diagram" {  } { { "char_block_diagram.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/char_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mouse_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_block_diagram " "Found entity 1: mouse_block_diagram" {  } { { "mouse_block_diagram.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/mouse_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729321 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../pipe.vhd " "Can't analyze file -- file ../pipe.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716768729338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pipes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pipes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "output_files/pipes.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/output_files/pipes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textSelector-Behaviour " "Found design unit 1: textSelector-Behaviour" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729373 ""} { "Info" "ISGN_ENTITY_NAME" "1 textSelector " "Found entity 1: textSelector" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_number_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_number_gen-LFSR_BEHAVIOR " "Found design unit 1: random_number_gen-LFSR_BEHAVIOR" {  } { { "random_number_gen.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729390 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_number_gen " "Found entity 1: random_number_gen" {  } { { "random_number_gen.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file heart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 heart-SYN " "Found design unit 1: heart-SYN" {  } { { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729405 ""} { "Info" "ISGN_ENTITY_NAME" "1 heart " "Found entity 1: heart" {  } { { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plane-SYN " "Found design unit 1: plane-SYN" {  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729418 ""} { "Info" "ISGN_ENTITY_NAME" "1 plane " "Found entity 1: plane" {  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toolbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toolbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toolbox-SYN " "Found design unit 1: toolbox-SYN" {  } { { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729434 ""} { "Info" "ISGN_ENTITY_NAME" "1 toolbox " "Found entity 1: toolbox" {  } { { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clouds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clouds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clouds-SYN " "Found design unit 1: clouds-SYN" {  } { { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729451 ""} { "Info" "ISGN_ENTITY_NAME" "1 clouds " "Found entity 1: clouds" {  } { { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768729451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768729451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716768730430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "toplevel.bdf" "inst2" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 168 800 1024 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:inst1 " "Elaborating entity \"pll2\" for hierarchy \"pll2:inst1\"" {  } { { "toplevel.bdf" "inst1" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 72 392 552 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_0002 pll2:inst1\|pll2_0002:pll2_inst " "Elaborating entity \"pll2_0002\" for hierarchy \"pll2:inst1\|pll2_0002:pll2_inst\"" {  } { { "pll2.vhd" "pll2_inst" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "altera_pll_i" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730620 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716768730628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730629 ""}  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768730629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst3 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst3\"" {  } { { "toplevel.bdf" "inst3" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 232 440 680 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730648 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_width bouncy_ball.vhd(29) " "VHDL Signal Declaration warning at bouncy_ball.vhd(29): used explicit default value for signal \"cloud_width\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730669 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_drawing_width bouncy_ball.vhd(30) " "VHDL Signal Declaration warning at bouncy_ball.vhd(30): used explicit default value for signal \"cloud_drawing_width\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730669 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_inital_spacing bouncy_ball.vhd(33) " "VHDL Signal Declaration warning at bouncy_ball.vhd(33): used explicit default value for signal \"cloud_inital_spacing\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730669 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_cloud1_y_pos bouncy_ball.vhd(41) " "VHDL Signal Declaration warning at bouncy_ball.vhd(41): used explicit default value for signal \"top_cloud1_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_cloud1_y_pos bouncy_ball.vhd(46) " "VHDL Signal Declaration warning at bouncy_ball.vhd(46): used explicit default value for signal \"bottom_cloud1_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_cloud2_y_pos bouncy_ball.vhd(53) " "VHDL Signal Declaration warning at bouncy_ball.vhd(53): used explicit default value for signal \"top_cloud2_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_cloud2_y_pos bouncy_ball.vhd(58) " "VHDL Signal Declaration warning at bouncy_ball.vhd(58): used explicit default value for signal \"bottom_cloud2_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_cloud3_y_pos bouncy_ball.vhd(65) " "VHDL Signal Declaration warning at bouncy_ball.vhd(65): used explicit default value for signal \"top_cloud3_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_cloud3_y_pos bouncy_ball.vhd(70) " "VHDL Signal Declaration warning at bouncy_ball.vhd(70): used explicit default value for signal \"bottom_cloud3_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_vertical_spacing bouncy_ball.vhd(82) " "VHDL Signal Declaration warning at bouncy_ball.vhd(82): used explicit default value for signal \"cloud_vertical_spacing\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "heart_size bouncy_ball.vhd(92) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(92): object \"heart_size\" assigned a value but never read" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plane_size bouncy_ball.vhd(102) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(102): object \"plane_size\" assigned a value but never read" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toolbox_size bouncy_ball.vhd(112) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(112): object \"toolbox_size\" assigned a value but never read" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clouds_size bouncy_ball.vhd(122) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(122): object \"clouds_size\" assigned a value but never read" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_running bouncy_ball.vhd(299) " "VHDL Process Statement warning at bouncy_ball.vhd(299): signal \"game_running\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[0\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[0\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730670 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[1\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[1\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[2\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[2\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[3\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[3\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[4\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[4\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[5\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[5\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[6\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[6\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[7\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[7\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[8\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[8\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[9\] bouncy_ball.vhd(213) " "Inferred latch for \"bottom_cloud3_height\[9\]\" at bouncy_ball.vhd(213)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[0\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[0\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[1\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[1\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[2\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[2\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[3\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[3\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730671 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[4\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[4\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[5\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[5\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[6\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[6\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[7\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[7\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[8\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[8\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[9\] bouncy_ball.vhd(207) " "Inferred latch for \"top_cloud3_height\[9\]\" at bouncy_ball.vhd(207)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[0\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[0\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[1\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[1\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[2\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[2\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[3\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[3\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730672 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[4\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[4\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730673 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[5\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[5\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730673 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[6\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[6\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730673 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[7\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[7\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730674 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[8\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[8\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730674 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[9\] bouncy_ball.vhd(198) " "Inferred latch for \"bottom_cloud2_height\[9\]\" at bouncy_ball.vhd(198)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730674 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[0\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[0\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730675 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[1\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[1\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730675 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[2\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[2\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730675 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[3\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[3\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730675 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[4\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[4\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730675 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[5\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[5\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730675 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[6\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[6\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730675 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[7\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[7\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730676 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[8\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[8\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730676 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[9\] bouncy_ball.vhd(191) " "Inferred latch for \"top_cloud2_height\[9\]\" at bouncy_ball.vhd(191)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730676 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[0\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[0\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730676 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[1\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[1\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730676 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[2\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[2\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730676 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[3\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[3\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730676 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[4\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[4\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730676 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[5\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[5\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730676 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[6\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[6\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[7\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[7\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[8\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[8\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[9\] bouncy_ball.vhd(184) " "Inferred latch for \"bottom_cloud1_height\[9\]\" at bouncy_ball.vhd(184)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[0\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[0\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[1\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[1\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[2\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[2\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[3\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[3\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[4\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[4\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[5\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[5\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[6\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[6\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[7\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[7\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730677 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[8\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[8\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730678 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[9\] bouncy_ball.vhd(178) " "Inferred latch for \"top_cloud1_height\[9\]\" at bouncy_ball.vhd(178)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768730678 "|toplevel|bouncy_ball:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst5 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst5\"" {  } { { "toplevel.bdf" "inst5" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 16 800 1064 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716768730689 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716768730690 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716768730690 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716768730691 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716768730691 "|toplevel|MOUSE:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst9 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst9\"" {  } { { "toplevel.bdf" "inst9" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -96 168 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst9\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst9\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768730911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768730911 ""}  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768730911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768731081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768731084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textSelector textSelector:inst10 " "Elaborating entity \"textSelector\" for hierarchy \"textSelector:inst10\"" {  } { { "toplevel.bdf" "inst10" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 248 -352 -104 392 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768731146 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[0\] text.vhd(88) " "Inferred latch for \"current_score_digit\[0\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731151 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[1\] text.vhd(88) " "Inferred latch for \"current_score_digit\[1\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731151 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[2\] text.vhd(88) " "Inferred latch for \"current_score_digit\[2\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731151 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[3\] text.vhd(88) " "Inferred latch for \"current_score_digit\[3\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731151 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[4\] text.vhd(88) " "Inferred latch for \"current_score_digit\[4\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731151 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[5\] text.vhd(88) " "Inferred latch for \"current_score_digit\[5\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731151 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[6\] text.vhd(88) " "Inferred latch for \"current_score_digit\[6\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731151 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[7\] text.vhd(88) " "Inferred latch for \"current_score_digit\[7\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731151 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[8\] text.vhd(88) " "Inferred latch for \"current_score_digit\[8\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731151 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[9\] text.vhd(88) " "Inferred latch for \"current_score_digit\[9\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[10\] text.vhd(88) " "Inferred latch for \"current_score_digit\[10\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[11\] text.vhd(88) " "Inferred latch for \"current_score_digit\[11\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[12\] text.vhd(88) " "Inferred latch for \"current_score_digit\[12\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[13\] text.vhd(88) " "Inferred latch for \"current_score_digit\[13\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[0\] text.vhd(72) " "Inferred latch for \"score_character\[0\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[1\] text.vhd(72) " "Inferred latch for \"score_character\[1\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[2\] text.vhd(72) " "Inferred latch for \"score_character\[2\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[3\] text.vhd(72) " "Inferred latch for \"score_character\[3\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[4\] text.vhd(72) " "Inferred latch for \"score_character\[4\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[5\] text.vhd(72) " "Inferred latch for \"score_character\[5\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[0\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[0\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[1\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[1\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[2\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[2\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[3\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[3\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[4\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[4\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[5\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[5\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731152 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[6\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[6\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[7\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[7\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[8\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[8\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[9\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[9\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[10\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[10\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[11\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[11\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[12\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[12\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[13\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[13\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[0\] text.vhd(38) " "Inferred latch for \"lives_character\[0\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[1\] text.vhd(38) " "Inferred latch for \"lives_character\[1\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[2\] text.vhd(38) " "Inferred latch for \"lives_character\[2\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[3\] text.vhd(38) " "Inferred latch for \"lives_character\[3\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[4\] text.vhd(38) " "Inferred latch for \"lives_character\[4\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731153 "|toplevel|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[5\] text.vhd(38) " "Inferred latch for \"lives_character\[5\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731154 "|toplevel|textSelector:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart heart:inst12 " "Elaborating entity \"heart\" for hierarchy \"heart:inst12\"" {  } { { "toplevel.bdf" "inst12" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 472 -112 168 584 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768731163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram heart:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"heart:inst12\|altsyncram:altsyncram_component\"" {  } { { "heart.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768731203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"heart:inst12\|altsyncram:altsyncram_component\"" {  } { { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768731206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"heart:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spritesMIF\\heart.mif " "Parameter \"init_file\" = \"spritesMIF\\heart.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 72 " "Parameter \"width_a\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768731207 ""}  } { { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768731207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8h1 " "Found entity 1: altsyncram_c8h1" {  } { { "db/altsyncram_c8h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_c8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768731396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768731396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8h1 heart:inst12\|altsyncram:altsyncram_component\|altsyncram_c8h1:auto_generated " "Elaborating entity \"altsyncram_c8h1\" for hierarchy \"heart:inst12\|altsyncram:altsyncram_component\|altsyncram_c8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768731402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plane plane:inst11 " "Elaborating entity \"plane\" for hierarchy \"plane:inst11\"" {  } { { "toplevel.bdf" "inst11" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768731643 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 16" {  } { { "plane.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1716768732465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram plane:inst11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"plane:inst11\|altsyncram:altsyncram_component\"" {  } { { "plane.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768732587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plane:inst11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"plane:inst11\|altsyncram:altsyncram_component\"" {  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768732643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plane:inst11\|altsyncram:altsyncram_component " "Instantiated megafunction \"plane:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spritesMIF\\plane.mif " "Parameter \"init_file\" = \"spritesMIF\\plane.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 480 " "Parameter \"width_a\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768732643 ""}  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768732643 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 16" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 10122 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768732960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abh1 " "Found entity 1: altsyncram_abh1" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768732964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768732964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abh1 plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated " "Elaborating entity \"altsyncram_abh1\" for hierarchy \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768732970 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "plane.mif 0 " "Width of data items in \"plane.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/plane.mif" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/plane.mif" 6 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1716768733043 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 10 C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/plane.mif " "Memory depth (256) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/spritesMIF/plane.mif\" -- setting initial value for remaining addresses to 0" {  } { { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716768733045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toolbox toolbox:inst13 " "Elaborating entity \"toolbox\" for hierarchy \"toolbox:inst13\"" {  } { { "toplevel.bdf" "inst13" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768736225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toolbox:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toolbox:inst13\|altsyncram:altsyncram_component\"" {  } { { "toolbox.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768736289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toolbox:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toolbox:inst13\|altsyncram:altsyncram_component\"" {  } { { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768736323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toolbox:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"toolbox:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spritesMIF\\toolbox.mif " "Parameter \"init_file\" = \"spritesMIF\\toolbox.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 179 " "Parameter \"width_a\" = \"179\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768736323 ""}  } { { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768736323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhh1 " "Found entity 1: altsyncram_nhh1" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768736517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768736517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhh1 toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated " "Elaborating entity \"altsyncram_nhh1\" for hierarchy \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768736524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clouds clouds:inst14 " "Elaborating entity \"clouds\" for hierarchy \"clouds:inst14\"" {  } { { "toplevel.bdf" "inst14" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768737075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram clouds:inst14\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"clouds:inst14\|altsyncram:altsyncram_component\"" {  } { { "clouds.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768737154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clouds:inst14\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"clouds:inst14\|altsyncram:altsyncram_component\"" {  } { { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768737193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clouds:inst14\|altsyncram:altsyncram_component " "Instantiated megafunction \"clouds:inst14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spritesMIF\\cloud_lightning.mif " "Parameter \"init_file\" = \"spritesMIF\\cloud_lightning.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 240 " "Parameter \"width_a\" = \"240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768737193 ""}  } { { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768737193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vai1 " "Found entity 1: altsyncram_vai1" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768737491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768737491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vai1 clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated " "Elaborating entity \"altsyncram_vai1\" for hierarchy \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768737496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_gen random_number_gen:inst8 " "Elaborating entity \"random_number_gen\" for hierarchy \"random_number_gen:inst8\"" {  } { { "toplevel.bdf" "inst8" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 104 -408 -248 184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768738300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_SevenSeg BCD_to_SevenSeg:inst6 " "Elaborating entity \"BCD_to_SevenSeg\" for hierarchy \"BCD_to_SevenSeg:inst6\"" {  } { { "toplevel.bdf" "inst6" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 688 440 680 768 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768738336 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "q_a\[179\] altsyncram toolbox:inst13\|altsyncram:altsyncram_component " "Port \"q_a\[179\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"toolbox:inst13\|altsyncram:altsyncram_component\"." {  } { { "toolbox.vhd" "altsyncram_component" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716768738890 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[240\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[240\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5074 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[241\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[241\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[242\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[242\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[243\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[243\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[244\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[244\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[245\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[245\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[246\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[246\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[247\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[247\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[248\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[248\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[249\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[249\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[250\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[250\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[251\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[251\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[252\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[252\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[253\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[253\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[254\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[254\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[255\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[255\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[256\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[256\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[257\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[257\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[258\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[258\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[259\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[259\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[260\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[260\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[261\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[261\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[262\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[262\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[263\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[263\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[264\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[264\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[265\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[265\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[266\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[266\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5620 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[267\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[267\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[268\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[268\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5662 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[269\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[269\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[270\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[270\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[271\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[271\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[272\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[272\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5746 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[273\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[273\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[274\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[274\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[275\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[275\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[276\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[276\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[277\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[277\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[278\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[278\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[279\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[279\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[280\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[280\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[281\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[281\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[282\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[282\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5956 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[283\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[283\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[284\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[284\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[285\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[285\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[286\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[286\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6040 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[287\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[287\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[288\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[288\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6082 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[289\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[289\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[290\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[290\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[291\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[291\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[292\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[292\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[293\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[293\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[294\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[294\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[295\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[295\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[296\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[296\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[297\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[297\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[298\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[298\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[299\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[299\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[300\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[300\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[301\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[301\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[302\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[302\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6376 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[303\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[303\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[304\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[304\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[305\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[305\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[306\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[306\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[307\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[307\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[308\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[308\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[309\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[309\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[310\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[310\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[311\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[311\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[312\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[312\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[313\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[313\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[314\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[314\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[315\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[315\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[316\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[316\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[317\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[317\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[318\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[318\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[319\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[319\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[320\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[320\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[321\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[321\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[322\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[322\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[323\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[323\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[324\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[324\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[325\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[325\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[326\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[326\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[327\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[327\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[328\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[328\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[329\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[329\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[330\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[330\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[331\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[331\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 6985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[332\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[332\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[333\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[333\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[334\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[334\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[335\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[335\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[336\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[336\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7090 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[337\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[337\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[338\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[338\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[339\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[339\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[340\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[340\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[341\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[341\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[342\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[342\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[343\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[343\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[344\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[344\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[345\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[345\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[346\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[346\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[347\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[347\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[348\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[348\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[349\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[349\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[350\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[350\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[351\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[351\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[352\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[352\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[353\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[353\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[354\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[354\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[355\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[355\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[356\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[356\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7510 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[357\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[357\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[358\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[358\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[359\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[359\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[360\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[360\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7594 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[361\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[361\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[362\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[362\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[363\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[363\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[364\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[364\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[365\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[365\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[366\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[366\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[367\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[367\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[368\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[368\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7762 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[369\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[369\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[370\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[370\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[371\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[371\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[372\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[372\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[373\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[373\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[374\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[374\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[375\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[375\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[376\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[376\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7930 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[377\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[377\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[378\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[378\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[379\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[379\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 7993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[380\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[380\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[381\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[381\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[382\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[382\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[383\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[383\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[384\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[384\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[385\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[385\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[386\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[386\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[387\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[387\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[388\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[388\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[389\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[389\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[390\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[390\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[391\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[391\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[392\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[392\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[393\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[393\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[394\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[394\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[395\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[395\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[396\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[396\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[397\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[397\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[398\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[398\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[399\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[399\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[400\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[400\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[401\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[401\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[402\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[402\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[403\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[403\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[404\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[404\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[405\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[405\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[406\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[406\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[407\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[407\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[408\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[408\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[409\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[409\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[410\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[410\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[411\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[411\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[412\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[412\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[413\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[413\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[414\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[414\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[415\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[415\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[416\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[416\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8770 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[417\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[417\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[418\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[418\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8812 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[419\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[419\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[420\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[420\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[421\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[421\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[422\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[422\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[423\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[423\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[424\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[424\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[425\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[425\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[426\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[426\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 8980 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[427\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[427\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[428\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[428\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[429\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[429\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[430\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[430\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[431\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[431\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[432\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[432\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[433\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[433\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[434\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[434\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[435\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[435\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[436\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[436\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[437\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[437\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[438\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[438\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[439\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[439\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[440\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[440\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[441\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[441\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[442\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[442\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[443\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[443\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[444\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[444\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[445\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[445\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[446\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[446\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[447\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[447\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[448\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[448\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[449\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[449\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[450\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[450\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[451\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[451\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[452\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[452\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[453\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[453\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[454\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[454\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[455\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[455\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[456\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[456\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[457\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[457\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[458\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[458\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9652 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[459\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[459\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[460\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[460\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[461\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[461\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[462\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[462\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[463\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[463\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[464\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[464\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9778 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[465\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[465\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[466\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[466\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[467\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[467\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[468\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[468\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[469\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[469\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[470\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[470\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[471\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[471\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9925 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[472\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[472\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[473\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[473\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[474\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[474\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 9988 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[475\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[475\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 10009 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[476\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[476\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 10030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[477\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[477\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 10051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[478\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[478\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 10072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[479\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[479\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 10093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768739419 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a479"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716768739419 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716768739419 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[128\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[128\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[129\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[129\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[130\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[130\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[131\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[131\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[132\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[132\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[133\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[133\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[134\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[134\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[135\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[135\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[136\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[136\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[137\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[137\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[138\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[138\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[139\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[139\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[140\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[140\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[141\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[141\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[142\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[142\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[143\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[143\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[144\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[144\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3058 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[145\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[145\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[146\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[146\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[147\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[147\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[148\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[148\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[149\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[149\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[150\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[150\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[151\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[151\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[152\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[152\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[153\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[153\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[154\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[154\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[155\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[155\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[156\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[156\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[157\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[157\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[158\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[158\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[159\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[159\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[160\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[160\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[161\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[161\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[162\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[162\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[163\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[163\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[164\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[164\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[165\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[165\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[166\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[166\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[167\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[167\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[168\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[168\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[169\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[169\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[170\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[170\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[171\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[171\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[172\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[172\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[173\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[173\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[174\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[174\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[175\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[175\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[176\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[176\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[177\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[177\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[178\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[178\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[179\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[179\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[180\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[180\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[181\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[181\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[182\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[182\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[183\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[183\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[184\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[184\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[185\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[185\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[186\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[186\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[187\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[187\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[188\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[188\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 3982 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[189\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[189\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[190\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[190\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[191\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[191\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[192\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[192\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4066 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[193\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[193\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[194\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[194\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[195\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[195\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[196\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[196\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[197\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[197\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[198\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[198\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[199\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[199\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[200\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[200\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[201\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[201\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[202\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[202\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[203\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[203\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[204\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[204\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[205\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[205\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[206\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[206\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[207\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[207\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[208\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[208\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[209\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[209\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[210\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[210\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[211\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[211\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[212\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[212\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[213\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[213\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[214\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[214\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[215\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[215\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[216\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[216\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[217\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[217\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[218\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[218\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[219\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[219\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[220\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[220\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[221\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[221\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[222\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[222\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[223\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[223\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[224\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[224\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[225\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[225\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[226\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[226\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[227\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[227\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[228\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[228\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[229\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[229\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[230\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[230\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[231\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[231\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[232\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[232\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[233\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[233\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[234\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[234\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[235\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[235\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[236\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[236\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 4990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[237\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[237\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 5011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[238\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[238\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 5032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[239\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[239\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 5053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[128\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[128\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[129\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[129\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[130\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[130\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[131\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[131\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[132\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[132\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[133\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[133\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[134\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[134\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[135\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[135\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[136\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[136\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[137\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[137\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[138\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[138\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[139\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[139\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[140\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[140\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[141\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[141\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[142\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[142\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[143\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[143\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[144\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[144\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3058 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[145\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[145\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[146\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[146\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[147\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[147\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[148\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[148\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[149\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[149\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[150\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[150\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[151\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[151\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[152\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[152\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[153\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[153\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[154\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[154\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[155\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[155\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[156\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[156\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[157\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[157\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[158\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[158\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[159\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[159\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[160\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[160\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[161\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[161\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[162\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[162\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[163\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[163\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[164\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[164\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[165\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[165\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[166\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[166\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[167\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[167\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[168\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[168\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[169\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[169\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[170\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[170\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[171\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[171\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[172\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[172\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[173\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[173\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[174\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[174\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[175\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[175\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[176\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[176\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[177\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[177\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[178\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[178\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 3772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[128\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[128\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[129\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[129\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[130\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[130\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[131\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[131\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[132\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[132\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[133\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[133\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[134\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[134\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[135\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[135\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[136\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[136\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[137\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[137\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[138\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[138\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[139\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[139\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[140\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[140\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[141\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[141\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[142\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[142\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[143\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[143\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[144\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[144\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3058 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[145\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[145\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[146\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[146\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[147\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[147\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[148\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[148\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[149\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[149\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[150\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[150\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[151\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[151\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[152\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[152\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[153\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[153\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740137 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[154\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[154\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[155\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[155\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[156\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[156\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[157\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[157\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[158\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[158\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[159\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[159\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[160\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[160\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[161\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[161\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[162\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[162\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[163\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[163\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[164\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[164\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[165\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[165\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[166\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[166\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[167\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[167\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[168\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[168\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[169\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[169\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[170\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[170\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[171\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[171\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[172\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[172\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[173\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[173\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[174\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[174\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[175\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[175\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[176\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[176\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[177\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[177\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[178\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[178\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[179\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[179\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[180\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[180\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[181\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[181\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[182\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[182\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[183\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[183\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[184\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[184\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[185\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[185\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[186\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[186\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[187\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[187\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[188\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[188\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 3982 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[189\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[189\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[190\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[190\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[191\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[191\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[192\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[192\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4066 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[193\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[193\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[194\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[194\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[195\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[195\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[196\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[196\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[197\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[197\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[198\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[198\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[199\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[199\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[200\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[200\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[201\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[201\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[202\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[202\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[203\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[203\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[204\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[204\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[205\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[205\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[206\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[206\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[207\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[207\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[208\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[208\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[209\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[209\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[210\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[210\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[211\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[211\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[212\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[212\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[213\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[213\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[214\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[214\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[215\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[215\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[216\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[216\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[217\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[217\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[218\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[218\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[219\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[219\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[220\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[220\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[221\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[221\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[222\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[222\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[223\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[223\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[224\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[224\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[225\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[225\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[226\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[226\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[227\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[227\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[228\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[228\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[229\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[229\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[230\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[230\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[231\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[231\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[232\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[232\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[233\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[233\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[234\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[234\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[235\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[235\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[236\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[236\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 4990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[237\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[237\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[238\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[238\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[239\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[239\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 5053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768740138 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a239"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716768740137 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716768740137 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[99\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[119\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[115\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[107\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[111\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[99\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[119\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[115\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[107\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[111\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[111\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[99\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[119\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[115\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[107\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[98\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[118\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[114\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[106\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[110\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[98\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[118\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[114\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[106\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[110\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[110\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[98\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[118\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[114\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[106\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[97\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[117\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[113\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[105\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[109\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[97\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[117\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[113\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[105\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[109\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[109\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[97\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[117\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[113\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[105\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[96\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[116\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[112\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[104\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[108\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[96\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[116\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[112\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[104\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[108\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[108\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[96\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[116\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[112\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[104\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[127\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[127\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[127\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[126\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[126\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[126\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[125\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[125\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[125\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[124\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[124\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[124\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768741899 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a124"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716768741899 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716768741899 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Mod7\"" {  } { { "text.vhd" "Mod7" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Div5\"" {  } { { "text.vhd" "Div5" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Mod6\"" {  } { { "text.vhd" "Mod6" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Div4\"" {  } { { "text.vhd" "Div4" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Mod4\"" {  } { { "text.vhd" "Mod4" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Mod5\"" {  } { { "text.vhd" "Mod5" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Div3\"" {  } { { "text.vhd" "Div3" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Mod3\"" {  } { { "text.vhd" "Mod3" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Div2\"" {  } { { "text.vhd" "Div2" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Mod2\"" {  } { { "text.vhd" "Mod2" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Div1\"" {  } { { "text.vhd" "Div1" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Mod0\"" {  } { { "text.vhd" "Mod0" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Mod1\"" {  } { { "text.vhd" "Mod1" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst10\|Div0\"" {  } { { "text.vhd" "Div0" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768744183 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716768744183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Mod7\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768744476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Mod7 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768744476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768744476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768744476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768744476 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768744476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768744609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768744609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768744693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768744693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_p2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768744810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768744810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Div5\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768744948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Div5 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768744948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768744948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768744948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768744948 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768744948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768745063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768745063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768745150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768745150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768745267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768745267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Mod6\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768745359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Mod6 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745359 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768745359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Div4\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768745458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Div4 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745459 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768745459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768745586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768745586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768745670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768745670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768745793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768745793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Mod4\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768745894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Mod4 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745895 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768745895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Mod5\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768745979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Mod5 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768745979 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768745979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Div3\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768746132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Div3 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746132 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768746132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768746283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768746283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768746374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768746374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768746483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768746483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Mod3\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768746598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Mod3 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746598 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768746598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_m3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768746730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768746730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Mod2\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768746958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Mod2 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768746959 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768746959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768747113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768747113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768747203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768747203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_82f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768747343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768747343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Div1\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768747472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Div1 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768747473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768747473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768747473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768747473 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768747473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768747621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768747621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768747720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768747720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768747847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768747847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Mod0\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768747997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Mod0 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768747997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768747997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768747997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768747997 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768747997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768748171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768748171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768748278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768748278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768748393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768748393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Mod1\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768748513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Mod1 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768748513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768748513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768748513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768748513 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768748513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768748648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768748648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768748764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768748764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_0te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768748867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768748867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst10\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"textSelector:inst10\|lpm_divide:Div0\"" {  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768748983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst10\|lpm_divide:Div0 " "Instantiated megafunction \"textSelector:inst10\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768748983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768748983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768748983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716768748983 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716768748983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768749123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768749123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768749216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768749216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716768749340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768749340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[13\] " "Latch textSelector:inst10\|current_score_digit\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751111 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[12\] " "Latch textSelector:inst10\|current_score_digit\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751111 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[11\] " "Latch textSelector:inst10\|current_score_digit\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751111 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[10\] " "Latch textSelector:inst10\|current_score_digit\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751111 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[9\] " "Latch textSelector:inst10\|current_score_digit\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751111 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[8\] " "Latch textSelector:inst10\|current_score_digit\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751112 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[7\] " "Latch textSelector:inst10\|current_score_digit\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751112 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[6\] " "Latch textSelector:inst10\|current_score_digit\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751112 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[5\] " "Latch textSelector:inst10\|current_score_digit\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751112 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[4\] " "Latch textSelector:inst10\|current_score_digit\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751112 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[3\] " "Latch textSelector:inst10\|current_score_digit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751112 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[2\] " "Latch textSelector:inst10\|current_score_digit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751112 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[1\] " "Latch textSelector:inst10\|current_score_digit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751112 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_score_digit\[0\] " "Latch textSelector:inst10\|current_score_digit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751113 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_lives_digit\[0\] " "Latch textSelector:inst10\|current_lives_digit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751113 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_lives_digit\[1\] " "Latch textSelector:inst10\|current_lives_digit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751113 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_lives_digit\[2\] " "Latch textSelector:inst10\|current_lives_digit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751113 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_lives_digit\[3\] " "Latch textSelector:inst10\|current_lives_digit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751114 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst10\|current_lives_digit\[4\] " "Latch textSelector:inst10\|current_lives_digit\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716768751114 ""}  } { { "text.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716768751114 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716768751200 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716768751200 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[103\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[103\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[103\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[102\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[102\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[102\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[101\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[101\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[101\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[100\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[100\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[100\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[123\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[123\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[123\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[122\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[122\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[122\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[121\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[121\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[121\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[120\] " "Synthesized away node \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_abh1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[120\] " "Synthesized away node \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[120\] " "Synthesized away node \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716768761587 "|toplevel|clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ram_block1a120"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716768761587 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716768761587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716768765214 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"plane:inst11\|altsyncram:altsyncram_component\|altsyncram_abh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_abh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_abh1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "plane.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 600 -112 168 712 "inst11" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768771119 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"toolbox:inst13\|altsyncram:altsyncram_component\|altsyncram_nhh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nhh1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_nhh1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "toolbox.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 728 -112 168 840 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768771120 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"clouds:inst14\|altsyncram:altsyncram_component\|altsyncram_vai1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vai1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_vai1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "clouds.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 856 -112 168 968 "inst14" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768771120 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "heart:inst12\|altsyncram:altsyncram_component\|altsyncram_c8h1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"heart:inst12\|altsyncram:altsyncram_component\|altsyncram_c8h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_c8h1.tdf" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_c8h1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "heart.vhd" "" { Text "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd" 50 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 472 -112 168 584 "inst12" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768771121 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771375 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716768771375 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771380 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771380 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716768771380 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716768771380 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716768771381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716768773187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716768773187 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716768774147 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716768774147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3010 " "Implemented 3010 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716768774765 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716768774765 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716768774765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2596 " "Implemented 2596 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716768774765 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716768774765 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716768774765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716768774765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 715 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 715 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716768774987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 12:12:54 2024 " "Processing ended: Mon May 27 12:12:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716768774987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716768774987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716768774987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716768774987 ""}
