{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429681064998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429681064998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 00:37:44 2015 " "Processing started: Wed Apr 22 00:37:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429681064998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429681064998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429681064998 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1429681065279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1429681065310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1429681065372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1429681065372 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1429681065638 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1429681065670 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1429681066467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1429681066467 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1429681066467 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 3027 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1429681066483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 3028 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1429681066483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 3029 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1429681066483 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1429681066483 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1429681066483 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "361 391 " "No exact pin location assignment(s) for 361 pins of 391 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 192 368 64 "reset" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 640 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n_val " "Pin n_val not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { n_val } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -432 184 360 -416 "n_val" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 641 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ID_reset " "Pin ID_reset not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ID_reset } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -632 1584 1760 -616 "ID_reset" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 642 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deassert " "Pin deassert not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { deassert } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -560 1592 1768 -544 "deassert" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { deassert } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 643 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[23\] " "Pin IR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[23] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[22\] " "Pin IR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[22] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[21\] " "Pin IR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[21] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 270 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[20\] " "Pin IR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[20] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 271 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[19\] " "Pin IR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[19] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 272 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[18\] " "Pin IR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[18] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 273 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[17\] " "Pin IR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[17] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 274 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[16\] " "Pin IR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[16] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[15\] " "Pin IR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 276 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[14\] " "Pin IR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 277 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[13\] " "Pin IR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 278 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[12\] " "Pin IR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Pin IR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Pin IR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Pin IR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Pin IR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flush " "Pin flush not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { flush } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -592 1592 1768 -576 "flush" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flush } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 644 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[15\] " "Pin PC_instr_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[14\] " "Pin PC_instr_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[13\] " "Pin PC_instr_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[12\] " "Pin PC_instr_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[11\] " "Pin PC_instr_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 296 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[10\] " "Pin PC_instr_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[9\] " "Pin PC_instr_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 298 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[8\] " "Pin PC_instr_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 299 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[7\] " "Pin PC_instr_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 300 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[6\] " "Pin PC_instr_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 301 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[5\] " "Pin PC_instr_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 302 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[4\] " "Pin PC_instr_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[3\] " "Pin PC_instr_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 304 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[2\] " "Pin PC_instr_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[1\] " "Pin PC_instr_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[0\] " "Pin PC_instr_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[15\] " "Pin br_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[14\] " "Pin br_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[13\] " "Pin br_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[12\] " "Pin br_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[11\] " "Pin br_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[10\] " "Pin br_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[9\] " "Pin br_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[8\] " "Pin br_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[7\] " "Pin br_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[6\] " "Pin br_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[5\] " "Pin br_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[4\] " "Pin br_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[3\] " "Pin br_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[2\] " "Pin br_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[1\] " "Pin br_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[0\] " "Pin br_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[15\] " "Pin alu_out_mem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 324 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[14\] " "Pin alu_out_mem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[13\] " "Pin alu_out_mem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 326 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[12\] " "Pin alu_out_mem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 327 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[11\] " "Pin alu_out_mem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[10\] " "Pin alu_out_mem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 329 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[9\] " "Pin alu_out_mem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 330 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[8\] " "Pin alu_out_mem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 331 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[7\] " "Pin alu_out_mem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 332 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[6\] " "Pin alu_out_mem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 333 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[5\] " "Pin alu_out_mem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 334 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[4\] " "Pin alu_out_mem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 335 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[3\] " "Pin alu_out_mem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[2\] " "Pin alu_out_mem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 337 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[1\] " "Pin alu_out_mem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[0\] " "Pin alu_out_mem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 339 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[15\] " "Pin mem_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[14\] " "Pin mem_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 341 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[13\] " "Pin mem_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 342 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[12\] " "Pin mem_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 343 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[11\] " "Pin mem_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 344 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[10\] " "Pin mem_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 345 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[9\] " "Pin mem_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 346 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[8\] " "Pin mem_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 347 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[7\] " "Pin mem_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 348 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[6\] " "Pin mem_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 349 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[5\] " "Pin mem_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 350 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[4\] " "Pin mem_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 351 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[3\] " "Pin mem_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 352 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[2\] " "Pin mem_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 353 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[1\] " "Pin mem_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 354 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[0\] " "Pin mem_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 355 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_write_mem " "Pin mem_write_mem not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_write_mem } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -176 3584 3763 -160 "mem_write_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_write_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 646 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forwardB\[1\] " "Pin forwardB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { forwardB[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 432 1896 2072 448 "forwardB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forwardB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 356 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forwardB\[0\] " "Pin forwardB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { forwardB[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 432 1896 2072 448 "forwardB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forwardB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 357 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[23\] " "Pin IRexe\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[23] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 358 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[22\] " "Pin IRexe\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[22] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 359 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[21\] " "Pin IRexe\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[21] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 360 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[20\] " "Pin IRexe\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[20] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 361 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[19\] " "Pin IRexe\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[19] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 362 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[18\] " "Pin IRexe\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[18] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 363 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[17\] " "Pin IRexe\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[17] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 364 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[16\] " "Pin IRexe\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[16] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 365 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[15\] " "Pin IRexe\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 366 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[14\] " "Pin IRexe\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 367 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[13\] " "Pin IRexe\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 368 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[12\] " "Pin IRexe\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 369 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[11\] " "Pin IRexe\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 370 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[10\] " "Pin IRexe\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 371 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[9\] " "Pin IRexe\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 372 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[8\] " "Pin IRexe\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 373 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[7\] " "Pin IRexe\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 374 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[6\] " "Pin IRexe\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 375 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[5\] " "Pin IRexe\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 376 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[4\] " "Pin IRexe\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 377 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[3\] " "Pin IRexe\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 378 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[2\] " "Pin IRexe\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 379 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[1\] " "Pin IRexe\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 380 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[0\] " "Pin IRexe\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 381 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_select\[1\] " "Pin pc_select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { pc_select[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 1080 3256 3432 1096 "pc_select" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_select\[0\] " "Pin pc_select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { pc_select[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 1080 3256 3432 1096 "pc_select" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_val " "Pin z_val not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { z_val } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -416 192 368 -400 "z_val" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { z_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 647 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flag_enable_exe " "Pin flag_enable_exe not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { flag_enable_exe } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -464 184 360 -448 "flag_enable_exe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flag_enable_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 648 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_val " "Pin v_val not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { v_val } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -368 176 352 -352 "v_val" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { v_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 649 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_val " "Pin c_val not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { c_val } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -392 184 360 -376 "c_val" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 650 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "execute " "Pin execute not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { execute } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 760 920 1096 776 "execute" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { execute } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 651 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_out " "Pin z_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { z_out } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 936 2344 2520 952 "z_out" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { z_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 652 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_exe " "Pin br_exe not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_exe } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 1112 3256 3432 1128 "br_exe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 653 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_exe " "Pin jmp_exe not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { jmp_exe } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 1144 3256 3432 1160 "jmp_exe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 654 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[3\] " "Pin cond\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cond[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cond[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[2\] " "Pin cond\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cond[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cond[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 395 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[1\] " "Pin cond\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cond[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cond[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 396 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[0\] " "Pin cond\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cond[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cond[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[23\] " "Pin IRmem\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[23] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 405 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[22\] " "Pin IRmem\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[22] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[21\] " "Pin IRmem\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[21] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 407 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[20\] " "Pin IRmem\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[20] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[19\] " "Pin IRmem\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[19] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 409 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[18\] " "Pin IRmem\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[18] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[17\] " "Pin IRmem\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[17] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 411 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[16\] " "Pin IRmem\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[16] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[15\] " "Pin IRmem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 413 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[14\] " "Pin IRmem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 414 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[13\] " "Pin IRmem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 415 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[12\] " "Pin IRmem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[11\] " "Pin IRmem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 417 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[10\] " "Pin IRmem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[9\] " "Pin IRmem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 419 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[8\] " "Pin IRmem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 420 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[7\] " "Pin IRmem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 421 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[6\] " "Pin IRmem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 422 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[5\] " "Pin IRmem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 423 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[4\] " "Pin IRmem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 424 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[3\] " "Pin IRmem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 425 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[2\] " "Pin IRmem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 426 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[1\] " "Pin IRmem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[0\] " "Pin IRmem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 428 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[15\] " "Pin mem_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 437 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[14\] " "Pin mem_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 438 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[13\] " "Pin mem_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 439 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[12\] " "Pin mem_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 440 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[11\] " "Pin mem_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 441 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[10\] " "Pin mem_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 442 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[9\] " "Pin mem_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 443 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[8\] " "Pin mem_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 444 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[7\] " "Pin mem_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 445 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[6\] " "Pin mem_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 446 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[5\] " "Pin mem_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 447 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[4\] " "Pin mem_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 448 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[3\] " "Pin mem_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 449 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[2\] " "Pin mem_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 450 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[1\] " "Pin mem_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 451 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[0\] " "Pin mem_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[23\] " "Pin memout\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[23] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[22\] " "Pin memout\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[22] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 454 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[21\] " "Pin memout\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[21] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[20\] " "Pin memout\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[20] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 456 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[19\] " "Pin memout\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[19] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[18\] " "Pin memout\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[18] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 458 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[17\] " "Pin memout\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[17] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 459 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[16\] " "Pin memout\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[16] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[15\] " "Pin memout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 461 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[14\] " "Pin memout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 462 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[13\] " "Pin memout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 463 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[12\] " "Pin memout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 464 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[11\] " "Pin memout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 465 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[10\] " "Pin memout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 466 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[9\] " "Pin memout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 467 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[8\] " "Pin memout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 468 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[7\] " "Pin memout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 469 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[6\] " "Pin memout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 470 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[5\] " "Pin memout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 471 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[4\] " "Pin memout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 472 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[3\] " "Pin memout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 473 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[2\] " "Pin memout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 474 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[1\] " "Pin memout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 475 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[0\] " "Pin memout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 476 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[15\] " "Pin muxymem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 477 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[14\] " "Pin muxymem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 478 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[13\] " "Pin muxymem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 479 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[12\] " "Pin muxymem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 480 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[11\] " "Pin muxymem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 481 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[10\] " "Pin muxymem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 482 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[9\] " "Pin muxymem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 483 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[8\] " "Pin muxymem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 484 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[7\] " "Pin muxymem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 485 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[6\] " "Pin muxymem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 486 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[5\] " "Pin muxymem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 487 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[4\] " "Pin muxymem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 488 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[3\] " "Pin muxymem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 489 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[2\] " "Pin muxymem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 490 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[1\] " "Pin muxymem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 491 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[0\] " "Pin muxymem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 492 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[3\] " "Pin op_code\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { op_code[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_code[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 493 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[2\] " "Pin op_code\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { op_code[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_code[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 494 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[1\] " "Pin op_code\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { op_code[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_code[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 495 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[0\] " "Pin op_code\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { op_code[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_code[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 496 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[2\] " "Pin opx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { opx[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 664 744 920 680 "opx" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 497 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[1\] " "Pin opx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { opx[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 664 744 920 680 "opx" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 498 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[0\] " "Pin opx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { opx[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 664 744 920 680 "opx" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 499 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[15\] " "Pin r1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 500 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[14\] " "Pin r1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 501 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[13\] " "Pin r1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 502 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[12\] " "Pin r1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 503 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[11\] " "Pin r1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 504 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[10\] " "Pin r1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 505 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[9\] " "Pin r1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 506 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[8\] " "Pin r1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 507 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[7\] " "Pin r1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 508 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[6\] " "Pin r1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 509 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[5\] " "Pin r1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 510 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[4\] " "Pin r1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 511 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[3\] " "Pin r1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 512 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[2\] " "Pin r1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 513 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[1\] " "Pin r1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 514 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[0\] " "Pin r1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 515 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[15\] " "Pin r15\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 516 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[14\] " "Pin r15\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 517 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[13\] " "Pin r15\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 518 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[12\] " "Pin r15\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 519 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[11\] " "Pin r15\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 520 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[10\] " "Pin r15\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 521 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[9\] " "Pin r15\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 522 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[8\] " "Pin r15\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 523 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[7\] " "Pin r15\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 524 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[6\] " "Pin r15\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 525 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[5\] " "Pin r15\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 526 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[4\] " "Pin r15\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 527 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[3\] " "Pin r15\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 528 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[2\] " "Pin r15\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 529 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[1\] " "Pin r15\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 530 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r15\[0\] " "Pin r15\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r15[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -128 648 824 -112 "r15" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r15[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 531 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[15\] " "Pin r2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 532 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[14\] " "Pin r2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 533 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[13\] " "Pin r2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 534 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[12\] " "Pin r2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 535 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[11\] " "Pin r2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 536 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[10\] " "Pin r2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 537 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[9\] " "Pin r2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 538 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[8\] " "Pin r2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 539 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[7\] " "Pin r2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 540 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[6\] " "Pin r2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 541 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[5\] " "Pin r2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 542 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[4\] " "Pin r2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[3\] " "Pin r2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 544 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[2\] " "Pin r2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 545 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[1\] " "Pin r2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 546 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[0\] " "Pin r2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 547 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[15\] " "Pin r3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 548 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[14\] " "Pin r3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 549 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[13\] " "Pin r3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 550 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[12\] " "Pin r3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 551 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[11\] " "Pin r3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 552 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[10\] " "Pin r3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 553 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[9\] " "Pin r3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 554 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[8\] " "Pin r3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 555 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[7\] " "Pin r3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 556 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[6\] " "Pin r3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 557 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[5\] " "Pin r3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 558 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[4\] " "Pin r3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 559 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[3\] " "Pin r3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 560 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[2\] " "Pin r3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 561 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[1\] " "Pin r3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 562 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[0\] " "Pin r3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 563 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[15\] " "Pin r4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 564 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[14\] " "Pin r4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 565 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[13\] " "Pin r4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 566 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[12\] " "Pin r4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 567 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[11\] " "Pin r4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 568 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[10\] " "Pin r4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 569 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[9\] " "Pin r4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 570 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[8\] " "Pin r4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 571 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[7\] " "Pin r4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 572 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[6\] " "Pin r4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 573 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[5\] " "Pin r4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 574 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[4\] " "Pin r4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 575 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[3\] " "Pin r4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 576 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[2\] " "Pin r4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 577 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[1\] " "Pin r4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 578 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[0\] " "Pin r4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 579 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[15\] " "Pin r5\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 580 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[14\] " "Pin r5\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 581 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[13\] " "Pin r5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 582 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[12\] " "Pin r5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 583 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[11\] " "Pin r5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 584 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[10\] " "Pin r5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 585 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[9\] " "Pin r5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 586 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[8\] " "Pin r5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 587 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[7\] " "Pin r5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 588 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[6\] " "Pin r5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 589 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[5\] " "Pin r5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 590 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[4\] " "Pin r5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 591 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[3\] " "Pin r5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 592 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[2\] " "Pin r5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 593 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[1\] " "Pin r5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 594 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[0\] " "Pin r5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 595 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[15\] " "Pin r8\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 596 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[14\] " "Pin r8\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 597 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[13\] " "Pin r8\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 598 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[12\] " "Pin r8\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 599 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[11\] " "Pin r8\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 600 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[10\] " "Pin r8\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 601 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[9\] " "Pin r8\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 602 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[8\] " "Pin r8\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 603 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[7\] " "Pin r8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 604 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[6\] " "Pin r8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 605 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[5\] " "Pin r8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 606 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[4\] " "Pin r8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 607 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[3\] " "Pin r8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 608 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[2\] " "Pin r8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 609 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[1\] " "Pin r8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 610 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[0\] " "Pin r8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r8[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -184 648 824 -168 "r8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 611 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[15\] " "Pin r9\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 612 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[14\] " "Pin r9\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 613 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[13\] " "Pin r9\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 614 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[12\] " "Pin r9\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 615 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[11\] " "Pin r9\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 616 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[10\] " "Pin r9\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 617 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[9\] " "Pin r9\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 618 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[8\] " "Pin r9\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 619 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[7\] " "Pin r9\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 620 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[6\] " "Pin r9\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 621 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[5\] " "Pin r9\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 622 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[4\] " "Pin r9\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 623 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[3\] " "Pin r9\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[2\] " "Pin r9\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 625 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[1\] " "Pin r9\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 626 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r9\[0\] " "Pin r9\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r9[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -160 648 824 -144 "r9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 627 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[3\] " "Pin regD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regD[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 628 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[2\] " "Pin regD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regD[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 629 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[1\] " "Pin regD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regD[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 630 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[0\] " "Pin regD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regD[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 631 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WBreg\[3\] " "Pin WBreg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { WBreg[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 384 4192 4368 400 "WBreg" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WBreg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 632 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WBreg\[2\] " "Pin WBreg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { WBreg[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 384 4192 4368 400 "WBreg" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WBreg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 633 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WBreg\[1\] " "Pin WBreg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { WBreg[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 384 4192 4368 400 "WBreg" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WBreg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 634 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WBreg\[0\] " "Pin WBreg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { WBreg[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 384 4192 4368 400 "WBreg" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WBreg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 635 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yselect\[1\] " "Pin yselect\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { yselect[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 488 4192 4368 504 "yselect" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yselect[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 636 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yselect\[0\] " "Pin yselect\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { yselect[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 488 4192 4368 504 "yselect" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yselect[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 637 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yselect_mem\[1\] " "Pin yselect_mem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { yselect_mem[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 360 4176 4365 376 "yselect_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yselect_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 638 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yselect_mem\[0\] " "Pin yselect_mem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { yselect_mem[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 360 4176 4365 376 "yselect_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yselect_mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 639 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429681066779 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1429681066779 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1429681067076 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1429681067076 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1429681067076 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1429681067122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clock (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_1BIT_SCLR:inst59\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Destination node REG_1BIT_SCLR:inst59\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_1BIT_SCLR:inst59|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 1173 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_16BIT_SCLR:inst33\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Destination node REG_16BIT_SCLR:inst33\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_16BIT_SCLR:inst33|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 1211 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_16BIT_SCLR:inst33\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Destination node REG_16BIT_SCLR:inst33\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_16BIT_SCLR:inst33|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 1212 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 929 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 930 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 931 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[20\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 932 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 949 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 950 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 951 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429681067232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1429681067232 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1429681067232 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -464 -808 -640 -448 "clock" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 645 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429681067232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst37\|inst6  " "Automatically promoted node IO_MemoryInterface:inst37\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429681067232 ""}  } { { "IOmem/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst37|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 661 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429681067232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst37\|inst7  " "Automatically promoted node IO_MemoryInterface:inst37\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429681067232 ""}  } { { "IOmem/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst37|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 660 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429681067232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit_230:inst8\|y_select\[1\]~0  " "Automatically promoted node control_unit_230:inst8\|y_select\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429681067232 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst8|y_select[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 2349 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429681067232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit_230:inst8\|alu_op\[1\]~2  " "Automatically promoted node control_unit_230:inst8\|alu_op\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429681067232 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst8|alu_op[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 2364 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429681067232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1429681067530 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1429681067531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1429681067531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1429681067531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1429681067531 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1429681067547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1429681067547 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1429681067547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1429681067671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1429681067671 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1429681067671 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "361 unused 3.3V 0 361 0 " "Number of I/O pins in group: 361 (unused VREF, 3.3V VCCIO, 0 input, 361 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1429681067687 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1429681067687 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1429681067687 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429681067687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429681067687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429681067687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429681067687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429681067687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 55 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429681067687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 10 48 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429681067687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429681067687 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1429681067687 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1429681067687 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429681068030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1429681071377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429681072298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1429681072313 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1429681079803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429681079803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1429681080869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1429681087249 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1429681087249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429681091622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1429681091638 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1429681091638 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1429681091700 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "376 " "Found 376 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset 0 " "Pin \"reset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_val 0 " "Pin \"n_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ID_reset 0 " "Pin \"ID_reset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "deassert 0 " "Pin \"deassert\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[23\] 0 " "Pin \"IR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[22\] 0 " "Pin \"IR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[21\] 0 " "Pin \"IR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[20\] 0 " "Pin \"IR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[19\] 0 " "Pin \"IR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[18\] 0 " "Pin \"IR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[17\] 0 " "Pin \"IR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[16\] 0 " "Pin \"IR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[15\] 0 " "Pin \"IR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[14\] 0 " "Pin \"IR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[13\] 0 " "Pin \"IR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[12\] 0 " "Pin \"IR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[11\] 0 " "Pin \"IR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[10\] 0 " "Pin \"IR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[9\] 0 " "Pin \"IR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[8\] 0 " "Pin \"IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flush 0 " "Pin \"flush\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[15\] 0 " "Pin \"PC_instr_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[14\] 0 " "Pin \"PC_instr_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[13\] 0 " "Pin \"PC_instr_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[12\] 0 " "Pin \"PC_instr_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[11\] 0 " "Pin \"PC_instr_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[10\] 0 " "Pin \"PC_instr_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[9\] 0 " "Pin \"PC_instr_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[8\] 0 " "Pin \"PC_instr_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[7\] 0 " "Pin \"PC_instr_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[6\] 0 " "Pin \"PC_instr_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[5\] 0 " "Pin \"PC_instr_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[4\] 0 " "Pin \"PC_instr_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[3\] 0 " "Pin \"PC_instr_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[2\] 0 " "Pin \"PC_instr_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[1\] 0 " "Pin \"PC_instr_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[0\] 0 " "Pin \"PC_instr_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[15\] 0 " "Pin \"br_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[14\] 0 " "Pin \"br_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[13\] 0 " "Pin \"br_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[12\] 0 " "Pin \"br_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[11\] 0 " "Pin \"br_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[10\] 0 " "Pin \"br_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[9\] 0 " "Pin \"br_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[8\] 0 " "Pin \"br_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[7\] 0 " "Pin \"br_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[6\] 0 " "Pin \"br_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[5\] 0 " "Pin \"br_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[4\] 0 " "Pin \"br_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[3\] 0 " "Pin \"br_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[2\] 0 " "Pin \"br_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[1\] 0 " "Pin \"br_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[0\] 0 " "Pin \"br_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[15\] 0 " "Pin \"alu_out_mem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[14\] 0 " "Pin \"alu_out_mem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[13\] 0 " "Pin \"alu_out_mem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[12\] 0 " "Pin \"alu_out_mem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[11\] 0 " "Pin \"alu_out_mem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[10\] 0 " "Pin \"alu_out_mem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[9\] 0 " "Pin \"alu_out_mem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[8\] 0 " "Pin \"alu_out_mem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[7\] 0 " "Pin \"alu_out_mem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[6\] 0 " "Pin \"alu_out_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[5\] 0 " "Pin \"alu_out_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[4\] 0 " "Pin \"alu_out_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[3\] 0 " "Pin \"alu_out_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[2\] 0 " "Pin \"alu_out_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[1\] 0 " "Pin \"alu_out_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[0\] 0 " "Pin \"alu_out_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[15\] 0 " "Pin \"mem_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[14\] 0 " "Pin \"mem_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[13\] 0 " "Pin \"mem_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[12\] 0 " "Pin \"mem_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[11\] 0 " "Pin \"mem_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[10\] 0 " "Pin \"mem_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[9\] 0 " "Pin \"mem_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[8\] 0 " "Pin \"mem_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[7\] 0 " "Pin \"mem_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[6\] 0 " "Pin \"mem_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[5\] 0 " "Pin \"mem_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[4\] 0 " "Pin \"mem_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[3\] 0 " "Pin \"mem_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[2\] 0 " "Pin \"mem_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[1\] 0 " "Pin \"mem_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[0\] 0 " "Pin \"mem_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_write_mem 0 " "Pin \"mem_write_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "forwardB\[1\] 0 " "Pin \"forwardB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "forwardB\[0\] 0 " "Pin \"forwardB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[23\] 0 " "Pin \"IRexe\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[22\] 0 " "Pin \"IRexe\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[21\] 0 " "Pin \"IRexe\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[20\] 0 " "Pin \"IRexe\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[19\] 0 " "Pin \"IRexe\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[18\] 0 " "Pin \"IRexe\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[17\] 0 " "Pin \"IRexe\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[16\] 0 " "Pin \"IRexe\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[15\] 0 " "Pin \"IRexe\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[14\] 0 " "Pin \"IRexe\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[13\] 0 " "Pin \"IRexe\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[12\] 0 " "Pin \"IRexe\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[11\] 0 " "Pin \"IRexe\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[10\] 0 " "Pin \"IRexe\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[9\] 0 " "Pin \"IRexe\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[8\] 0 " "Pin \"IRexe\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[7\] 0 " "Pin \"IRexe\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[6\] 0 " "Pin \"IRexe\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[5\] 0 " "Pin \"IRexe\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[4\] 0 " "Pin \"IRexe\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[3\] 0 " "Pin \"IRexe\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[2\] 0 " "Pin \"IRexe\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[1\] 0 " "Pin \"IRexe\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[0\] 0 " "Pin \"IRexe\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_select\[1\] 0 " "Pin \"pc_select\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_select\[0\] 0 " "Pin \"pc_select\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_val 0 " "Pin \"z_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flag_enable_exe 0 " "Pin \"flag_enable_exe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_val 0 " "Pin \"v_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_val 0 " "Pin \"c_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "execute 0 " "Pin \"execute\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_out 0 " "Pin \"z_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_exe 0 " "Pin \"br_exe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_exe 0 " "Pin \"jmp_exe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[3\] 0 " "Pin \"cond\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[2\] 0 " "Pin \"cond\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[1\] 0 " "Pin \"cond\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[0\] 0 " "Pin \"cond\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[23\] 0 " "Pin \"IRmem\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[22\] 0 " "Pin \"IRmem\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[21\] 0 " "Pin \"IRmem\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[20\] 0 " "Pin \"IRmem\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[19\] 0 " "Pin \"IRmem\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[18\] 0 " "Pin \"IRmem\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[17\] 0 " "Pin \"IRmem\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[16\] 0 " "Pin \"IRmem\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[15\] 0 " "Pin \"IRmem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[14\] 0 " "Pin \"IRmem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[13\] 0 " "Pin \"IRmem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[12\] 0 " "Pin \"IRmem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[11\] 0 " "Pin \"IRmem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[10\] 0 " "Pin \"IRmem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[9\] 0 " "Pin \"IRmem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[8\] 0 " "Pin \"IRmem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[7\] 0 " "Pin \"IRmem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[6\] 0 " "Pin \"IRmem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[5\] 0 " "Pin \"IRmem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[4\] 0 " "Pin \"IRmem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[3\] 0 " "Pin \"IRmem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[2\] 0 " "Pin \"IRmem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[1\] 0 " "Pin \"IRmem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[0\] 0 " "Pin \"IRmem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[15\] 0 " "Pin \"mem_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[14\] 0 " "Pin \"mem_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[13\] 0 " "Pin \"mem_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[12\] 0 " "Pin \"mem_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[11\] 0 " "Pin \"mem_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[10\] 0 " "Pin \"mem_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[9\] 0 " "Pin \"mem_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[8\] 0 " "Pin \"mem_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[7\] 0 " "Pin \"mem_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[6\] 0 " "Pin \"mem_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[5\] 0 " "Pin \"mem_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[4\] 0 " "Pin \"mem_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[3\] 0 " "Pin \"mem_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[2\] 0 " "Pin \"mem_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[1\] 0 " "Pin \"mem_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[0\] 0 " "Pin \"mem_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[23\] 0 " "Pin \"memout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[22\] 0 " "Pin \"memout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[21\] 0 " "Pin \"memout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[20\] 0 " "Pin \"memout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[19\] 0 " "Pin \"memout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[18\] 0 " "Pin \"memout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[17\] 0 " "Pin \"memout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[16\] 0 " "Pin \"memout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[15\] 0 " "Pin \"memout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[14\] 0 " "Pin \"memout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[13\] 0 " "Pin \"memout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[12\] 0 " "Pin \"memout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[11\] 0 " "Pin \"memout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[10\] 0 " "Pin \"memout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[9\] 0 " "Pin \"memout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[8\] 0 " "Pin \"memout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[7\] 0 " "Pin \"memout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[6\] 0 " "Pin \"memout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[5\] 0 " "Pin \"memout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[4\] 0 " "Pin \"memout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[3\] 0 " "Pin \"memout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[2\] 0 " "Pin \"memout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[1\] 0 " "Pin \"memout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[0\] 0 " "Pin \"memout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[15\] 0 " "Pin \"muxymem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[14\] 0 " "Pin \"muxymem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[13\] 0 " "Pin \"muxymem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[12\] 0 " "Pin \"muxymem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[11\] 0 " "Pin \"muxymem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[10\] 0 " "Pin \"muxymem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[9\] 0 " "Pin \"muxymem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[8\] 0 " "Pin \"muxymem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[7\] 0 " "Pin \"muxymem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[6\] 0 " "Pin \"muxymem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[5\] 0 " "Pin \"muxymem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[4\] 0 " "Pin \"muxymem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[3\] 0 " "Pin \"muxymem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[2\] 0 " "Pin \"muxymem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[1\] 0 " "Pin \"muxymem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[0\] 0 " "Pin \"muxymem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[3\] 0 " "Pin \"op_code\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[2\] 0 " "Pin \"op_code\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[1\] 0 " "Pin \"op_code\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[0\] 0 " "Pin \"op_code\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opx\[2\] 0 " "Pin \"opx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opx\[1\] 0 " "Pin \"opx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opx\[0\] 0 " "Pin \"opx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[15\] 0 " "Pin \"r1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[14\] 0 " "Pin \"r1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[13\] 0 " "Pin \"r1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[12\] 0 " "Pin \"r1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[11\] 0 " "Pin \"r1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[10\] 0 " "Pin \"r1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[9\] 0 " "Pin \"r1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[8\] 0 " "Pin \"r1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[7\] 0 " "Pin \"r1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[6\] 0 " "Pin \"r1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[5\] 0 " "Pin \"r1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[4\] 0 " "Pin \"r1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[3\] 0 " "Pin \"r1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[2\] 0 " "Pin \"r1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[1\] 0 " "Pin \"r1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[0\] 0 " "Pin \"r1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[15\] 0 " "Pin \"r15\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[14\] 0 " "Pin \"r15\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[13\] 0 " "Pin \"r15\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[12\] 0 " "Pin \"r15\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[11\] 0 " "Pin \"r15\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[10\] 0 " "Pin \"r15\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[9\] 0 " "Pin \"r15\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[8\] 0 " "Pin \"r15\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[7\] 0 " "Pin \"r15\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[6\] 0 " "Pin \"r15\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[5\] 0 " "Pin \"r15\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[4\] 0 " "Pin \"r15\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[3\] 0 " "Pin \"r15\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[2\] 0 " "Pin \"r15\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[1\] 0 " "Pin \"r15\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r15\[0\] 0 " "Pin \"r15\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[15\] 0 " "Pin \"r2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[14\] 0 " "Pin \"r2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[13\] 0 " "Pin \"r2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[12\] 0 " "Pin \"r2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[11\] 0 " "Pin \"r2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[10\] 0 " "Pin \"r2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[9\] 0 " "Pin \"r2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[8\] 0 " "Pin \"r2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[7\] 0 " "Pin \"r2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[6\] 0 " "Pin \"r2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[5\] 0 " "Pin \"r2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[4\] 0 " "Pin \"r2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[3\] 0 " "Pin \"r2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[2\] 0 " "Pin \"r2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[1\] 0 " "Pin \"r2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[0\] 0 " "Pin \"r2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[15\] 0 " "Pin \"r3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[14\] 0 " "Pin \"r3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[13\] 0 " "Pin \"r3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[12\] 0 " "Pin \"r3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[11\] 0 " "Pin \"r3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[10\] 0 " "Pin \"r3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[9\] 0 " "Pin \"r3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[8\] 0 " "Pin \"r3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[7\] 0 " "Pin \"r3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[6\] 0 " "Pin \"r3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[5\] 0 " "Pin \"r3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[4\] 0 " "Pin \"r3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[3\] 0 " "Pin \"r3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[2\] 0 " "Pin \"r3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[1\] 0 " "Pin \"r3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[0\] 0 " "Pin \"r3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[15\] 0 " "Pin \"r4\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[14\] 0 " "Pin \"r4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[13\] 0 " "Pin \"r4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[12\] 0 " "Pin \"r4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[11\] 0 " "Pin \"r4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[10\] 0 " "Pin \"r4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[9\] 0 " "Pin \"r4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[8\] 0 " "Pin \"r4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[7\] 0 " "Pin \"r4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[6\] 0 " "Pin \"r4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[5\] 0 " "Pin \"r4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[4\] 0 " "Pin \"r4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[3\] 0 " "Pin \"r4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[2\] 0 " "Pin \"r4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[1\] 0 " "Pin \"r4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[0\] 0 " "Pin \"r4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[15\] 0 " "Pin \"r5\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[14\] 0 " "Pin \"r5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[13\] 0 " "Pin \"r5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[12\] 0 " "Pin \"r5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[11\] 0 " "Pin \"r5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[10\] 0 " "Pin \"r5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[9\] 0 " "Pin \"r5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[8\] 0 " "Pin \"r5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[7\] 0 " "Pin \"r5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[6\] 0 " "Pin \"r5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[5\] 0 " "Pin \"r5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[4\] 0 " "Pin \"r5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[3\] 0 " "Pin \"r5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[2\] 0 " "Pin \"r5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[1\] 0 " "Pin \"r5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[0\] 0 " "Pin \"r5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[15\] 0 " "Pin \"r8\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[14\] 0 " "Pin \"r8\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[13\] 0 " "Pin \"r8\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[12\] 0 " "Pin \"r8\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[11\] 0 " "Pin \"r8\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[10\] 0 " "Pin \"r8\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[9\] 0 " "Pin \"r8\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[8\] 0 " "Pin \"r8\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[7\] 0 " "Pin \"r8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[6\] 0 " "Pin \"r8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[5\] 0 " "Pin \"r8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[4\] 0 " "Pin \"r8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[3\] 0 " "Pin \"r8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[2\] 0 " "Pin \"r8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[1\] 0 " "Pin \"r8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[0\] 0 " "Pin \"r8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[15\] 0 " "Pin \"r9\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[14\] 0 " "Pin \"r9\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[13\] 0 " "Pin \"r9\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[12\] 0 " "Pin \"r9\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[11\] 0 " "Pin \"r9\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[10\] 0 " "Pin \"r9\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[9\] 0 " "Pin \"r9\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[8\] 0 " "Pin \"r9\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[7\] 0 " "Pin \"r9\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[6\] 0 " "Pin \"r9\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[5\] 0 " "Pin \"r9\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[4\] 0 " "Pin \"r9\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[3\] 0 " "Pin \"r9\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[2\] 0 " "Pin \"r9\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[1\] 0 " "Pin \"r9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r9\[0\] 0 " "Pin \"r9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[3\] 0 " "Pin \"regD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[2\] 0 " "Pin \"regD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[1\] 0 " "Pin \"regD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[0\] 0 " "Pin \"regD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WBreg\[3\] 0 " "Pin \"WBreg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WBreg\[2\] 0 " "Pin \"WBreg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WBreg\[1\] 0 " "Pin \"WBreg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WBreg\[0\] 0 " "Pin \"WBreg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yselect\[1\] 0 " "Pin \"yselect\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yselect\[0\] 0 " "Pin \"yselect\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yselect_mem\[1\] 0 " "Pin \"yselect_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yselect_mem\[0\] 0 " "Pin \"yselect_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429681091778 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1429681091778 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1429681092824 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1429681092995 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1429681094105 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429681094746 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1429681094792 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1429681095307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Project.fit.smsg " "Generated suppressed messages file C:/Users/David/Documents/GitHub/csce430/project_pipelined/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1429681095791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1429681096555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 00:38:16 2015 " "Processing ended: Wed Apr 22 00:38:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1429681096555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1429681096555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1429681096555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429681096555 ""}
