Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct 15 18:18:38 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_2_timing_summary_routed.rpt -pb lab4_2_timing_summary_routed.pb -rpx lab4_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cd/num_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.084      -72.667                      9                  151        0.144        0.000                      0                  151        4.500        0.000                       0                   103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.084      -72.667                      9                  151        0.144        0.000                      0                  151        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -9.084ns,  Total Violation      -72.667ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.084ns  (required time - arrival time)
  Source:                 number_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.037ns  (logic 7.843ns (41.198%)  route 11.194ns (58.802%))
  Logic Levels:           27  (CARRY4=12 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  number_reg[7]_C/Q
                         net (fo=24, routed)          0.875     6.413    number_reg[7]_C_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124     6.537 r  value[3]_i_39/O
                         net (fo=1, routed)           0.685     7.222    value[3]_i_39_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  value[3]_i_20/O
                         net (fo=8, routed)           0.325     7.671    value1[3]
    SLICE_X44Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  value[3]_i_16/O
                         net (fo=9, routed)           0.677     8.472    value[3]_i_16_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  value[2]_i_9_comp/O
                         net (fo=1, routed)           0.730     9.326    value[2]_i_9_n_0_repN
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.450 r  number[8]_C_i_23_comp_1/O
                         net (fo=1, routed)           0.473     9.923    number[8]_C_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.470 r  number_reg[8]_C_i_15/O[2]
                         net (fo=8, routed)           1.068    11.537    number_reg[8]_C_i_15_n_5
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.838 r  number[0]_C_i_47/O
                         net (fo=8, routed)           0.845    12.683    number2[4]
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  number[0]_C_i_29/O
                         net (fo=11, routed)          0.653    13.460    number2[2]
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.584 r  number[0]_C_i_32/O
                         net (fo=6, routed)           0.654    14.238    number[0]_C_i_32_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.362 r  number[0]_C_i_17/O
                         net (fo=6, routed)           1.055    15.417    number[0]_C_i_17_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.541 r  number[0]_C_i_5_comp_1/O
                         net (fo=1, routed)           0.000    15.541    number[0]_C_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.942 r  number_reg[0]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.942    number_reg[0]_C_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.056 r  number_reg[8]_C_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.056    number_reg[8]_C_i_5_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  number_reg[10]_C_i_5/O[1]
                         net (fo=8, routed)           0.552    16.942    number_reg[10]_C_i_5_n_6
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.303    17.245 r  number[4]_C_i_17/O
                         net (fo=1, routed)           0.000    17.245    number[4]_C_i_17_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.777 r  number_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.777    number_reg[4]_C_i_11_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.048 r  number_reg[4]_C_i_18/CO[0]
                         net (fo=6, routed)           0.758    18.806    number_reg[4]_C_i_18_n_3
    SLICE_X39Y10         LUT4 (Prop_lut4_I3_O)        0.373    19.179 r  number[4]_C_i_44/O
                         net (fo=1, routed)           0.000    19.179    number[4]_C_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.819 r  number_reg[4]_C_i_22/O[3]
                         net (fo=3, routed)           0.848    20.667    number_reg[4]_C_i_22_n_4
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.306    20.973 r  number[4]_C_i_35/O
                         net (fo=1, routed)           0.000    20.973    number[4]_C_i_35_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  number_reg[4]_C_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.349    number_reg[4]_C_i_19_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.603 r  number_reg[4]_C_i_13/CO[0]
                         net (fo=3, routed)           0.374    21.977    number_reg[4]_C_i_13_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I4_O)        0.367    22.344 r  number[4]_C_i_4_comp/O
                         net (fo=1, routed)           0.000    22.344    number[4]_C_i_4_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.745 r  number_reg[4]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.745    number_reg[4]_C_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.859 r  number_reg[8]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.859    number_reg[8]_C_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.193 r  number_reg[10]_C_i_3/O[1]
                         net (fo=1, routed)           0.624    23.817    o4/number0_in[9]
    SLICE_X39Y15         LUT4 (Prop_lut4_I0_O)        0.303    24.120 r  o4/number[10]_C_i_2/O
                         net (fo=1, routed)           0.000    24.120    o4_n_12
    SLICE_X39Y15         FDCE                                         r  number_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X39Y15         FDCE                                         r  number_reg[10]_C/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X39Y15         FDCE (Setup_fdce_C_D)        0.031    15.036    number_reg[10]_C
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -24.120    
  -------------------------------------------------------------------
                         slack                                 -9.084    

Slack (VIOLATED) :        -9.021ns  (required time - arrival time)
  Source:                 number_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.992ns  (logic 7.711ns (40.601%)  route 11.281ns (59.399%))
  Logic Levels:           26  (CARRY4=11 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  number_reg[7]_C/Q
                         net (fo=24, routed)          0.875     6.413    number_reg[7]_C_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124     6.537 r  value[3]_i_39/O
                         net (fo=1, routed)           0.685     7.222    value[3]_i_39_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  value[3]_i_20/O
                         net (fo=8, routed)           0.325     7.671    value1[3]
    SLICE_X44Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  value[3]_i_16/O
                         net (fo=9, routed)           0.677     8.472    value[3]_i_16_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  value[2]_i_9_comp/O
                         net (fo=1, routed)           0.730     9.326    value[2]_i_9_n_0_repN
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.450 r  number[8]_C_i_23_comp_1/O
                         net (fo=1, routed)           0.473     9.923    number[8]_C_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.470 r  number_reg[8]_C_i_15/O[2]
                         net (fo=8, routed)           1.068    11.537    number_reg[8]_C_i_15_n_5
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.838 r  number[0]_C_i_47/O
                         net (fo=8, routed)           0.845    12.683    number2[4]
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  number[0]_C_i_29/O
                         net (fo=11, routed)          0.653    13.460    number2[2]
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.584 r  number[0]_C_i_32/O
                         net (fo=6, routed)           0.654    14.238    number[0]_C_i_32_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.362 r  number[0]_C_i_17/O
                         net (fo=6, routed)           1.055    15.417    number[0]_C_i_17_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.541 r  number[0]_C_i_5_comp_1/O
                         net (fo=1, routed)           0.000    15.541    number[0]_C_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.942 r  number_reg[0]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.942    number_reg[0]_C_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.056 r  number_reg[8]_C_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.056    number_reg[8]_C_i_5_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  number_reg[10]_C_i_5/O[1]
                         net (fo=8, routed)           0.552    16.942    number_reg[10]_C_i_5_n_6
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.303    17.245 r  number[4]_C_i_17/O
                         net (fo=1, routed)           0.000    17.245    number[4]_C_i_17_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.777 r  number_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.777    number_reg[4]_C_i_11_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.048 r  number_reg[4]_C_i_18/CO[0]
                         net (fo=6, routed)           0.758    18.806    number_reg[4]_C_i_18_n_3
    SLICE_X39Y10         LUT4 (Prop_lut4_I3_O)        0.373    19.179 r  number[4]_C_i_44/O
                         net (fo=1, routed)           0.000    19.179    number[4]_C_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.819 r  number_reg[4]_C_i_22/O[3]
                         net (fo=3, routed)           0.848    20.667    number_reg[4]_C_i_22_n_4
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.306    20.973 r  number[4]_C_i_35/O
                         net (fo=1, routed)           0.000    20.973    number[4]_C_i_35_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  number_reg[4]_C_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.349    number_reg[4]_C_i_19_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.603 r  number_reg[4]_C_i_13/CO[0]
                         net (fo=3, routed)           0.374    21.977    number_reg[4]_C_i_13_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I4_O)        0.367    22.344 r  number[4]_C_i_4_comp/O
                         net (fo=1, routed)           0.000    22.344    number[4]_C_i_4_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.745 r  number_reg[4]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.745    number_reg[4]_C_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.058 r  number_reg[8]_C_i_2/O[3]
                         net (fo=1, routed)           0.711    23.768    o4/number0_in[7]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.306    24.074 r  o4/number[8]_C_i_1/O
                         net (fo=1, routed)           0.000    24.074    o4_n_10
    SLICE_X40Y15         FDCE                                         r  number_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  number_reg[8]_C/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X40Y15         FDCE (Setup_fdce_C_D)        0.032    15.053    number_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -24.074    
  -------------------------------------------------------------------
                         slack                                 -9.021    

Slack (VIOLATED) :        -8.841ns  (required time - arrival time)
  Source:                 number_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.857ns  (logic 7.729ns (40.986%)  route 11.128ns (59.014%))
  Logic Levels:           26  (CARRY4=11 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  number_reg[7]_C/Q
                         net (fo=24, routed)          0.875     6.413    number_reg[7]_C_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124     6.537 r  value[3]_i_39/O
                         net (fo=1, routed)           0.685     7.222    value[3]_i_39_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  value[3]_i_20/O
                         net (fo=8, routed)           0.325     7.671    value1[3]
    SLICE_X44Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  value[3]_i_16/O
                         net (fo=9, routed)           0.677     8.472    value[3]_i_16_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  value[2]_i_9_comp/O
                         net (fo=1, routed)           0.730     9.326    value[2]_i_9_n_0_repN
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.450 r  number[8]_C_i_23_comp_1/O
                         net (fo=1, routed)           0.473     9.923    number[8]_C_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.470 r  number_reg[8]_C_i_15/O[2]
                         net (fo=8, routed)           1.068    11.537    number_reg[8]_C_i_15_n_5
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.838 r  number[0]_C_i_47/O
                         net (fo=8, routed)           0.845    12.683    number2[4]
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  number[0]_C_i_29/O
                         net (fo=11, routed)          0.653    13.460    number2[2]
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.584 r  number[0]_C_i_32/O
                         net (fo=6, routed)           0.654    14.238    number[0]_C_i_32_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.362 r  number[0]_C_i_17/O
                         net (fo=6, routed)           1.055    15.417    number[0]_C_i_17_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.541 r  number[0]_C_i_5_comp_1/O
                         net (fo=1, routed)           0.000    15.541    number[0]_C_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.942 r  number_reg[0]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.942    number_reg[0]_C_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.056 r  number_reg[8]_C_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.056    number_reg[8]_C_i_5_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  number_reg[10]_C_i_5/O[1]
                         net (fo=8, routed)           0.552    16.942    number_reg[10]_C_i_5_n_6
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.303    17.245 r  number[4]_C_i_17/O
                         net (fo=1, routed)           0.000    17.245    number[4]_C_i_17_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.777 r  number_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.777    number_reg[4]_C_i_11_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.048 r  number_reg[4]_C_i_18/CO[0]
                         net (fo=6, routed)           0.758    18.806    number_reg[4]_C_i_18_n_3
    SLICE_X39Y10         LUT4 (Prop_lut4_I3_O)        0.373    19.179 r  number[4]_C_i_44/O
                         net (fo=1, routed)           0.000    19.179    number[4]_C_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.819 r  number_reg[4]_C_i_22/O[3]
                         net (fo=3, routed)           0.848    20.667    number_reg[4]_C_i_22_n_4
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.306    20.973 r  number[4]_C_i_35/O
                         net (fo=1, routed)           0.000    20.973    number[4]_C_i_35_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  number_reg[4]_C_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.349    number_reg[4]_C_i_19_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.603 r  number_reg[4]_C_i_13/CO[0]
                         net (fo=3, routed)           0.374    21.977    number_reg[4]_C_i_13_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I4_O)        0.367    22.344 r  number[4]_C_i_4_comp/O
                         net (fo=1, routed)           0.000    22.344    number[4]_C_i_4_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.745 r  number_reg[4]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.745    number_reg[4]_C_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.079 r  number_reg[8]_C_i_2/O[1]
                         net (fo=1, routed)           0.558    23.637    o4/number0_in[5]
    SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.303    23.940 r  o4/number[6]_C_i_1/O
                         net (fo=1, routed)           0.000    23.940    o4_n_8
    SLICE_X42Y14         FDCE                                         r  number_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X42Y14         FDCE                                         r  number_reg[6]_C/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)        0.077    15.099    number_reg[6]_C
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -23.940    
  -------------------------------------------------------------------
                         slack                                 -8.841    

Slack (VIOLATED) :        -8.811ns  (required time - arrival time)
  Source:                 number_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.778ns  (logic 8.237ns (43.864%)  route 10.541ns (56.136%))
  Logic Levels:           29  (CARRY4=12 LUT2=1 LUT3=1 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  number_reg[7]_C/Q
                         net (fo=24, routed)          0.875     6.413    number_reg[7]_C_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124     6.537 r  value[3]_i_39/O
                         net (fo=1, routed)           0.685     7.222    value[3]_i_39_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  value[3]_i_20/O
                         net (fo=8, routed)           0.314     7.660    value1[3]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  value[3]_i_17/O
                         net (fo=15, routed)          0.365     8.149    value1[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.273 r  value[1]_i_13/O
                         net (fo=11, routed)          0.597     8.870    value1[1]
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.994 r  number[0]_C_i_35/O
                         net (fo=5, routed)           0.500     9.493    number[0]_C_i_35_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.617 r  number[0]_C_i_22/O
                         net (fo=1, routed)           0.000     9.617    number[0]_C_i_22_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.167 r  number_reg[0]_C_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.167    number_reg[0]_C_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.480 r  number_reg[8]_C_i_18/O[3]
                         net (fo=8, routed)           1.127    11.608    number_reg[8]_C_i_18_n_4
    SLICE_X46Y11         LUT5 (Prop_lut5_I1_O)        0.306    11.914 r  number[0]_C_i_59/O
                         net (fo=5, routed)           0.476    12.390    number[0]_C_i_59_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.514 r  number[0]_C_i_41/O
                         net (fo=10, routed)          0.558    13.072    number[0]_C_i_41_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.196 r  number[0]_C_i_53/O
                         net (fo=1, routed)           0.718    13.914    number[0]_C_i_53_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.038 r  number[0]_C_i_36/O
                         net (fo=1, routed)           0.571    14.609    number[0]_C_i_36_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.733 r  number[0]_C_i_24/O
                         net (fo=6, routed)           0.472    15.205    number[0]_C_i_24_n_0
    SLICE_X44Y10         LUT5 (Prop_lut5_I1_O)        0.124    15.329 r  number[8]_C_i_21/O
                         net (fo=1, routed)           0.000    15.329    number[8]_C_i_21_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.879 r  number_reg[8]_C_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.879    number_reg[8]_C_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.213 r  number_reg[10]_C_i_8/O[1]
                         net (fo=8, routed)           0.630    16.843    number_reg[10]_C_i_8_n_6
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.303    17.146 r  number[10]_C_i_41/O
                         net (fo=1, routed)           0.000    17.146    number[10]_C_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.752 r  number_reg[10]_C_i_33/O[3]
                         net (fo=12, routed)          0.861    18.613    number_reg[10]_C_i_33_n_4
    SLICE_X44Y15         LUT4 (Prop_lut4_I1_O)        0.306    18.919 r  number[10]_C_i_60/O
                         net (fo=1, routed)           0.000    18.919    number[10]_C_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.469 r  number_reg[10]_C_i_48/CO[3]
                         net (fo=1, routed)           0.000    19.469    number_reg[10]_C_i_48_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.691 r  number_reg[10]_C_i_42/O[0]
                         net (fo=3, routed)           0.616    20.306    number_reg[10]_C_i_42_n_7
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    20.605 r  number[10]_C_i_67/O
                         net (fo=1, routed)           0.000    20.605    number[10]_C_i_67_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.006 r  number_reg[10]_C_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.006    number_reg[10]_C_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.277 r  number_reg[10]_C_i_43/CO[0]
                         net (fo=3, routed)           0.748    22.025    number_reg[10]_C_i_43_n_3
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.373    22.398 r  number[4]_C_i_8_comp_1/O
                         net (fo=1, routed)           0.000    22.398    number[4]_C_i_8_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.796 r  number_reg[4]_C_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.796    number_reg[4]_C_i_3_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.910 r  number_reg[8]_C_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.910    number_reg[8]_C_i_3_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.132 r  number_reg[10]_C_i_4/O[0]
                         net (fo=1, routed)           0.430    23.562    o4/number_reg[10]_C[0]
    SLICE_X40Y15         LUT4 (Prop_lut4_I1_O)        0.299    23.861 r  o4/number[9]_C_i_1/O
                         net (fo=1, routed)           0.000    23.861    o4_n_11
    SLICE_X40Y15         FDCE                                         r  number_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  number_reg[9]_C/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X40Y15         FDCE (Setup_fdce_C_D)        0.029    15.050    number_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -23.861    
  -------------------------------------------------------------------
                         slack                                 -8.811    

Slack (VIOLATED) :        -8.789ns  (required time - arrival time)
  Source:                 number_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 7.633ns (40.633%)  route 11.152ns (59.367%))
  Logic Levels:           26  (CARRY4=11 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  number_reg[7]_C/Q
                         net (fo=24, routed)          0.875     6.413    number_reg[7]_C_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124     6.537 r  value[3]_i_39/O
                         net (fo=1, routed)           0.685     7.222    value[3]_i_39_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  value[3]_i_20/O
                         net (fo=8, routed)           0.325     7.671    value1[3]
    SLICE_X44Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  value[3]_i_16/O
                         net (fo=9, routed)           0.677     8.472    value[3]_i_16_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  value[2]_i_9_comp/O
                         net (fo=1, routed)           0.730     9.326    value[2]_i_9_n_0_repN
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.450 r  number[8]_C_i_23_comp_1/O
                         net (fo=1, routed)           0.473     9.923    number[8]_C_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.470 r  number_reg[8]_C_i_15/O[2]
                         net (fo=8, routed)           1.068    11.537    number_reg[8]_C_i_15_n_5
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.838 r  number[0]_C_i_47/O
                         net (fo=8, routed)           0.845    12.683    number2[4]
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  number[0]_C_i_29/O
                         net (fo=11, routed)          0.653    13.460    number2[2]
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.584 r  number[0]_C_i_32/O
                         net (fo=6, routed)           0.654    14.238    number[0]_C_i_32_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.362 r  number[0]_C_i_17/O
                         net (fo=6, routed)           1.055    15.417    number[0]_C_i_17_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.541 r  number[0]_C_i_5_comp_1/O
                         net (fo=1, routed)           0.000    15.541    number[0]_C_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.942 r  number_reg[0]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.942    number_reg[0]_C_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.056 r  number_reg[8]_C_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.056    number_reg[8]_C_i_5_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  number_reg[10]_C_i_5/O[1]
                         net (fo=8, routed)           0.552    16.942    number_reg[10]_C_i_5_n_6
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.303    17.245 r  number[4]_C_i_17/O
                         net (fo=1, routed)           0.000    17.245    number[4]_C_i_17_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.777 r  number_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.777    number_reg[4]_C_i_11_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.048 r  number_reg[4]_C_i_18/CO[0]
                         net (fo=6, routed)           0.758    18.806    number_reg[4]_C_i_18_n_3
    SLICE_X39Y10         LUT4 (Prop_lut4_I3_O)        0.373    19.179 r  number[4]_C_i_44/O
                         net (fo=1, routed)           0.000    19.179    number[4]_C_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.819 r  number_reg[4]_C_i_22/O[3]
                         net (fo=3, routed)           0.848    20.667    number_reg[4]_C_i_22_n_4
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.306    20.973 r  number[4]_C_i_35/O
                         net (fo=1, routed)           0.000    20.973    number[4]_C_i_35_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  number_reg[4]_C_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.349    number_reg[4]_C_i_19_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.603 r  number_reg[4]_C_i_13/CO[0]
                         net (fo=3, routed)           0.374    21.977    number_reg[4]_C_i_13_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I4_O)        0.367    22.344 r  number[4]_C_i_4_comp/O
                         net (fo=1, routed)           0.000    22.344    number[4]_C_i_4_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.745 r  number_reg[4]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.745    number_reg[4]_C_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.984 r  number_reg[8]_C_i_2/O[2]
                         net (fo=1, routed)           0.582    23.566    o4/number0_in[6]
    SLICE_X40Y14         LUT4 (Prop_lut4_I0_O)        0.302    23.868 r  o4/number[7]_C_i_1/O
                         net (fo=1, routed)           0.000    23.868    o4_n_9
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
                         clock pessimism              0.299    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X40Y14         FDCE (Setup_fdce_C_D)        0.032    15.079    number_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -23.868    
  -------------------------------------------------------------------
                         slack                                 -8.789    

Slack (VIOLATED) :        -8.751ns  (required time - arrival time)
  Source:                 number_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 7.613ns (40.596%)  route 11.140ns (59.404%))
  Logic Levels:           26  (CARRY4=11 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  number_reg[7]_C/Q
                         net (fo=24, routed)          0.875     6.413    number_reg[7]_C_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124     6.537 r  value[3]_i_39/O
                         net (fo=1, routed)           0.685     7.222    value[3]_i_39_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  value[3]_i_20/O
                         net (fo=8, routed)           0.325     7.671    value1[3]
    SLICE_X44Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  value[3]_i_16/O
                         net (fo=9, routed)           0.677     8.472    value[3]_i_16_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  value[2]_i_9_comp/O
                         net (fo=1, routed)           0.730     9.326    value[2]_i_9_n_0_repN
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.450 r  number[8]_C_i_23_comp_1/O
                         net (fo=1, routed)           0.473     9.923    number[8]_C_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.470 r  number_reg[8]_C_i_15/O[2]
                         net (fo=8, routed)           1.068    11.537    number_reg[8]_C_i_15_n_5
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.838 r  number[0]_C_i_47/O
                         net (fo=8, routed)           0.845    12.683    number2[4]
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  number[0]_C_i_29/O
                         net (fo=11, routed)          0.653    13.460    number2[2]
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.584 r  number[0]_C_i_32/O
                         net (fo=6, routed)           0.654    14.238    number[0]_C_i_32_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.362 r  number[0]_C_i_17/O
                         net (fo=6, routed)           1.055    15.417    number[0]_C_i_17_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.541 r  number[0]_C_i_5_comp_1/O
                         net (fo=1, routed)           0.000    15.541    number[0]_C_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.942 r  number_reg[0]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.942    number_reg[0]_C_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.056 r  number_reg[8]_C_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.056    number_reg[8]_C_i_5_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  number_reg[10]_C_i_5/O[1]
                         net (fo=8, routed)           0.552    16.942    number_reg[10]_C_i_5_n_6
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.303    17.245 r  number[4]_C_i_17/O
                         net (fo=1, routed)           0.000    17.245    number[4]_C_i_17_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.777 r  number_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.777    number_reg[4]_C_i_11_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.048 r  number_reg[4]_C_i_18/CO[0]
                         net (fo=6, routed)           0.758    18.806    number_reg[4]_C_i_18_n_3
    SLICE_X39Y10         LUT4 (Prop_lut4_I3_O)        0.373    19.179 r  number[4]_C_i_44/O
                         net (fo=1, routed)           0.000    19.179    number[4]_C_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.819 r  number_reg[4]_C_i_22/O[3]
                         net (fo=3, routed)           0.848    20.667    number_reg[4]_C_i_22_n_4
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.306    20.973 r  number[4]_C_i_35/O
                         net (fo=1, routed)           0.000    20.973    number[4]_C_i_35_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  number_reg[4]_C_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.349    number_reg[4]_C_i_19_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.603 r  number_reg[4]_C_i_13/CO[0]
                         net (fo=3, routed)           0.374    21.977    number_reg[4]_C_i_13_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I4_O)        0.367    22.344 r  number[4]_C_i_4_comp/O
                         net (fo=1, routed)           0.000    22.344    number[4]_C_i_4_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.745 r  number_reg[4]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.745    number_reg[4]_C_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.967 r  number_reg[8]_C_i_2/O[0]
                         net (fo=1, routed)           0.570    23.537    o4/number0_in[4]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.299    23.836 r  o4/number[5]_C_i_1/O
                         net (fo=1, routed)           0.000    23.836    o4_n_7
    SLICE_X38Y14         FDCE                                         r  number_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X38Y14         FDCE                                         r  number_reg[5]_C/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X38Y14         FDCE (Setup_fdce_C_D)        0.079    15.085    number_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -23.836    
  -------------------------------------------------------------------
                         slack                                 -8.751    

Slack (VIOLATED) :        -8.406ns  (required time - arrival time)
  Source:                 number_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.375ns  (logic 7.754ns (42.199%)  route 10.621ns (57.801%))
  Logic Levels:           27  (CARRY4=10 LUT2=1 LUT3=1 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  number_reg[7]_C/Q
                         net (fo=24, routed)          0.875     6.413    number_reg[7]_C_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124     6.537 r  value[3]_i_39/O
                         net (fo=1, routed)           0.685     7.222    value[3]_i_39_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  value[3]_i_20/O
                         net (fo=8, routed)           0.314     7.660    value1[3]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  value[3]_i_17/O
                         net (fo=15, routed)          0.365     8.149    value1[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.273 r  value[1]_i_13/O
                         net (fo=11, routed)          0.597     8.870    value1[1]
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.994 r  number[0]_C_i_35/O
                         net (fo=5, routed)           0.500     9.493    number[0]_C_i_35_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.617 r  number[0]_C_i_22/O
                         net (fo=1, routed)           0.000     9.617    number[0]_C_i_22_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.167 r  number_reg[0]_C_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.167    number_reg[0]_C_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.480 r  number_reg[8]_C_i_18/O[3]
                         net (fo=8, routed)           1.127    11.608    number_reg[8]_C_i_18_n_4
    SLICE_X46Y11         LUT5 (Prop_lut5_I1_O)        0.306    11.914 r  number[0]_C_i_59/O
                         net (fo=5, routed)           0.476    12.390    number[0]_C_i_59_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.514 r  number[0]_C_i_41/O
                         net (fo=10, routed)          0.558    13.072    number[0]_C_i_41_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.196 r  number[0]_C_i_53/O
                         net (fo=1, routed)           0.718    13.914    number[0]_C_i_53_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.038 r  number[0]_C_i_36/O
                         net (fo=1, routed)           0.571    14.609    number[0]_C_i_36_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.733 r  number[0]_C_i_24/O
                         net (fo=6, routed)           0.472    15.205    number[0]_C_i_24_n_0
    SLICE_X44Y10         LUT5 (Prop_lut5_I1_O)        0.124    15.329 r  number[8]_C_i_21/O
                         net (fo=1, routed)           0.000    15.329    number[8]_C_i_21_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.879 r  number_reg[8]_C_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.879    number_reg[8]_C_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.213 r  number_reg[10]_C_i_8/O[1]
                         net (fo=8, routed)           0.630    16.843    number_reg[10]_C_i_8_n_6
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.303    17.146 r  number[10]_C_i_41/O
                         net (fo=1, routed)           0.000    17.146    number[10]_C_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.752 r  number_reg[10]_C_i_33/O[3]
                         net (fo=12, routed)          0.861    18.613    number_reg[10]_C_i_33_n_4
    SLICE_X44Y15         LUT4 (Prop_lut4_I1_O)        0.306    18.919 r  number[10]_C_i_60/O
                         net (fo=1, routed)           0.000    18.919    number[10]_C_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.469 r  number_reg[10]_C_i_48/CO[3]
                         net (fo=1, routed)           0.000    19.469    number_reg[10]_C_i_48_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.691 r  number_reg[10]_C_i_42/O[0]
                         net (fo=3, routed)           0.616    20.306    number_reg[10]_C_i_42_n_7
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    20.605 r  number[10]_C_i_67/O
                         net (fo=1, routed)           0.000    20.605    number[10]_C_i_67_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.006 r  number_reg[10]_C_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.006    number_reg[10]_C_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.277 r  number_reg[10]_C_i_43/CO[0]
                         net (fo=3, routed)           0.748    22.025    number_reg[10]_C_i_43_n_3
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.373    22.398 r  number[4]_C_i_8_comp_1/O
                         net (fo=1, routed)           0.000    22.398    number[4]_C_i_8_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.646 r  number_reg[4]_C_i_3/O[2]
                         net (fo=1, routed)           0.509    23.155    o4/number_reg[4]_C[1]
    SLICE_X40Y13         LUT4 (Prop_lut4_I1_O)        0.302    23.457 r  o4/number[3]_C_i_1/O
                         net (fo=1, routed)           0.000    23.457    o4_n_5
    SLICE_X40Y13         FDCE                                         r  number_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  number_reg[3]_C/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y13         FDCE (Setup_fdce_C_D)        0.029    15.051    number_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -23.457    
  -------------------------------------------------------------------
                         slack                                 -8.406    

Slack (VIOLATED) :        -8.333ns  (required time - arrival time)
  Source:                 number_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.333ns  (logic 7.349ns (40.086%)  route 10.984ns (59.914%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  number_reg[7]_C/Q
                         net (fo=24, routed)          0.875     6.413    number_reg[7]_C_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124     6.537 r  value[3]_i_39/O
                         net (fo=1, routed)           0.685     7.222    value[3]_i_39_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  value[3]_i_20/O
                         net (fo=8, routed)           0.325     7.671    value1[3]
    SLICE_X44Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  value[3]_i_16/O
                         net (fo=9, routed)           0.677     8.472    value[3]_i_16_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  value[2]_i_9_comp/O
                         net (fo=1, routed)           0.730     9.326    value[2]_i_9_n_0_repN
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.450 r  number[8]_C_i_23_comp_1/O
                         net (fo=1, routed)           0.473     9.923    number[8]_C_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.470 r  number_reg[8]_C_i_15/O[2]
                         net (fo=8, routed)           1.068    11.537    number_reg[8]_C_i_15_n_5
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.838 r  number[0]_C_i_47/O
                         net (fo=8, routed)           0.845    12.683    number2[4]
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  number[0]_C_i_29/O
                         net (fo=11, routed)          0.653    13.460    number2[2]
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.584 r  number[0]_C_i_32/O
                         net (fo=6, routed)           0.654    14.238    number[0]_C_i_32_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.362 r  number[0]_C_i_17/O
                         net (fo=6, routed)           1.055    15.417    number[0]_C_i_17_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.541 r  number[0]_C_i_5_comp_1/O
                         net (fo=1, routed)           0.000    15.541    number[0]_C_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.942 r  number_reg[0]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.942    number_reg[0]_C_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.056 r  number_reg[8]_C_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.056    number_reg[8]_C_i_5_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.390 r  number_reg[10]_C_i_5/O[1]
                         net (fo=8, routed)           0.552    16.942    number_reg[10]_C_i_5_n_6
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.303    17.245 r  number[4]_C_i_17/O
                         net (fo=1, routed)           0.000    17.245    number[4]_C_i_17_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.777 r  number_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.777    number_reg[4]_C_i_11_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.048 r  number_reg[4]_C_i_18/CO[0]
                         net (fo=6, routed)           0.758    18.806    number_reg[4]_C_i_18_n_3
    SLICE_X39Y10         LUT4 (Prop_lut4_I3_O)        0.373    19.179 r  number[4]_C_i_44/O
                         net (fo=1, routed)           0.000    19.179    number[4]_C_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.819 r  number_reg[4]_C_i_22/O[3]
                         net (fo=3, routed)           0.848    20.667    number_reg[4]_C_i_22_n_4
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.306    20.973 r  number[4]_C_i_35/O
                         net (fo=1, routed)           0.000    20.973    number[4]_C_i_35_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  number_reg[4]_C_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.349    number_reg[4]_C_i_19_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.603 r  number_reg[4]_C_i_13/CO[0]
                         net (fo=3, routed)           0.369    21.972    number_reg[4]_C_i_13_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I4_O)        0.367    22.339 r  number[4]_C_i_5_comp/O
                         net (fo=1, routed)           0.000    22.339    number[4]_C_i_5_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.691 r  number_reg[4]_C_i_2/O[3]
                         net (fo=1, routed)           0.419    23.109    o4/number0_in[3]
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.415 r  o4/number[4]_C_i_1/O
                         net (fo=1, routed)           0.000    23.415    o4_n_6
    SLICE_X38Y13         FDCE                                         r  number_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X38Y13         FDCE                                         r  number_reg[4]_C/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X38Y13         FDCE (Setup_fdce_C_D)        0.077    15.083    number_reg[4]_C
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -23.415    
  -------------------------------------------------------------------
                         slack                                 -8.333    

Slack (VIOLATED) :        -2.632ns  (required time - arrival time)
  Source:                 number_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.603ns  (logic 3.712ns (29.454%)  route 8.891ns (70.546%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  number_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  number_reg[7]_C/Q
                         net (fo=24, routed)          0.875     6.413    number_reg[7]_C_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124     6.537 r  value[3]_i_39/O
                         net (fo=1, routed)           0.685     7.222    value[3]_i_39_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  value[3]_i_20/O
                         net (fo=8, routed)           0.325     7.671    value1[3]
    SLICE_X44Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  value[3]_i_16/O
                         net (fo=9, routed)           0.677     8.472    value[3]_i_16_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  value[2]_i_9_comp/O
                         net (fo=1, routed)           0.730     9.326    value[2]_i_9_n_0_repN
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.450 r  number[8]_C_i_23_comp_1/O
                         net (fo=1, routed)           0.473     9.923    number[8]_C_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.443 r  number_reg[8]_C_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.443    number_reg[8]_C_i_15_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  number_reg[10]_C_i_11/O[2]
                         net (fo=9, routed)           0.882    11.564    number_reg[10]_C_i_11_n_5
    SLICE_X44Y13         LUT5 (Prop_lut5_I0_O)        0.301    11.865 r  number[0]_C_i_45/O
                         net (fo=5, routed)           0.682    12.547    number2[5]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  number[0]_C_i_27/O
                         net (fo=11, routed)          0.718    13.388    number2[3]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.512 f  number[0]_C_i_16/O
                         net (fo=11, routed)          0.601    14.113    number2[1]
    SLICE_X47Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.237 r  number[10]_C_i_26/O
                         net (fo=6, routed)           0.926    15.163    number[10]_C_i_26_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I2_O)        0.124    15.287 r  number[0]_C_i_6_comp/O
                         net (fo=1, routed)           0.000    15.287    number[0]_C_i_6_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.535 r  number_reg[0]_C_i_2/O[2]
                         net (fo=8, routed)           0.800    16.335    number_reg[0]_C_i_2_n_5
    SLICE_X39Y12         LUT2 (Prop_lut2_I0_O)        0.302    16.637 r  number[4]_C_i_6/O
                         net (fo=1, routed)           0.000    16.637    number[4]_C_i_6_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.864 r  number_reg[4]_C_i_2/O[1]
                         net (fo=1, routed)           0.518    17.382    o4/number0_in[1]
    SLICE_X40Y13         LUT4 (Prop_lut4_I0_O)        0.303    17.685 r  o4/number[2]_C_i_1/O
                         net (fo=1, routed)           0.000    17.685    o4_n_4
    SLICE_X40Y13         FDCE                                         r  number_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  number_reg[2]_C/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y13         FDCE (Setup_fdce_C_D)        0.031    15.053    number_reg[2]_C
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -17.685    
  -------------------------------------------------------------------
                         slack                                 -2.632    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 number_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.149ns (22.763%)  route 7.292ns (77.237%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X42Y14         FDCE                                         r  number_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  number_reg[6]_C/Q
                         net (fo=24, routed)          2.149     7.749    number_reg[6]_C_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.873 r  FSM_sequential_state[0]_i_43/O
                         net (fo=1, routed)           0.000     7.873    FSM_sequential_state[0]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.274 r  FSM_sequential_state_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.274    FSM_sequential_state_reg[0]_i_28_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.431 f  FSM_sequential_state_reg[0]_i_17/CO[1]
                         net (fo=2, routed)           0.600     9.031    next_state34_in
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.329     9.360 r  FSM_sequential_state[0]_i_18/O
                         net (fo=1, routed)           0.638     9.999    FSM_sequential_state[0]_i_18_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.123 r  FSM_sequential_state[0]_i_10/O
                         net (fo=1, routed)           0.433    10.555    FSM_sequential_state[0]_i_10_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.679 r  FSM_sequential_state[0]_i_5/O
                         net (fo=4, routed)           1.035    11.714    o2/next_state1
    SLICE_X35Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.838 f  o2/cnt[10]_i_7/O
                         net (fo=1, routed)           0.351    12.189    o2/next_state[0]
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.313 r  o2/cnt[10]_i_5/O
                         net (fo=34, routed)          1.183    13.496    o1/cnt_reg[0]
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124    13.620 r  o1/tmp[20]_i_1/O
                         net (fo=21, routed)          0.903    14.523    o1_n_12
    SLICE_X31Y11         FDCE                                         r  tmp_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X31Y11         FDCE                                         r  tmp_reg[17]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X31Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.731    tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -14.523    
  -------------------------------------------------------------------
                         slack                                  0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 d3/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o3/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    d3/CLK
    SLICE_X39Y8          FDRE                                         r  d3/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d3/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.099     1.685    d3/shift_reg[2]
    SLICE_X38Y8          LUT5 (Prop_lut5_I2_O)        0.048     1.733 r  d3/pb_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.733    o3/pb_out_reg_1
    SLICE_X38Y8          FDRE                                         r  o3/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    o3/CLK
    SLICE_X38Y8          FDRE                                         r  o3/pb_out_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.131     1.589    o3/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 d3/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o3/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    d3/CLK
    SLICE_X39Y8          FDRE                                         r  d3/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d3/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.099     1.685    d3/shift_reg[2]
    SLICE_X38Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.730 r  d3/pb_debounced/O
                         net (fo=1, routed)           0.000     1.730    o3/direction2
    SLICE_X38Y8          FDRE                                         r  o3/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    o3/CLK
    SLICE_X38Y8          FDRE                                         r  o3/pb_in_delay_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.120     1.578    o3/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 d3/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.146%)  route 0.316ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    d3/CLK
    SLICE_X30Y8          FDRE                                         r  d3/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  d3/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.316     1.925    d3/shift_reg[0]
    SLICE_X36Y8          FDRE                                         r  d3/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    d3/CLK
    SLICE_X36Y8          FDRE                                         r  d3/shift_reg_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.059     1.768    d3/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.690%)  route 0.310ns (57.310%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X37Y6          FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  cnt_reg[4]/Q
                         net (fo=16, routed)          0.170     1.757    cnt_reg_n_0_[4]
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  cnt[5]_i_2/O
                         net (fo=1, routed)           0.140     1.942    o1/cnt_reg[5]
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.045     1.987 r  o1/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.987    p_1_in[5]
    SLICE_X34Y6          FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y6          FDCE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y6          FDCE (Hold_fdce_C_D)         0.120     1.829    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.987%)  route 0.331ns (64.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y5          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          0.331     1.917    o1/Q[0]
    SLICE_X37Y6          LUT5 (Prop_lut5_I2_O)        0.045     1.962 r  o1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    p_1_in[4]
    SLICE_X37Y6          FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y6          FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y6          FDCE (Hold_fdce_C_D)         0.092     1.802    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.917%)  route 0.332ns (64.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y5          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  FSM_sequential_state_reg[0]/Q
                         net (fo=58, routed)          0.332     1.918    o1/Q[0]
    SLICE_X37Y6          LUT5 (Prop_lut5_I1_O)        0.045     1.963 r  o1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.963    p_1_in[0]
    SLICE_X37Y6          FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y6          FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y6          FDCE (Hold_fdce_C_D)         0.091     1.801    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.256ns (45.556%)  route 0.306ns (54.444%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X37Y7          FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  cnt_reg[9]/Q
                         net (fo=14, routed)          0.306     1.892    cnt_reg_n_0_[9]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.937 r  display[10]_i_3/O
                         net (fo=1, routed)           0.000     1.937    display[10]_i_3_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.007 r  display_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.007    display_reg[10]_i_2_n_7
    SLICE_X34Y10         FDRE                                         r  display_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  display_reg[10]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.134     1.841    display_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 d4/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o4/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.900%)  route 0.149ns (44.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    d4/CLK
    SLICE_X36Y8          FDRE                                         r  d4/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d4/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.149     1.735    d4/shift_reg[0]
    SLICE_X38Y8          LUT5 (Prop_lut5_I1_O)        0.048     1.783 r  d4/pb_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.783    o4/pb_out_reg_11
    SLICE_X38Y8          FDRE                                         r  o4/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    o4/CLK
    SLICE_X38Y8          FDRE                                         r  o4/pb_out_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.131     1.592    o4/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 d2/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    d2/CLK
    SLICE_X32Y6          FDRE                                         r  d2/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d2/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.124     1.711    d2/shift_reg[2]
    SLICE_X32Y6          FDRE                                         r  d2/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    d2/CLK
    SLICE_X32Y6          FDRE                                         r  d2/shift_reg_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.071     1.517    d2/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 d4/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o4/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.506%)  route 0.149ns (44.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    d4/CLK
    SLICE_X36Y8          FDRE                                         r  d4/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d4/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.149     1.735    d4/shift_reg[0]
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.045     1.780 r  d4/pb_debounced/O
                         net (fo=1, routed)           0.000     1.780    o4/increase2
    SLICE_X38Y8          FDRE                                         r  o4/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    o4/CLK
    SLICE_X38Y8          FDRE                                         r  o4/pb_in_delay_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.121     1.582    o4/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y4    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y19   cd/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   cd/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   cd/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y22   cd/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   cd/num_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y6    cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y7    cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y7    cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6    cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6    cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y10   number_reg[1]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y6    cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y6    cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y8    d1/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y5    d1/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    d1/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    d1/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    d2/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   cd/num_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y15   number_reg[10]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y15   number_reg[9]_C/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   cd/num_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   cd/num_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   number_reg[2]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   number_reg[3]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   number_reg[4]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   number_reg[5]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   number_reg[6]_C/C



