{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454617323651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454617323656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 04 14:22:03 2016 " "Processing started: Thu Feb 04 14:22:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454617323656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454617323656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuadratureEncoderTop -c QuadratureEncoderTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuadratureEncoderTop -c QuadratureEncoderTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454617323656 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1454617324252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file updowncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDownCounter " "Found entity 1: UpDownCounter" {  } { { "UpDownCounter.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/UpDownCounter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454617324335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454617324335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDecoder " "Found entity 1: EncoderDecoder" {  } { { "EncoderDecoder.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/EncoderDecoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454617324338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454617324338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdigitalfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderdigitalfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDigitalFilter " "Found entity 1: EncoderDigitalFilter" {  } { { "EncoderDigitalFilter.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/EncoderDigitalFilter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454617324338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454617324338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadratureencodertop.v 1 1 " "Found 1 design units, including 1 entities, in source file quadratureencodertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadratureEncoderTop " "Found entity 1: QuadratureEncoderTop" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454617324354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454617324354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QuadratureEncoderTop " "Elaborating entity \"QuadratureEncoderTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1454617324417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[2\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[2\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324423 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[3\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[3\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324423 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[4\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[4\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324423 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[5\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[5\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324423 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[6\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[6\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324423 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[7\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[7\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324423 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[8\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[8\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324424 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[9\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[9\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324424 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[10\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[10\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324424 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[11\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[11\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324424 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[12\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[12\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324424 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[13\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[13\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324424 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[14\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[14\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324424 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[15\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[15\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324425 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[16\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[16\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324425 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[17\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[17\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324425 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[18\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[18\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324425 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[19\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[19\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324425 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[20\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[20\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324425 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[21\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[21\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324425 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[22\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[22\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324425 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[23\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[23\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324426 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[24\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[24\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324426 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[25\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[25\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324426 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[26\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[26\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324426 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[27\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[27\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324426 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[28\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[28\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324426 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[29\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[29\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324426 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[30\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[30\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324426 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[31\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[31\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324427 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[32\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[32\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324427 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[33\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[33\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324427 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[34\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[34\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324427 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[35\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[35\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324427 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[36\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[36\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324427 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bck\[37\] QuadratureEncoderTop.v(27) " "Inferred latch for \"Bck\[37\]\" at QuadratureEncoderTop.v(27)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324427 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[2\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[2\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324427 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[3\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[3\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324428 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[4\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[4\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324428 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[5\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[5\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324428 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[6\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[6\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324428 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[7\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[7\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324428 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[8\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[8\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324428 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[9\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[9\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324428 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[10\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[10\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324429 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[11\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[11\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324429 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[12\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[12\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324429 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[13\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[13\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324429 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[14\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[14\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324430 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[15\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[15\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324430 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[16\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[16\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324430 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[17\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[17\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324430 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[18\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[18\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324430 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[19\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[19\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324430 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[20\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[20\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324430 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[21\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[21\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324430 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[22\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[22\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324431 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[23\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[23\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324431 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[24\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[24\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324431 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[25\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[25\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324431 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[26\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[26\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324431 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[27\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[27\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324431 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[28\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[28\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324432 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[29\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[29\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324432 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[30\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[30\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324432 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[31\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[31\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324432 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[32\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[32\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324432 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[33\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[33\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324432 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[34\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[34\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324432 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[35\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[35\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324432 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[36\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[36\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324433 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP\[37\] QuadratureEncoderTop.v(26) " "Inferred latch for \"MP\[37\]\" at QuadratureEncoderTop.v(26)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324433 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[2\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[2\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324433 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[3\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[3\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324433 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[4\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[4\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324433 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[5\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[5\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324433 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[6\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[6\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324433 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[7\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[7\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324434 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[8\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[8\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324434 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[9\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[9\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324434 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[10\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[10\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324434 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[11\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[11\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324434 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[12\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[12\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324434 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[13\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[13\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324434 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[14\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[14\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324434 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[15\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[15\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324435 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[16\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[16\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324435 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[17\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[17\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324435 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[18\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[18\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324435 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[19\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[19\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324435 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[20\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[20\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324435 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[21\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[21\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324435 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[22\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[22\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324435 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[23\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[23\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324436 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[24\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[24\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324436 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[25\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[25\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324436 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[26\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[26\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324436 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[27\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[27\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324436 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[28\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[28\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324436 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[29\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[29\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324437 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[30\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[30\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324437 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[31\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[31\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324437 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[32\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[32\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324437 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[33\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[33\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324437 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[34\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[34\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324437 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[35\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[35\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324437 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[36\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[36\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324438 "|QuadratureEncoderTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fwd\[37\] QuadratureEncoderTop.v(25) " "Inferred latch for \"Fwd\[37\]\" at QuadratureEncoderTop.v(25)" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454617324438 "|QuadratureEncoderTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderDigitalFilter EncoderDigitalFilter:InputAFilter " "Elaborating entity \"EncoderDigitalFilter\" for hierarchy \"EncoderDigitalFilter:InputAFilter\"" {  } { { "QuadratureEncoderTop.v" "InputAFilter" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454617324462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderDecoder EncoderDecoder:QuadratureEncoder " "Elaborating entity \"EncoderDecoder\" for hierarchy \"EncoderDecoder:QuadratureEncoder\"" {  } { { "QuadratureEncoderTop.v" "QuadratureEncoder" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454617324478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDownCounter UpDownCounter:QuadPulseCounter " "Elaborating entity \"UpDownCounter\" for hierarchy \"UpDownCounter:QuadPulseCounter\"" {  } { { "QuadratureEncoderTop.v" "QuadPulseCounter" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454617324478 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "FwdBck Fwd " "Net \"FwdBck\", which fans out to \"Fwd\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "EncoderDecoder:QuadratureEncoder\|direction " "Net is fed by \"EncoderDecoder:QuadratureEncoder\|direction\"" {  } { { "EncoderDecoder.v" "direction" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/EncoderDecoder.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454617324609 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "MvFwd " "Net is fed by \"MvFwd\"" {  } { { "QuadratureEncoderTop.v" "MvFwd" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454617324609 ""}  } { { "QuadratureEncoderTop.v" "FwdBck" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 8 -1 0 } } { "QuadratureEncoderTop.v" "Fwd" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1454617324609 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454617324793 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 04 14:22:04 2016 " "Processing ended: Thu Feb 04 14:22:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454617324793 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454617324793 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454617324793 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454617324793 ""}
