<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <title>Projects - UC Davis Research Group</title>
    <link rel="stylesheet" href="styles.css" />
  </head>
  <body>
    <!-- Navbar -->
    <header class="topnav">
      <div class="nav-container">
        <ul class="nav-menu">
          <li><a href="index.html">Home</a></li>
          <li><a href="people.html">People</a></li>
          <li><a href="projects.html">Projects</a></li>
          <li class="active"><a href="publication.html">Publications</a></li>
        </ul>
        <!-- <div class="search-icon">üîç</div> -->
      </div>
    </header>

    <main class="two-column fixed-container">
      <div class="main-wrap">
        <div class="main-box">
          <h1 class="remove-margin-top group-font-size">Publications</h1>

          <div class="publication-first-top">
            <p class="citation">
              J. Ali, F. Tan, A. Sanchez, S. Patil, and H. Al-Asaad,
              <a href="#" class="paper-link">
                "Efficient Simulation-Based Verification Using High-Level Design Error Models" </a
              >,
              <i>International Conference and Workshop on Computing and Communication (IEMCON)</i>,
              October 29, 2025.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. Saxena, A. Bhattacharyya, L. Molina, S. Patil, and H. Al-Asaad,
              <a href="#" class="paper-link">
                "Testing External Interrupts in the NEORV32 RISC-V Processor: Adapting ModelSim for
                Modern RISC-V Architecture" </a
              >, <i>ICTIS 2025 (9th International Conference on ICT for Intelligent Systems)</i>,
              New York, May 23, 2025.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              C. Tain, S. Patil, and H. Al-Asaad,
              <a
                href="https://link.springer.com/article/10.1007/s10836-025-06169-3"
                class="paper-link"
              >
                "Survey of Verification of RISC-V Processors" </a
              >, <i>Journal of Electronic Testing</i>, 2025.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              B. Tovar, C. Yee, R. Ng, H. Al-Asaad, and S. Patil,
              <a href="https://ieeexplore.ieee.org/document/10903846" class="paper-link">
                "Survey of RISC-V Pipelines and Testers" </a
              >, <i>IEEE 15th Annual Computing and Communication Workshop and Conference (CCWC)</i>,
              2025.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. A. Zeraatkar, P. S. Kamran, I. Kaur, N. Ramu, T. Sheaves, and H. Al-Asaad,
              <a href="https://doi.org/10.3390/jcp5030075" class="paper-link">
                "On the Performance of Malware Detection Classifiers Using Hardware Performance
                Counters" </a
              >,
              <i>International Conference on Smart Applications, Communications and Networking</i>,
              2024.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. A. Zeraatkar, P. S. Kamran, and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/10427806" class="paper-link">
                "Advancements in Secure Computing: Exploring Automated Repair Debugging and
                Verification Techniques for Hardware Design" </a
              >, <i>IEEE 14th Annual Computing and Communication Workshop and Conference (CCWC)</i>,
              2024.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              R. Yarzada, D. Singh, and H. Al-Asaad,
              <a href="https://doi.org/10.1145/2699838" class="paper-link">
                "A Brief Survey of Fault Tolerant Techniques for Field Programmable Gate Arrays" </a
              >, <i>IEEE 12th Annual Computing and Communication Workshop and Conference (CCWC)</i>,
              2022.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              P. Sharma and H. Al-Asaad,
              <a
                href="https://link.springer.com/chapter/10.1007/978-3-030-71017-0_59"
                class="paper-link"
              >
                "Brief Review of Low-Power GPU Techniques" </a
              >,
              <i>Advances in Security, Networks, and Internet of Things: Proceedings from SAM</i>,
              2021.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              S. Patil, S. Scholten, M. Tao, and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/8936198" class="paper-link">
                "Survey of Memory, Timing, and Power Management Verification Methods for Multi-Core
                Processors" </a
              >,
              <i
                >IEEE 10th Annual Information Technology, Electronics and Mobile Communication
                Conference (IEMCON)</i
              >, 2019.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              R. Sadre and H. Al-Asaad,
              <a
                href="https://www.proquest.com/conference-papers-proceedings/machine-learning-applications-digital-system/docview/2277338296/se-2?accountid=14505"
                class="paper-link"
              >
                "Machine Learning Applications in Digital System Verification" </a
              >,
              <i
                >International Conference on Embedded Systems, Cyber-Physical Systems, and
                Applications</i
              >, 2019.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. Tobin and H. Al-Asaad,
              <a
                href="https://www.proquest.com/docview/2176189646?fromopenview=true&pq-origsite=gscholar&sourcetype=Conference%20Papers%20&%20Proceedings"
                class="paper-link"
              >
                "Effectiveness of Intermediate Values at Outputs of Adder Designs" </a
              >,
              <i
                >International Conference on Embedded Systems, Cyber-Physical Systems, and
                Applications</i
              >, 2018.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              Z. Ren and H. Al-Asaad,
              <a
                href="https://worldcomp-proceedings.com/proc/p2016/ESC3399.pdf#:~:text=Assertions%20allow%20the%20verification%20engineers%20to%20define,formal%20verification%20in%20an%20early%20state.%202."
                class="paper-link"
              >
                "Overview of Assertion-Based Verification and Its Applications" </a
              >,
              <i
                >International Conference on Embedded Systems, Cyber-Physical Systems, and
                Applications</i
              >, 2016.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              M. Mahmoud, H. M. Elmaghraby, and H. Al-Asaad,
              <a href="#" class="paper-link">
                "Design error injection, simulation, and diagnosis using FPGA-based boards" </a
              >,
              <i
                >International Conference on Embedded Systems, Cyber-Physical Systems, and
                Applications</i
              >, 2016, pp. 137‚Äì141.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              Z. Zhao, H. Yan, and H. Al-Asaad,
              <a
                href="https://worldcomp-proceedings.com/proc/proc2015/ABDA15_Final_Edition/ABDA_Contents.pdf"
                class="paper-link"
              >
                "Improving backup and recovery of modern data centers" </a
              >, <i>International Conference on Advances in Big Data Analytics</i>, 2015, pp. 43‚Äì49.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and L. Bustamante,
              <a href="https://ieeexplore.ieee.org/document/7356522" class="paper-link">
                "Improving the Design and Reliability of Future Computer Systems via Using
                Intermediate Values of Outputs" </a
              >, <i>IEEE AUTOTESTCON</i>, 2015.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              L. Bustamante and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/7356479" class="paper-link">
                "Detection of Soft Errors Through Checksums in Redundant Execution Systems" </a
              >, <i>IEEE AUTOTESTCON</i>, 2015.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/6935165" class="paper-link">
                "Real-Time Scheduling of Multiple Executions of Tasks to Achieve Fault Tolerance in
                Multiprocessor Systems" </a
              >, <i>IEEE AUTOTEST</i>, 2014.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              S. M. K. Kagadkar and H. Al-Asaad,
              <a
                href="https://www.proquest.com/conference-papers-proceedings/allocation-nbti-aging-sensors-circuit-failure/docview/1474533882/se-2?accountid=14505"
                class="paper-link"
              >
                "Allocation of NBTI Aging Sensors for Circuit Failure Prediction" </a
              >, <i>International Conference on Computer Design (CDES)</i>, 2013.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              L. Bustamante and H. Al-Asaad,
              <a
                href="https://www.proquest.com/conference-papers-proceedings/fault-injection-environment-evaluation-soft-error/docview/1474534080/se-2?accountid=14505"
                class="paper-link"
              >
                "A Fault Injection Environment for the Evaluation of a Soft Error Detection
                Technique Based on Time Redundancy" </a
              >, <i>International Conference on Computer Design (CDES)</i>, 2013.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              L. Bustamante and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/6334568" class="paper-link">
                "Soft Error Detection via Double Execution with Hardware Assistance" </a
              >, <i>IEEE AUTOTESTCON</i>, 2012.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. Sayed and H. Al-Asaad,
              <a href="https://www.ijetch.org/show-37-191-1.html" class="paper-link">
                "Low-Power Flip-Flops: Survey, Comparative Evaluation, and a New Design" </a
              >, <i>International Journal of Engineering and Technology</i>, 2011.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/5521863" class="paper-link">
                "Efficient Techniques for Reducing Error Latency in On-Line Periodic Built-In
                Self-Test" </a
              >, <i>IEEE Instrumentation & Measurement Magazine</i>, 2010.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              J. Campos and H. Al-Asaad,
              <a href="https://patents.google.com/patent/US7694253B2/en" class="paper-link">
                "Automatically Generating an Input Sequence for a Circuit Design Using Mutant-Based
                Verification" </a
              >, <i>US Patent 7,694,253</i>, 2010.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a
                href="http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=26052284"
                class="paper-link"
              >
                "Time-Redundant Logic-Level Protection Mechanisms from Soft Errors in Digital
                Systems" </a
              >, <i>International Conference on Computer Design (CDES)</i>, 2010.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              C. Chiem and H. Al-Asaad,
              <a
                href="http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=26052283"
                class="paper-link"
              >
                "A Comparison of NMOS to PMOS Starved Buffer Implementations for the Delay Line in a
                PWM DC‚ÄìDC Converters" </a
              >, <i>International Conference on Computer Design (CDES)</i>, 2010.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a
                href="https://www.tandfonline.com/doi/abs/10.1080/02286203.2010.11442555"
                class="paper-link"
              >
                "New Global Fault Collapsing Techniques for Combinational Library Modules" </a
              >, <i>International Journal of Modelling and Simulation</i>, 2010.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/5314051" class="paper-link">
                "Efficient Techniques for Reducing Error Latency in On-Line Periodic BIST" </a
              >, <i>IEEE AUTOTESTCON</i>, pp. 173‚Äì177, 2009.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a
                href="https://www.semanticscholar.org/paper/FAULT-TOLERANCE-FOR-MULTIPROCESSOR-SYSTEMS-VIA-TIME-Al-Asaad-Sarvi/b52aefdf11776ac2b164d71af206c178216030ef"
                class="paper-link"
              >
                "Detection and isolation of faulty processors in multiprocessor systems via
                TMR-based time redundant task scheduling" </a
              >, <i>International Conference on Computer Design (CDES)</i>, 2009, pp. 42‚Äì47.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              C. Chiem and H. Al-Asaad,
              <a href="https://dblp.org/rec/conf/cdes/ChiemA09.html" class="paper-link">
                "Low power methodologies and challenges for PWM DC-DC converters" </a
              >, <i>International Conference on Computer Design (CDES)</i>, 2009, pp. 70‚Äì75.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              J. Campos and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/4636715" class="paper-link">
                "A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions" </a
              >, <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i>, vol. 16
              (11), 2008.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. S. Aldeen and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/4497737" class="paper-link">
                "A New Method for Power Estimation and Optimization of Combinational Circuits" </a
              >, <i>International Conference on Microelectronics</i>, pp. 395‚Äì398, 2007.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. Sayed and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/4252970" class="paper-link">
                "A New Statistical Approach for Glitch Estimation in Combinational Circuits" </a
              >, <i>IEEE International Symposium on Circuits and Systems (ISCAS)</i>, pp. 1641‚Äì1644,
              2007.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a href="https://dblp.org/rec/conf/cdes/Al-Asaad07" class="paper-link">
                "Efficient Global Fault Collapsing for Combinational Library Modules" </a
              >, <i>Proc. International Conference on Computer Design (CDES)</i>, pp. 37‚Äì43, 2007.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              J. Campos and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/abstract/document/4197216" class="paper-link">
                "Circuit Profiling Mechanisms for High-Level ATPG" </a
              >,
              <i>Seventh International Workshop on Microprocessor Test and Verification (MTV)</i>,
              2006.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and P. Moore,
              <a href="https://ieeexplore.ieee.org/document/4062462" class="paper-link">
                "Non-Concurrent On-Line Testing via Scan Chains" </a
              >, <i>IEEE AUTOTESTCON</i>, pp. 683‚Äì689, 2006.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. Sayed and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/4267241" class="paper-link">
                "A New Low Power High Performance Flip-Flop" </a
              >, <i>IEEE Midwest Symposium on Circuits and Systems</i>, 2006.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a
                href="https://www.researchgate.net/publication/242393527_AGFC_An_approximate_simulation-based_global_fault_collapsing_tool_for_combinational_circuits"
                class="paper-link"
              >
                "AGFC: An Approximate Simulation-Based Global Fault Collapsing Tool for
                Combinational Circuits" </a
              >, <i>Proc. International Conference on Circuits, Signals, and Systems</i>, pp.
              248‚Äì253, 2006.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and P. Moore,
              <a href="https://ieeexplore.ieee.org/document/4062462" class="paper-link">
                "Non-concurrent on-line testing via scan chains" </a
              >, <i>Autotestcon</i>, 2006, pp. 683‚Äì689.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. Sayed and H. Al-Asaad,
              <a
                href="https://www.researchgate.net/publication/220863136_Survey_and_Evaluation_of_Low-Power_Flip-Flops"
                class="paper-link"
              >
                "Survey and Evaluation of Low-Power Flip-Flops" </a
              >, <i>Proc. International Conference on Computer Design (CDES)</i>, pp. 77‚Äì83, 2006.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              J. Campos and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/1568809" class="paper-link">
                "MVP: A Mutation-Based Validation Paradigm" </a
              >, <i>Tenth IEEE International High-Level Design Validation and Test Workshop</i>,
              2005.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              J. Campos and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/4022233" class="paper-link">
                "Search-Space Optimizations for High-Level ATPG" </a
              >, <i>Sixth International Workshop on Microprocessor Test and Verification (MTV)</i>,
              pp. 84‚Äì89, 2005.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad, G. Valliappan, and L. Ramirez,
              <a
                href="https://www.researchgate.net/publication/220863282_A_Novel_Functional_Testing_and_Verification_Technique_for_Logic_Circuits"
                class="paper-link"
              >
                "A Novel Functional Testing and Verification Technique for Logic Circuits" </a
              >, <i>Proc. International Conference on Computer Design (CDES)</i>, pp. 129‚Äì135, 2005.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a
                href="https://www.researchgate.net/publication/221435844_EGFC_An_exact_global_fault_collapsing_tool_for_combinational_circuits"
                class="paper-link"
              >
                "EGFC: An Exact Global Fault Collapsing Tool for Combinational Circuits" </a
              >, <i>Proc. Circuits, Signals, and Systems</i>, pp. 56‚Äì61, 2005.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Arteaga and H. Al-Asaad,
              <a
                href="https://www.academia.edu/67878067/On_Increasing_the_Observability_of_Modern_Microprocessors"
                class="paper-link"
              >
                "On Increasing the Observability of Modern Microprocessors" </a
              >, <i>International Conference on Computer Design (CDES)</i>, 2005, pp. 91‚Äì96.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              J. Campos and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/1431242" class="paper-link">
                "Mutation-Based Validation of High-Level Microprocessor Implementations" </a
              >, <i>Ninth IEEE International High-Level Design Validation and Test Workshop</i>,
              2004.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              J. Campos and H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/1436893" class="paper-link">
                "Concurrent Design Error Simulation for High-Level Microprocessor Implementations" </a
              >, <i>IEEE AUTOTESTCON</i>, pp. 382‚Äì388, 2004.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Arteaga and H. Al-Asaad,
              <a
                href="https://www.researchgate.net/publication/221218245_Approaches_for_Monitoring_Vectors_on_Microprocessor_Buses"
                class="paper-link"
              >
                "Approaches for Monitoring Vectors on Microprocessor Buses" </a
              >, <i>ESA/VLSI</i>, pp. 393‚Äì398, 2004.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              A. Sayed and H. Al-Asaad,
              <a
                href="https://www.researchgate.net/publication/224013676_Survey_and_Evaluation_of_Low-Power_Full-Adder_Cells"
                class="paper-link"
              >
                "Survey and Evaluation of Low-Power Full-Adder Cells" </a
              >, <i>ESA/VLSI</i>, pp. 332‚Äì338, 2004.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a href="https://ieeexplore.ieee.org/document/1243648" class="paper-link">
                "A Novel Markov Model for the Reliability Prediction of Fault Tolerant
                Non-Homogenous Multipipelines" </a
              >, <i>IEEE AUTOTESTCON</i>, 2003.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and A. Sarvi,
              <a href="https://dblp.org/rec/conf/vlsi/Al-AsaadS03.html" class="paper-link">
                "Fault Tolerance for Multiprocessor Systems Via Time Redundant Task Scheduling" </a
              >, <i>VLSI</i>, pp. 51‚Äì57, 2003.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Assad and R. Lee,
              <a href="#" class="paper-link">
                "Simulation-Based Approximate Global Fault Collapsing" </a
              >, <i>Proc. International Conference on VLSI</i>, pp. 72‚Äì77, 2002.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a
                href="https://www.nsf.gov/awardsearch/show-award/?AWD_ID=0092867"
                class="paper-link"
              >
                "CAREER: A Comprehensive High-Level Design Validation Approach for Microprocessors" </a
              >, <i>NSF Award No. 0092867</i>, 2001.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and J. P. Hayes,
              <a href="https://dl.acm.org/doi/10.1023/A%3A1008302118244" class="paper-link">
                "Logic Design Validation via Simulation and Automatic Test Pattern Generation" </a
              >, <i>Journal of Electronic Testing</i>, vol. 16 (6), pp. 575‚Äì589, 2000.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and M. Shringi,
              <a href="https://ieeexplore.ieee.org/document/885585" class="paper-link">
                "On-Line Built-In Self-Test for Operational Faults" </a
              >, <i>IEEE AUTOTESTCON</i>, 2000.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and J. P. Hayes,
              <a href="https://ieeexplore.ieee.org/document/843849" class="paper-link">
                "ESIM: A Multimodel Design Error and Fault Simulator for Logic Circuits" </a
              >, <i>IEEE VLSI Test Symposium</i>, pp. 221‚Äì228, 2000.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad, J. P. Hayes, and T. Mudge,
              <a
                href="https://www.semanticscholar.org/paper/MODELING-AND-DETECTING-CONTROL-ERRORS-IN-Al-Asaad-Hayes/cf45ef07bf66f5fdb10f2628b29fa4ff7c783270"
                class="paper-link"
              >
                "Modeling and detecting control errors in microprocessors" </a
              >, <i>Digest of Papers: International Congress on Dynamics & Control of Systems</i>,
              1999, pgs. 8.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad, B. T. Murray, and J. P. Hayes,
              <a href="https://ieeexplore.ieee.org/document/735923" class="paper-link">
                "On-line BIST for embedded systems" </a
              >, <i>IEEE Design and Test of Computers</i>, Vol. 15, No. 4, pp. 17‚Äì24, November 1998.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              D. Van Campenhout, H. Al-Asaad, J. P. Hayes, T. Mudge, and R. Brown,
              <a href="https://dl.acm.org/doi/10.1145/296333.296347" class="paper-link">
                "High-level design verification of microprocessors via error modeling" </a
              >, <i>ACM Transactions on Design Automation of Electronic Systems</i>, Vol. 3, No. 4,
              pp. 581‚Äì599, October 1998.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a href="https://dl.acm.org/doi/10.5555/928302" class="paper-link">
                "Lifetime Validation of Digital Systems via Fault Modeling and Test Generation" </a
              >, <i>Ph.D. Dissertation, University of Michigan, Ann Arbor</i>, September 1998.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad, J. P. Hayes, and B. T. Murray,
              <a
                href="https://link.springer.com/article/10.1023/A:1008242108853#citeas"
                class="paper-link"
              >
                "Scalable test generators for high-speed datapath circuits" </a
              >, <i>Journal of Electronic Testing: Theory and Applications</i>, Vol. 12, Nos. 1/2,
              pp. 111‚Äì125, February 1998.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad, D. Van Campenhout, J. P. Hayes, T. Mudge, and R. Brown,
              <a href="#" class="paper-link">
                "High-level design verification of microprocessors via error modeling" </a
              >,
              <i>Digest of Papers: International High-Level Design Validation & Test Workshop</i>,
              1997, pp. 194‚Äì201.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad, J. P. Hayes, and B. T. Murray,
              <a
                href="https://www.semanticscholar.org/paper/On-The-Design-of-Fault-Tolerant-VLSI-and-WSI-Al-Asaad/c86057a612ded0c3fbd97145413c0bf3de2d7f34"
                class="paper-link"
              >
                "Design of scalable hardware test generators for online BIST" </a
              >, <i>Digest of Papers: International On-Line Testing Workshop</i>, 1996, pp. 164‚Äì167.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and J. P. Hayes,
              <a href="https://dl.acm.org/doi/10.5555/224841.224877" class="paper-link">
                "Design verification via simulation and automatic test pattern generation" </a
              >, <i>International Conference on Computer-Aided Design</i>, 1995, pp. 174‚Äì180.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad, M. Vai, and J. Feldman,
              <a href="https://ieeexplore.ieee.org/document/331858" class="paper-link">
                "Distributed Reconfiguration of Fault Tolerant VLSI Multipipeline Arrays with
                Constant Interstage Path Lengths" </a
              >, <i>IEEE International Conference on Computer Design</i>, 1994.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad,
              <a
                href="https://www.semanticscholar.org/paper/On-The-Design-of-Fault-Tolerant-VLSI-and-WSI-Al-Asaad/c86057a612ded0c3fbd97145413c0bf3de2d7f34"
                class="paper-link"
              >
                "On the Design of Fault-Tolerant VLSI and WSI Non-Homogenous Multipipelines" </a
              >, <i>M.S. Thesis, Northeastern University, Boston</i>, September 1993.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and E. S. Manolakos,
              <a href="https://ieeexplore.ieee.org/abstract/document/595634" class="paper-link">
                "A Two-Phase Reconfiguration Strategy for Extracting Linear Arrays out of
                Two-Dimensional Architectures" </a
              >, <i>IEEE International Workshop on Defect and Fault Tolerance</i>, 1993.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and E. Czeck,
              <a href="https://ieeexplore.ieee.org/document/313328" class="paper-link">
                "Concurrent Error Correction in Iterative Circuits by Recomputing with Partitioning
                and Voting" </a
              >, <i>IEEE VLSI Test Symposium</i>, pp. 174‚Äì177, 1993.
            </p>
          </div>

          <div class="publication-first">
            <p class="citation">
              H. Al-Asaad and M. Vai,
              <a href="https://ieeexplore.ieee.org/abstract/document/224368" class="paper-link">
                "A Real-Time Reconfiguration Algorithm for Fault-Tolerant VLSI and WSI Arrays" </a
              >, <i>IEEE International Workshop on Defect and Fault Tolerance</i>, 1992.
            </p>
          </div>

          <h1>üèÜ Best Paper Award</h1>
          <div class="publication-first-top">
            <p class="citation">
              J. Ali, F. Tan, A. Sanchez, S. Patil, and H. Al-Asaad,
              <a href="pdf/IEMCOM.pdf" class="paper-link">
                "Efficient Simulation-Based Verification Using High-Level Design Error Models" </a
              >,
              <i>International Conference and Workshop on Computing and Communication (IEMCOM)</i>,
              October 29, 2025.
            </p>
          </div>

          <div class="publication-last">
            <p class="citation">
              B. Tovar, C. Yee, R. Ng, H. Al-Asaad, and S. Patil,
              <a href="pdf/CCWC.pdf" class="paper-link"> ‚ÄúSurvey of RISC-V Pipelines and Testers‚Äù </a>,
              <i>2025 IEEE 15th Annual Computing and Communication Workshop and Conference (CCWC)</i
              >, Las Vegas, NV, USA, 2025, pp. 00885‚Äì00895, DOI:
              <a href="" target="_blank" style="text-decoration: none">
                10.1109/CCWC62904.2025.10903846
              </a>
            </p>
          </div>
        </div>
      </div>
    </main>

    <!-- Footer -->
    <footer class="ucd-footer">
      <div class="footer-top">
        <img src="script.svg" class="script-logo" alt="UC Davis Script Logo" />
        <p>Digital System Design-Test-Verification and Fault Tolerance Research Group</p>
      </div>
      <div class="footer-links">
        <p>
          <a href="https://ucdavis.edu">University of California, Davis</a>, One Shields Avenue,
          Davis, CA 95616 | 530-752-1011
        </p>
      </div>
    </footer>
  </body>
</html>
