
*** Running vivado
    with args -log Control_datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Control_datapath.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Control_datapath.tcl -notrace
Command: synth_design -top Control_datapath -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12828 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 343.672 ; gain = 100.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Control_datapath' [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/new/Control_datapath.vhd:32]
INFO: [Synth 8-638] synthesizing module 'control_logic' [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/new/control_logic.vhd:64]
INFO: [Synth 8-638] synthesizing module 'REG_NBIT' [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/register_bank_standalone/register_bank_standalone.srcs/sources_1/imports/new/REG_NBIT.vhd:16]
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_NBIT' (1#1) [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/register_bank_standalone/register_bank_standalone.srcs/sources_1/imports/new/REG_NBIT.vhd:16]
INFO: [Synth 8-638] synthesizing module 'REG_NBIT__parameterized0' [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/register_bank_standalone/register_bank_standalone.srcs/sources_1/imports/new/REG_NBIT.vhd:16]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_NBIT__parameterized0' (1#1) [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/register_bank_standalone/register_bank_standalone.srcs/sources_1/imports/new/REG_NBIT.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'control_logic' (2#1) [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/new/control_logic.vhd:64]
INFO: [Synth 8-638] synthesizing module 'data_path' [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/new/data_path.vhd:43]
	Parameter data_size bound to: 16 - type: integer 
	Parameter num_reg bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/ALU_standalone/ALU_standalone.srcs/sources_1/imports/ALU.srcs/sources_1/new/ALU.vhd:24]
	Parameter data_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/ALU_standalone/ALU_standalone.srcs/sources_1/imports/ALU.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'reg_bank' [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/register_bank_standalone/register_bank_standalone.srcs/sources_1/imports/new/reg_bank.vhd:37]
	Parameter data_size bound to: 16 - type: integer 
	Parameter num_reg bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'REG_NBIT__parameterized1' [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/register_bank_standalone/register_bank_standalone.srcs/sources_1/imports/new/REG_NBIT.vhd:16]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_NBIT__parameterized1' (3#1) [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/register_bank_standalone/register_bank_standalone.srcs/sources_1/imports/new/REG_NBIT.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'reg_bank' (4#1) [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/register_bank_standalone/register_bank_standalone.srcs/sources_1/imports/new/reg_bank.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'data_path' (5#1) [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/new/data_path.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Control_datapath' (6#1) [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/new/Control_datapath.vhd:32]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 396.078 ; gain = 152.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 396.078 ; gain = 152.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 396.078 ; gain = 152.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/new/control_logic.vhd:99]
INFO: [Synth 8-5587] ROM size for "AL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/ALU_standalone/ALU_standalone.srcs/sources_1/imports/ALU.srcs/sources_1/new/ALU.vhd:32]
INFO: [Synth 8-5546] ROM "flags" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_out_A_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_out_B_reg0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 396.078 ; gain = 152.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 31    
	                8 Bit    Registers := 1     
+---Muxes : 
	  14 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 67    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module REG_NBIT 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module REG_NBIT__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module control_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	  14 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module REG_NBIT__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg_bank 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
Module data_path 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Data_out_A_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_out_B_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "control_unit/AL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "processing_unit/int_ALU/flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processing_unit/int_ALU/flags" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element control_unit/program_counter/Q_reg was removed.  [E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.srcs/sources_1/imports/VivadoProjects/register_bank_standalone/register_bank_standalone.srcs/sources_1/imports/new/REG_NBIT.vhd:22]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    26|
|4     |LUT2   |   133|
|5     |LUT3   |    83|
|6     |LUT4   |    75|
|7     |LUT5   |   166|
|8     |LUT6   |   719|
|9     |MUXF7  |    16|
|10    |FDRE   |   536|
|11    |IBUF   |    50|
|12    |OBUF   |    25|
|13    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------------+------+
|      |Instance                     |Module                      |Cells |
+------+-----------------------------+----------------------------+------+
|1     |top                          |                            |  1866|
|2     |  control_unit               |control_logic               |   685|
|3     |    instruction_reg          |REG_NBIT                    |   673|
|4     |    program_counter          |REG_NBIT__parameterized0    |    10|
|5     |  processing_unit            |data_path                   |  1089|
|6     |    REG_BANK                 |reg_bank                    |  1082|
|7     |      \reg_bank[10].one_reg  |REG_NBIT__parameterized1    |    16|
|8     |      \reg_bank[11].one_reg  |REG_NBIT__parameterized1_0  |    48|
|9     |      \reg_bank[12].one_reg  |REG_NBIT__parameterized1_1  |    16|
|10    |      \reg_bank[13].one_reg  |REG_NBIT__parameterized1_2  |    16|
|11    |      \reg_bank[14].one_reg  |REG_NBIT__parameterized1_3  |    80|
|12    |      \reg_bank[15].one_reg  |REG_NBIT__parameterized1_4  |    16|
|13    |      \reg_bank[16].one_reg  |REG_NBIT__parameterized1_5  |    16|
|14    |      \reg_bank[17].one_reg  |REG_NBIT__parameterized1_6  |    48|
|15    |      \reg_bank[18].one_reg  |REG_NBIT__parameterized1_7  |    16|
|16    |      \reg_bank[19].one_reg  |REG_NBIT__parameterized1_8  |    16|
|17    |      \reg_bank[1].one_reg   |REG_NBIT__parameterized1_9  |    16|
|18    |      \reg_bank[20].one_reg  |REG_NBIT__parameterized1_10 |    48|
|19    |      \reg_bank[21].one_reg  |REG_NBIT__parameterized1_11 |    16|
|20    |      \reg_bank[22].one_reg  |REG_NBIT__parameterized1_12 |    16|
|21    |      \reg_bank[23].one_reg  |REG_NBIT__parameterized1_13 |    48|
|22    |      \reg_bank[24].one_reg  |REG_NBIT__parameterized1_14 |    16|
|23    |      \reg_bank[25].one_reg  |REG_NBIT__parameterized1_15 |    16|
|24    |      \reg_bank[26].one_reg  |REG_NBIT__parameterized1_16 |    48|
|25    |      \reg_bank[27].one_reg  |REG_NBIT__parameterized1_17 |    16|
|26    |      \reg_bank[28].one_reg  |REG_NBIT__parameterized1_18 |    16|
|27    |      \reg_bank[29].one_reg  |REG_NBIT__parameterized1_19 |    48|
|28    |      \reg_bank[2].one_reg   |REG_NBIT__parameterized1_20 |    48|
|29    |      \reg_bank[30].one_reg  |REG_NBIT__parameterized1_21 |    16|
|30    |      \reg_bank[31].one_reg  |REG_NBIT__parameterized1_22 |   250|
|31    |      \reg_bank[3].one_reg   |REG_NBIT__parameterized1_23 |    16|
|32    |      \reg_bank[4].one_reg   |REG_NBIT__parameterized1_24 |    16|
|33    |      \reg_bank[5].one_reg   |REG_NBIT__parameterized1_25 |    48|
|34    |      \reg_bank[6].one_reg   |REG_NBIT__parameterized1_26 |    16|
|35    |      \reg_bank[7].one_reg   |REG_NBIT__parameterized1_27 |    16|
|36    |      \reg_bank[8].one_reg   |REG_NBIT__parameterized1_28 |    48|
|37    |      \reg_bank[9].one_reg   |REG_NBIT__parameterized1_29 |    16|
|38    |    int_ALU                  |ALU                         |     7|
+------+-----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 609.598 ; gain = 366.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 609.598 ; gain = 366.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 609.598 ; gain = 366.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:08 . Memory (MB): peak = 693.652 ; gain = 463.570
INFO: [Common 17-1381] The checkpoint 'E:/York/Digital_Design/VivadoProjects/datapath_standalone/datapath_standalone.runs/synth_1/Control_datapath.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 693.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Control_datapath_utilization_synth.rpt -pb Control_datapath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.623 . Memory (MB): peak = 693.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 11:16:59 2021...
