{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417614643120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417614643121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 05:50:42 2014 " "Processing started: Wed Dec 03 05:50:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417614643121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417614643121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_jb -c lab7_jb " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_jb -c lab7_jb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417614643121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417614643449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spislaveanddatalookup.sv 1 1 " "Found 1 design units, including 1 entities, in source file spislaveanddatalookup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_and_sprite_data_lookup " "Found entity 1: spi_slave_and_sprite_data_lookup" {  } { { "spislaveanddatalookup.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/spislaveanddatalookup.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614643500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file slowclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slowclock " "Found entity 1: slowclock" {  } { { "slowclock.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/slowclock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614643502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updater.sv 1 1 " "Found 1 design units, including 1 entities, in source file updater.sv" { { "Info" "ISGN_ENTITY_NAME" "1 updater " "Found entity 1: updater" {  } { { "updater.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/updater.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614643506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keypad.sv(32) " "Verilog HDL information at keypad.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "keypad.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/keypad.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1417614643509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/keypad.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614643509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadreader.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadreader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypadReader " "Found entity 1: keypadReader" {  } { { "keypadreader.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/keypadreader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614643512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 4 4 " "Found 4 design units, including 4 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643515 ""} { "Info" "ISGN_ENTITY_NAME" "2 videoGen " "Found entity 2: videoGen" {  } { { "vga.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643515 ""} { "Info" "ISGN_ENTITY_NAME" "3 rectGen " "Found entity 3: rectGen" {  } { { "vga.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643515 ""} { "Info" "ISGN_ENTITY_NAME" "4 vgaController " "Found entity 4: vgaController" {  } { { "vga.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614643515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614643519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614643519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sfl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sfl-SYN " "Found design unit 1: sfl-SYN" {  } { { "sfl.vhd" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/sfl.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1417614644038 ""} { "Info" "ISGN_ENTITY_NAME" "1 sfl " "Found entity 1: sfl" {  } { { "sfl.vhd" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/sfl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614644038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614644038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemonbattle.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemonbattle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pokemonBattle " "Found entity 1: pokemonBattle" {  } { { "pokemonbattle.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pokemonbattle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614644041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614644041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dual " "Found entity 1: ram_dual" {  } { { "ram.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614644044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614644044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "areset_sig vga.sv(25) " "Verilog HDL Implicit Net warning at vga.sv(25): created implicit net for \"areset_sig\"" {  } { { "vga.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417614644044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk0_sig vga.sv(26) " "Verilog HDL Implicit Net warning at vga.sv(26): created implicit net for \"inclk0_sig\"" {  } { { "vga.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417614644045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0_sig vga.sv(27) " "Verilog HDL Implicit Net warning at vga.sv(27): created implicit net for \"c0_sig\"" {  } { { "vga.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417614644045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_sig vga.sv(28) " "Verilog HDL Implicit Net warning at vga.sv(28): created implicit net for \"locked_sig\"" {  } { { "vga.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417614644045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pokemonBattle " "Elaborating entity \"pokemonBattle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1417614644123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:battleDisplay " "Elaborating entity \"vga\" for hierarchy \"vga:battleDisplay\"" {  } { { "pokemonbattle.sv" "battleDisplay" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pokemonbattle.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:battleDisplay\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"vga:battleDisplay\|pll:pll_inst\"" {  } { { "vga.sv" "pll_inst" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417614644175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1600 " "Parameter \"clk0_divide_by\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614644180 ""}  } { { "pll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417614644180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614644250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614644250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:battleDisplay\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:battleDisplay\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:battleDisplay\|videoGen:vidGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:battleDisplay\|videoGen:vidGen\"" {  } { { "vga.sv" "vidGen" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_and_sprite_data_lookup vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl " "Elaborating entity \"spi_slave_and_sprite_data_lookup\" for hierarchy \"vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\"" {  } { { "vga.sv" "ssasdl" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data " "Elaborating entity \"ram_dual\" for hierarchy \"vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data\"" {  } { { "spislaveanddatalookup.sv" "pokeSprite1Data" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/spislaveanddatalookup.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectGen vga:battleDisplay\|videoGen:vidGen\|rectGen:inS1 " "Elaborating entity \"rectGen\" for hierarchy \"vga:battleDisplay\|videoGen:vidGen\|rectGen:inS1\"" {  } { { "vga.sv" "inS1" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadReader keypadReader:kpr " "Elaborating entity \"keypadReader\" for hierarchy \"keypadReader:kpr\"" {  } { { "pokemonbattle.sv" "kpr" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pokemonbattle.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slowclock keypadReader:kpr\|slowclock:sclock " "Elaborating entity \"slowclock\" for hierarchy \"keypadReader:kpr\|slowclock:sclock\"" {  } { { "keypadreader.sv" "sclock" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/keypadreader.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypadReader:kpr\|keypad:kp " "Elaborating entity \"keypad\" for hierarchy \"keypadReader:kpr\|keypad:kp\"" {  } { { "keypadreader.sv" "kp" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/keypadreader.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644327 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keypad.sv(42) " "Verilog HDL Case Statement information at keypad.sv(42): all case item expressions in this case statement are onehot" {  } { { "keypad.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/keypad.sv" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1417614644328 "|pokemonBattle|keypadReader:kpr|keypad:kp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updater keypadReader:kpr\|updater:up " "Elaborating entity \"updater\" for hierarchy \"keypadReader:kpr\|updater:up\"" {  } { { "keypadreader.sv" "up" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/keypadreader.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417614644329 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"vga:battleDisplay\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/db/pll_altpll.v" 92 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pll.v" 103 0 0 } } { "vga.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/vga.sv" 29 0 0 } } { "pokemonbattle.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pokemonbattle.sv" 12 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417614644629 "|pokemonBattle|vga:battleDisplay|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1417614644629 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1417614644629 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data\|mem_rtl_0 " "Inferred dual-clock RAM node \"vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1417614645056 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1417614645556 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1417614645556 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1417614645556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417614645610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"vga:battleDisplay\|videoGen:vidGen\|spi_slave_and_sprite_data_lookup:ssasdl\|ram_dual:pokeSprite1Data\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417614645611 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417614645611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_15d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_15d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_15d1 " "Found entity 1: altsyncram_15d1" {  } { { "db/altsyncram_15d1.tdf" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/db/altsyncram_15d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417614645677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417614645677 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1417614646031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1417614646649 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1417614647353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/lab7_jb.map.smsg " "Generated suppressed messages file C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/lab7_jb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1417614647434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1417614647814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1417614647814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "985 " "Implemented 985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1417614647998 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1417614647998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "928 " "Implemented 928 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1417614647998 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1417614647998 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1417614647998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1417614647998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417614648048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 05:50:48 2014 " "Processing ended: Wed Dec 03 05:50:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417614648048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417614648048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417614648048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417614648048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417614649222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417614649223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 05:50:48 2014 " "Processing started: Wed Dec 03 05:50:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417614649223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417614649223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7_jb -c lab7_jb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7_jb -c lab7_jb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417614649223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417614649313 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7_jb EP3C5E144C8 " "Selected device EP3C5E144C8 for design \"lab7_jb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1417614649565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417614649622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417614649622 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "vga:battleDisplay\|pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"vga:battleDisplay\|pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/db/pll_altpll.v" 92 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1417614649678 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga:battleDisplay\|pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 17 27 0 0 " "Implementing clock multiplication of 17, clock division of 27, and phase shift of 0 degrees (0 ps) for vga:battleDisplay\|pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/db/pll_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1417614649678 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/db/pll_altpll.v" 92 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1417614649678 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1417614649741 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1417614650039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1417614650039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1417614650039 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1417614650039 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/" { { 0 { 0 ""} 0 1526 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417614650043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/" { { 0 { 0 ""} 0 1528 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417614650043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/" { { 0 { 0 ""} 0 1530 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417614650043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/" { { 0 { 0 ""} 0 1532 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417614650043 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1417614650043 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1417614650045 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1417614650046 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7_jb.sdc " "Synopsys Design Constraints File file not found: 'lab7_jb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1417614650734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1417614650735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1417614650738 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1417614650750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417614650751 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1417614650752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417614650824 ""}  } { { "pokemonbattle.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/pokemonbattle.sv" 1 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/" { { 0 { 0 ""} 0 1512 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417614650824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:battleDisplay\|pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node vga:battleDisplay\|pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417614650824 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417614650824 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:battleDisplay|pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/" { { 0 { 0 ""} 0 724 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417614650824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypadReader:kpr\|slowclock:sclock\|sclk  " "Automatically promoted node keypadReader:kpr\|slowclock:sclock\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417614650824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypadReader:kpr\|slowclock:sclock\|sclk~0 " "Destination node keypadReader:kpr\|slowclock:sclock\|sclk~0" {  } { { "slowclock.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/slowclock.sv" 3 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypadReader:kpr|slowclock:sclock|sclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/" { { 0 { 0 ""} 0 1279 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1417614650824 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1417614650824 ""}  } { { "slowclock.sv" "" { Text "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/slowclock.sv" 3 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypadReader:kpr|slowclock:sclock|sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417614650824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1417614651209 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1417614651211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1417614651211 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1417614651214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1417614651217 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1417614651219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1417614651257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1417614651259 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1417614651259 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417614651309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1417614652154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417614652431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1417614652438 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1417614653986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417614653986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1417614654554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1417614656294 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1417614656294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417614657489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1417614657491 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1417614657491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417614657585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1417614657924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417614658007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1417614658510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/lab7_jb.fit.smsg " "Generated suppressed messages file C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/lab7_jb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1417614661066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417614661746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 05:51:01 2014 " "Processing ended: Wed Dec 03 05:51:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417614661746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417614661746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417614661746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417614661746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417614662999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417614662999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 05:51:02 2014 " "Processing started: Wed Dec 03 05:51:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417614662999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417614662999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7_jb -c lab7_jb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7_jb -c lab7_jb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417614663000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417614663128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417614663130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 05:51:02 2014 " "Processing started: Wed Dec 03 05:51:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417614663130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417614663130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab7_jb -c lab7_jb " "Command: quartus_sta lab7_jb -c lab7_jb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417614663130 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1417614663225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417614663425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417614663490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417614663490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7_jb.sdc " "Synopsys Design Constraints File file not found: 'lab7_jb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1417614663900 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1417614663901 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk " "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417614663904 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417614663904 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417614663904 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1417614663904 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sck sck " "create_clock -period 1.000 -name sck sck" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417614663906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypadReader:kpr\|slowclock:sclock\|sclk keypadReader:kpr\|slowclock:sclock\|sclk " "create_clock -period 1.000 -name keypadReader:kpr\|slowclock:sclock\|sclk keypadReader:kpr\|slowclock:sclock\|sclk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417614663906 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417614663906 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1417614663987 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1417614664027 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1417614664044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417614664048 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1417614664055 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1417614664071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417614664098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.871 " "Worst-case setup slack is -3.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.871     -1356.906 sck  " "   -3.871     -1356.906 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.565        -5.823 clk  " "   -1.565        -5.823 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494        -4.264 keypadReader:kpr\|slowclock:sclock\|sclk  " "   -0.494        -4.264 keypadReader:kpr\|slowclock:sclock\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.014         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.014         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417614664130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.084 " "Worst-case hold slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084        -0.084 clk  " "   -0.084        -0.084 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485         0.000 sck  " "    0.485         0.000 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525         0.000 keypadReader:kpr\|slowclock:sclock\|sclk  " "    0.525         0.000 keypadReader:kpr\|slowclock:sclock\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.764         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417614664146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417614664169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417614664179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -688.382 sck  " "   -3.201      -688.382 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 keypadReader:kpr\|slowclock:sclock\|sclk  " "   -1.487       -16.357 keypadReader:kpr\|slowclock:sclock\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.291         0.000 clk  " "   12.291         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.572         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.572         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614664188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417614664188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417614664494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 05:51:04 2014 " "Processing ended: Wed Dec 03 05:51:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417614664494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417614664494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417614664494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417614664494 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1417614664572 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417614664603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1417614665241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417614665431 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417614665467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.628 " "Worst-case setup slack is -3.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.628     -1253.127 sck  " "   -3.628     -1253.127 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289        -4.796 clk  " "   -1.289        -4.796 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364        -2.872 keypadReader:kpr\|slowclock:sclock\|sclk  " "   -0.364        -2.872 keypadReader:kpr\|slowclock:sclock\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.680         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.680         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417614665477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.039 " "Worst-case hold slack is 0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039         0.000 clk  " "    0.039         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 sck  " "    0.432         0.000 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486         0.000 keypadReader:kpr\|slowclock:sclock\|sclk  " "    0.486         0.000 keypadReader:kpr\|slowclock:sclock\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.711         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417614665495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417614665505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417614665516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -688.505 sck  " "   -3.201      -688.505 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 keypadReader:kpr\|slowclock:sclock\|sclk  " "   -1.487       -16.357 keypadReader:kpr\|slowclock:sclock\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295         0.000 clk  " "   12.295         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.570         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.570         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614665527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417614665527 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1417614665870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417614666147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417614666159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.080 " "Worst-case setup slack is -1.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.080      -330.049 sck  " "   -1.080      -330.049 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121        -0.121 clk  " "   -0.121        -0.121 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351         0.000 keypadReader:kpr\|slowclock:sclock\|sclk  " "    0.351         0.000 keypadReader:kpr\|slowclock:sclock\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.488         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.488         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417614666172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.255 " "Worst-case hold slack is -0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255        -0.255 clk  " "   -0.255        -0.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141         0.000 sck  " "    0.141         0.000 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205         0.000 keypadReader:kpr\|slowclock:sclock\|sclk  " "    0.205         0.000 keypadReader:kpr\|slowclock:sclock\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.307         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417614666193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417614666206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417614666220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -534.690 sck  " "   -3.000      -534.690 sck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 keypadReader:kpr\|slowclock:sclock\|sclk  " "   -1.000       -11.000 keypadReader:kpr\|slowclock:sclock\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.937         0.000 clk  " "   11.937         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.591         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.591         0.000 battleDisplay\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417614666233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417614666233 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417614666881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417614666883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417614667119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 05:51:07 2014 " "Processing ended: Wed Dec 03 05:51:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417614667119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417614667119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417614667119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417614667119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417614668450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417614668450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 05:51:08 2014 " "Processing started: Wed Dec 03 05:51:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417614668450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417614668450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab7_jb -c lab7_jb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab7_jb -c lab7_jb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417614668450 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_8_1200mv_85c_slow.svo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_8_1200mv_85c_slow.svo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614669204 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_8_1200mv_0c_slow.svo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_8_1200mv_0c_slow.svo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614669422 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_min_1200mv_0c_fast.svo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_min_1200mv_0c_fast.svo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614669638 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb.svo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb.svo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614669847 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_8_1200mv_85c_v_slow.sdo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614670045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_8_1200mv_0c_v_slow.sdo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614670244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_min_1200mv_0c_v_fast.sdo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614670437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_v.sdo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_v.sdo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614670636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417614670758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 05:51:10 2014 " "Processing ended: Wed Dec 03 05:51:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417614670758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417614670758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417614670758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417614670758 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1417614671398 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417614671399 ""}
