// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign.assign( in, out );

// Design a module that performs a bitwise XOR operation on two inputs
module xor_op( input a, input b, output out );
// perform bitwise XOR on a and b and output to out
xor_op.assign( a, b, out );

// Design a module that performs a bitwise AND operation on two inputs
module and_op( input a, input b, output out );
// perform bitwise AND on a and b and output to out
and_op.assign( a, b, out );

// Design a module that performs a bitwise OR operation on two inputs
module or_op( input a, input b, output out );
// perform bitwise OR on a and b and output to out
or_op.assign( a, b, out );

// Design a module thatendmodule
