<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `uart` mod in crate `libtegra`."><meta name="keywords" content="rust, rustlang, rust-lang, uart"><title>libtegra::uart - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css"><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="shortcut icon" href="../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../libtegra/index.html'><div class='logo-container'><img src='../../rust-logo.png' alt='logo'></div></a><p class='location'>Module uart</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#constants">Constants</a></li></ul></div><p class='location'><a href='../index.html'>libtegra</a></p><script>window.sidebarCurrent = {name: 'uart', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../src/libtegra/uart/mod.rs.html#1-342' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../index.html'>libtegra</a>::<wbr><a class="mod" href=''>uart</a></span></h1><div class='docblock'><p>Driver for the Tegra X1 Universal Asynchronous Receiver/Transmitter Controller.</p>
<p>See Chapter 36 in the Tegra X1 Technical Reference Manual for details.</p>
<h1 id="description" class="section-header"><a href="#description">Description</a></h1>
<p>There are five UARTs available in total. The UARTs A through D, which are
identical, are built into Tegra X1 devices and the fifth UART is located
in the Audio Processing Engine.</p>
<p>These UARTs support both, 16450 and 16550 compatible modes, however they are
always being initialized in 16550 mode. Using them in 16450 mode requires a
custom implementation.</p>
<p>UARTs internally use a TX FIFO, which acts as a buffer for data to send, and
an RX FIFO, which acts as a buffer for received data, to read from. Hence,
UARTs provide a stream of serial data to communicate with other devices.</p>
<h2 id="initialization" class="section-header"><a href="#initialization">Initialization</a></h2>
<p><a href="struct.Uart.html"><code>Uart</code></a>s need to be initialized with a given baud rate before they can be used.
The maximum supported rate is 12.5.</p>

<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="kw">use</span> <span class="ident">libtegra</span>::<span class="ident">uart</span>::<span class="ident">Uart</span>;

<span class="ident">Uart</span>::<span class="ident">A</span>.<span class="ident">init</span>(<span class="number">115_200</span>);</pre></div>
<h2 id="communication" class="section-header"><a href="#communication">Communication</a></h2>
<p>After a <a href="struct.Uart.html"><code>Uart</code></a> was initialized, there are many possibilities how
data can be sent:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">fmt</span>::<span class="ident">Write</span>;

<span class="kw">use</span> <span class="ident">libtegra</span>::<span class="ident">uart</span>::<span class="ident">Uart</span>;

<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">uart</span> <span class="op">=</span> <span class="ident">Uart</span>::<span class="ident">A</span>; <span class="comment">// Less typing...</span>

<span class="comment">// You can write a slice of bytes...</span>
<span class="ident">uart</span>.<span class="ident">write</span>(<span class="string">b&quot;48656c6c6f2c20776f726c6421&quot;</span>);
<span class="comment">// ...just as well as a single byte...</span>
<span class="ident">uart</span>.<span class="ident">write_byte</span>(<span class="string">b&#39;0&#39;</span>);

<span class="comment">// ...or even strings with the `Write` trait.</span>
<span class="macro">writeln</span><span class="macro">!</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">uart</span>, <span class="string">&quot;Hello, world!&quot;</span>).<span class="ident">ok</span>();

<span class="kw">let</span> <span class="ident">name</span> <span class="op">=</span> <span class="string">&quot;John&quot;</span>;
<span class="macro">writeln</span><span class="macro">!</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">uart</span>, <span class="string">&quot;Hello, {}!&quot;</span>, <span class="ident">name</span>).<span class="ident">ok</span>();</pre></div>
<p>Reading data is also supported:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="kw">use</span> <span class="ident">libtegra</span>::<span class="ident">uart</span>::<span class="ident">Uart</span>;

<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">uart</span> <span class="op">=</span> <span class="ident">Uart</span>::<span class="ident">A</span>; <span class="comment">// Less typing...</span>

<span class="comment">// Read a single byte.</span>
<span class="kw">let</span> <span class="ident">byte</span> <span class="op">=</span> <span class="ident">uart</span>.<span class="ident">read_byte</span>();

<span class="comment">// Read 10 bytes into a buffer and print the data.</span>
<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">buffer</span> <span class="op">=</span> [<span class="number">0</span>; <span class="number">10</span>];
<span class="ident">uart</span>.<span class="ident">read</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">buffer</span>);

<span class="macro">println</span><span class="macro">!</span>(<span class="string">&quot;UART A: {}&quot;</span>, <span class="ident">String</span>::<span class="ident">from_utf8_lossy</span>(<span class="kw-2">&amp;</span><span class="ident">buffer</span>));</pre></div>
<h2 id="flushing" class="section-header"><a href="#flushing">Flushing</a></h2>
<p>In some cases, you may want to flush the underlying FIFOs:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered">
<span class="kw">use</span> <span class="ident">libtegra</span>::<span class="ident">uart</span>::<span class="ident">Uart</span>;

<span class="comment">// Clears the data from both, TX FIFO and RX FIFO.</span>
<span class="ident">Uart</span>::<span class="ident">A</span>.<span class="ident">flush</span>();</pre></div>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="UART_ASR_0/index.html" title='libtegra::uart::UART_ASR_0 mod'>UART_ASR_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_ASR_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_IER_DLAB_0_0/index.html" title='libtegra::uart::UART_IER_DLAB_0_0 mod'>UART_IER_DLAB_0_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_IER_DLAB_0_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_IIR_FCR_0/index.html" title='libtegra::uart::UART_IIR_FCR_0 mod'>UART_IIR_FCR_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_IIR_FCR_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_IRDA_CSR_0/index.html" title='libtegra::uart::UART_IRDA_CSR_0 mod'>UART_IRDA_CSR_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_IRDA_CSR_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_LCR_0/index.html" title='libtegra::uart::UART_LCR_0 mod'>UART_LCR_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_LCR_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_LSR_0/index.html" title='libtegra::uart::UART_LSR_0 mod'>UART_LSR_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_LSR_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_MCR_0/index.html" title='libtegra::uart::UART_MCR_0 mod'>UART_MCR_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_MCR_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_MIE_0/index.html" title='libtegra::uart::UART_MIE_0 mod'>UART_MIE_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_MIE_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_MSR_0/index.html" title='libtegra::uart::UART_MSR_0 mod'>UART_MSR_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_MSR_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_RX_FIFO_CFG_0/index.html" title='libtegra::uart::UART_RX_FIFO_CFG_0 mod'>UART_RX_FIFO_CFG_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_RX_FIFO_CFG_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_SPR_0/index.html" title='libtegra::uart::UART_SPR_0 mod'>UART_SPR_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_SPR_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_THR_DLAB_0_0/index.html" title='libtegra::uart::UART_THR_DLAB_0_0 mod'>UART_THR_DLAB_0_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_THR_DLAB_0_0</code> register.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="UART_VENDOR_STATUS_0_0/index.html" title='libtegra::uart::UART_VENDOR_STATUS_0_0 mod'>UART_VENDOR_STATUS_0_0</a></td><td class='docblock-short'><p>Bitfields of the <code>UART_VENDOR_STATUS_0_0</code> register.</p>
</td></tr></table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='module-item'><td><a class="struct" href="struct.Registers.html" title='libtegra::uart::Registers struct'>Registers</a></td><td class='docblock-short'><p>Representation of the UART registers.</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.Uart.html" title='libtegra::uart::Uart struct'>Uart</a></td><td class='docblock-short'><p>Representation of a UART.</p>
</td></tr></table><h2 id='constants' class='section-header'><a href="#constants">Constants</a></h2>
<table><tr class='module-item'><td><a class="constant" href="constant.UART_A_REGISTERS.html" title='libtegra::uart::UART_A_REGISTERS constant'>UART_A_REGISTERS</a></td><td class='docblock-short'><p>A pointer to the UART A register block that can be accessed by dereferencing it.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.UART_B_REGISTERS.html" title='libtegra::uart::UART_B_REGISTERS constant'>UART_B_REGISTERS</a></td><td class='docblock-short'><p>A pointer to the UART B register block that can be accessed by dereferencing it.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.UART_C_REGISTERS.html" title='libtegra::uart::UART_C_REGISTERS constant'>UART_C_REGISTERS</a></td><td class='docblock-short'><p>A pointer to the UART C register block that can be accessed by dereferencing it.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.UART_D_REGISTERS.html" title='libtegra::uart::UART_D_REGISTERS constant'>UART_D_REGISTERS</a></td><td class='docblock-short'><p>A pointer to the UART D register block that can be accessed by dereferencing it.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.UART_E_REGISTERS.html" title='libtegra::uart::UART_E_REGISTERS constant'>UART_E_REGISTERS</a></td><td class='docblock-short'><p>A pointer to the UART (AP)E register block that can be accessed by dereferencing it.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../";window.currentCrate = "libtegra";</script><script src="../../aliases.js"></script><script src="../../main.js"></script><script defer src="../../search-index.js"></script></body></html>