#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 23 21:34:42 2023
# Process ID: 9804
# Current directory: C:/Users/Abyss/Desktop/vivado/lab1_sk1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29100 C:\Users\Abyss\Desktop\vivado\lab1_sk1\lab1_sk1.xpr
# Log file: C:/Users/Abyss/Desktop/vivado/lab1_sk1/vivado.log
# Journal file: C:/Users/Abyss/Desktop/vivado/lab1_sk1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'compare32_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare32_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.srcs/sources_1/new/compare32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.srcs/sim_1/new/compare32_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare32_tst
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.srcs/sim_1/new/compare32_tst.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
"xelab -wto c808952e01ae4f168a618e37a1a22f62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compare32_tst_behav xil_defaultlib.compare32_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c808952e01ae4f168a618e37a1a22f62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compare32_tst_behav xil_defaultlib.compare32_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'P' [C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.srcs/sim_1/new/compare32_tst.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.compare32
Compiling module xil_defaultlib.compare32_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare32_tst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim/xsim.dir/compare32_tst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 23 21:35:01 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "compare32_tst_behav -key {Behavioral:sim_1:Functional:compare32_tst} -tclbatch {compare32_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source compare32_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P=00111000(56), Q=10000110(134), PGTQ=x, PEQQ=0, PLTQ=x
P=01011100(92), Q=11001110(206), PGTQ=x, PEQQ=0, PLTQ=x
P=11000111(199), Q=11000110(198), PGTQ=x, PEQQ=0, PLTQ=x
P=11110011(243), Q=11000011(195), PGTQ=x, PEQQ=0, PLTQ=x
P=01011111(95), Q=01000111(71), PGTQ=x, PEQQ=0, PLTQ=x
P=10001001(137), Q=01111110(126), PGTQ=x, PEQQ=0, PLTQ=x
P=01000101(69), Q=01011101(93), PGTQ=x, PEQQ=0, PLTQ=x
P=10010001(145), Q=01101110(110), PGTQ=x, PEQQ=0, PLTQ=x
P=10001111(143), Q=00111100(60), PGTQ=x, PEQQ=0, PLTQ=x
P=11001001(201), Q=11100011(227), PGTQ=x, PEQQ=0, PLTQ=x
P=11011100(220), Q=00101100(44), PGTQ=x, PEQQ=0, PLTQ=x
P=01011111(95), Q=00010001(17), PGTQ=x, PEQQ=0, PLTQ=x
P=11010001(209), Q=00000000(0), PGTQ=x, PEQQ=0, PLTQ=x
P=11010001(209), Q=11111111(255), PGTQ=x, PEQQ=0, PLTQ=x
P=00110001(49), Q=01100110(102), PGTQ=x, PEQQ=0, PLTQ=x
P=01001010(74), Q=10010101(149), PGTQ=x, PEQQ=0, PLTQ=x
P=00100101(37), Q=00010111(23), PGTQ=x, PEQQ=0, PLTQ=x
P=10101001(169), Q=11000011(195), PGTQ=x, PEQQ=0, PLTQ=x
P=10010111(151), Q=10011100(156), PGTQ=x, PEQQ=0, PLTQ=x
P=11110110(246), Q=00000000(0), PGTQ=x, PEQQ=0, PLTQ=x
P=00101000(40), Q=10100111(167), PGTQ=x, PEQQ=0, PLTQ=x
P=01101110(110), Q=00000101(5), PGTQ=x, PEQQ=0, PLTQ=x
P=10101000(168), Q=10100100(164), PGTQ=x, PEQQ=0, PLTQ=x
P=11101110(238), Q=00011001(25), PGTQ=x, PEQQ=0, PLTQ=x
P=10011100(156), Q=10011000(152), PGTQ=x, PEQQ=0, PLTQ=x
P=11101011(235), Q=11001011(203), PGTQ=x, PEQQ=0, PLTQ=x
P=10111000(184), Q=11100101(229), PGTQ=x, PEQQ=0, PLTQ=x
P=10110001(177), Q=01100111(103), PGTQ=x, PEQQ=0, PLTQ=x
P=11001110(206), Q=00001011(11), PGTQ=x, PEQQ=0, PLTQ=x
P=00100000(32), Q=00000111(7), PGTQ=x, PEQQ=0, PLTQ=x
P=00101110(46), Q=00000001(1), PGTQ=x, PEQQ=0, PLTQ=x
P=10100011(163), Q=10011000(152), PGTQ=x, PEQQ=0, PLTQ=x
P=11100000(224), Q=00110111(55), PGTQ=x, PEQQ=0, PLTQ=x
P=10010111(151), Q=10100101(165), PGTQ=x, PEQQ=0, PLTQ=x
P=10111111(191), Q=11100010(226), PGTQ=x, PEQQ=0, PLTQ=x
P=11011001(217), Q=01000100(68), PGTQ=x, PEQQ=0, PLTQ=x
P=11101010(234), Q=10100010(162), PGTQ=x, PEQQ=0, PLTQ=x
P=10101101(173), Q=11111111(255), PGTQ=x, PEQQ=0, PLTQ=x
P=01111100(124), Q=00100010(34), PGTQ=x, PEQQ=0, PLTQ=x
P=11001011(203), Q=00001101(13), PGTQ=x, PEQQ=0, PLTQ=x
P=00001000(8), Q=10111111(191), PGTQ=x, PEQQ=0, PLTQ=x
P=10101011(171), Q=10110000(176), PGTQ=x, PEQQ=0, PLTQ=x
P=11010010(210), Q=11011010(218), PGTQ=x, PEQQ=0, PLTQ=x
P=11100100(228), Q=00100010(34), PGTQ=x, PEQQ=0, PLTQ=x
P=00111100(60), Q=11100111(231), PGTQ=x, PEQQ=0, PLTQ=x
P=11000110(198), Q=11001000(200), PGTQ=x, PEQQ=0, PLTQ=x
P=01011100(92), Q=11001011(203), PGTQ=x, PEQQ=0, PLTQ=x
P=11101100(236), Q=00100111(39), PGTQ=x, PEQQ=0, PLTQ=x
P=00111000(56), Q=10110011(179), PGTQ=x, PEQQ=0, PLTQ=x
P=11111110(254), Q=01011100(92), PGTQ=x, PEQQ=0, PLTQ=x
P=10011011(155), Q=11100110(230), PGTQ=x, PEQQ=0, PLTQ=x
P=01011011(91), Q=01110011(115), PGTQ=x, PEQQ=0, PLTQ=x
P=00000010(2), Q=10111010(186), PGTQ=x, PEQQ=0, PLTQ=x
P=11100000(224), Q=01111101(125), PGTQ=x, PEQQ=0, PLTQ=x
P=10001101(141), Q=00111100(60), PGTQ=x, PEQQ=0, PLTQ=x
P=10001000(136), Q=10110011(179), PGTQ=x, PEQQ=0, PLTQ=x
P=01111110(126), Q=10101001(169), PGTQ=x, PEQQ=0, PLTQ=x
P=00011110(30), Q=10001000(136), PGTQ=x, PEQQ=0, PLTQ=x
P=00100110(38), Q=01000111(71), PGTQ=x, PEQQ=0, PLTQ=x
P=10110100(180), Q=11110010(242), PGTQ=x, PEQQ=0, PLTQ=x
P=11010100(212), Q=11000001(193), PGTQ=x, PEQQ=0, PLTQ=x
P=00010111(23), Q=11011011(219), PGTQ=x, PEQQ=0, PLTQ=x
P=10100011(163), Q=10010101(149), PGTQ=x, PEQQ=0, PLTQ=x
P=00000000(0), Q=11110110(246), PGTQ=x, PEQQ=0, PLTQ=x
P=10110101(181), Q=10101111(175), PGTQ=x, PEQQ=0, PLTQ=x
P=00110000(48), Q=11100111(231), PGTQ=x, PEQQ=0, PLTQ=x
P=11000011(195), Q=11010000(208), PGTQ=x, PEQQ=0, PLTQ=x
P=00110110(54), Q=00000110(6), PGTQ=x, PEQQ=0, PLTQ=x
P=10000101(133), Q=11001001(201), PGTQ=x, PEQQ=0, PLTQ=x
P=00010011(19), Q=10100010(162), PGTQ=x, PEQQ=0, PLTQ=x
P=11100001(225), Q=00110000(48), PGTQ=x, PEQQ=0, PLTQ=x
P=01111000(120), Q=00001110(14), PGTQ=x, PEQQ=0, PLTQ=x
P=01100010(98), Q=10100111(167), PGTQ=x, PEQQ=0, PLTQ=x
P=11010001(209), Q=01011101(93), PGTQ=x, PEQQ=0, PLTQ=x
P=11100110(230), Q=00111111(63), PGTQ=x, PEQQ=0, PLTQ=x
P=11010101(213), Q=00011110(30), PGTQ=x, PEQQ=0, PLTQ=x
P=00000110(6), Q=00100010(34), PGTQ=x, PEQQ=0, PLTQ=x
P=11011111(223), Q=11110011(243), PGTQ=x, PEQQ=0, PLTQ=x
P=00100010(34), Q=00001001(9), PGTQ=x, PEQQ=0, PLTQ=x
P=10110001(177), Q=01010011(83), PGTQ=x, PEQQ=0, PLTQ=x
P=10010110(150), Q=10101001(169), PGTQ=x, PEQQ=0, PLTQ=x
P=11110101(245), Q=01011111(95), PGTQ=x, PEQQ=0, PLTQ=x
P=00000110(6), Q=10100001(161), PGTQ=x, PEQQ=0, PLTQ=x
P=00011000(24), Q=00010011(19), PGTQ=x, PEQQ=0, PLTQ=x
P=01000010(66), Q=00000010(2), PGTQ=x, PEQQ=0, PLTQ=x
P=11001111(207), Q=10101111(175), PGTQ=x, PEQQ=0, PLTQ=x
P=10110011(179), Q=00010100(20), PGTQ=x, PEQQ=0, PLTQ=x
P=11101100(236), Q=10110110(182), PGTQ=x, PEQQ=0, PLTQ=x
P=11001110(206), Q=01100010(98), PGTQ=x, PEQQ=0, PLTQ=x
P=11001000(200), Q=01010100(84), PGTQ=x, PEQQ=0, PLTQ=x
P=01111100(124), Q=10101111(175), PGTQ=x, PEQQ=0, PLTQ=x
P=11110011(243), Q=10000110(134), PGTQ=x, PEQQ=0, PLTQ=x
P=11111110(254), Q=11100111(231), PGTQ=x, PEQQ=0, PLTQ=x
P=01011110(94), Q=11011010(218), PGTQ=x, PEQQ=0, PLTQ=x
P=00110100(52), Q=10101000(168), PGTQ=x, PEQQ=0, PLTQ=x
P=11001000(200), Q=00100010(34), PGTQ=x, PEQQ=0, PLTQ=x
P=11010011(211), Q=01110101(117), PGTQ=x, PEQQ=0, PLTQ=x
P=10001110(142), Q=11110100(244), PGTQ=x, PEQQ=0, PLTQ=x
P=01101000(104), Q=00110000(48), PGTQ=x, PEQQ=0, PLTQ=x
P=10101010(170), Q=01000011(67), PGTQ=x, PEQQ=0, PLTQ=x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'compare32_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.246 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'compare32_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare32_tst_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
"xelab -wto c808952e01ae4f168a618e37a1a22f62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compare32_tst_behav xil_defaultlib.compare32_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c808952e01ae4f168a618e37a1a22f62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compare32_tst_behav xil_defaultlib.compare32_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'P' [C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.srcs/sim_1/new/compare32_tst.v:27]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "compare32_tst_behav -key {Behavioral:sim_1:Functional:compare32_tst} -tclbatch {compare32_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source compare32_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P=00111000(56), Q=10000110(134), PGTQ=x, PEQQ=0, PLTQ=x
P=01011100(92), Q=11001110(206), PGTQ=x, PEQQ=0, PLTQ=x
P=11000111(199), Q=11000110(198), PGTQ=x, PEQQ=0, PLTQ=x
P=11110011(243), Q=11000011(195), PGTQ=x, PEQQ=0, PLTQ=x
P=01011111(95), Q=01000111(71), PGTQ=x, PEQQ=0, PLTQ=x
P=10001001(137), Q=01111110(126), PGTQ=x, PEQQ=0, PLTQ=x
P=01000101(69), Q=01011101(93), PGTQ=x, PEQQ=0, PLTQ=x
P=10010001(145), Q=01101110(110), PGTQ=x, PEQQ=0, PLTQ=x
P=10001111(143), Q=00111100(60), PGTQ=x, PEQQ=0, PLTQ=x
P=11001001(201), Q=11100011(227), PGTQ=x, PEQQ=0, PLTQ=x
P=11011100(220), Q=00101100(44), PGTQ=x, PEQQ=0, PLTQ=x
P=01011111(95), Q=00010001(17), PGTQ=x, PEQQ=0, PLTQ=x
P=11010001(209), Q=00000000(0), PGTQ=x, PEQQ=0, PLTQ=x
P=11010001(209), Q=11111111(255), PGTQ=x, PEQQ=0, PLTQ=x
P=00110001(49), Q=01100110(102), PGTQ=x, PEQQ=0, PLTQ=x
P=01001010(74), Q=10010101(149), PGTQ=x, PEQQ=0, PLTQ=x
P=00100101(37), Q=00010111(23), PGTQ=x, PEQQ=0, PLTQ=x
P=10101001(169), Q=11000011(195), PGTQ=x, PEQQ=0, PLTQ=x
P=10010111(151), Q=10011100(156), PGTQ=x, PEQQ=0, PLTQ=x
P=11110110(246), Q=00000000(0), PGTQ=x, PEQQ=0, PLTQ=x
P=00101000(40), Q=10100111(167), PGTQ=x, PEQQ=0, PLTQ=x
P=01101110(110), Q=00000101(5), PGTQ=x, PEQQ=0, PLTQ=x
P=10101000(168), Q=10100100(164), PGTQ=x, PEQQ=0, PLTQ=x
P=11101110(238), Q=00011001(25), PGTQ=x, PEQQ=0, PLTQ=x
P=10011100(156), Q=10011000(152), PGTQ=x, PEQQ=0, PLTQ=x
P=11101011(235), Q=11001011(203), PGTQ=x, PEQQ=0, PLTQ=x
P=10111000(184), Q=11100101(229), PGTQ=x, PEQQ=0, PLTQ=x
P=10110001(177), Q=01100111(103), PGTQ=x, PEQQ=0, PLTQ=x
P=11001110(206), Q=00001011(11), PGTQ=x, PEQQ=0, PLTQ=x
P=00100000(32), Q=00000111(7), PGTQ=x, PEQQ=0, PLTQ=x
P=00101110(46), Q=00000001(1), PGTQ=x, PEQQ=0, PLTQ=x
P=10100011(163), Q=10011000(152), PGTQ=x, PEQQ=0, PLTQ=x
P=11100000(224), Q=00110111(55), PGTQ=x, PEQQ=0, PLTQ=x
P=10010111(151), Q=10100101(165), PGTQ=x, PEQQ=0, PLTQ=x
P=10111111(191), Q=11100010(226), PGTQ=x, PEQQ=0, PLTQ=x
P=11011001(217), Q=01000100(68), PGTQ=x, PEQQ=0, PLTQ=x
P=11101010(234), Q=10100010(162), PGTQ=x, PEQQ=0, PLTQ=x
P=10101101(173), Q=11111111(255), PGTQ=x, PEQQ=0, PLTQ=x
P=01111100(124), Q=00100010(34), PGTQ=x, PEQQ=0, PLTQ=x
P=11001011(203), Q=00001101(13), PGTQ=x, PEQQ=0, PLTQ=x
P=00001000(8), Q=10111111(191), PGTQ=x, PEQQ=0, PLTQ=x
P=10101011(171), Q=10110000(176), PGTQ=x, PEQQ=0, PLTQ=x
P=11010010(210), Q=11011010(218), PGTQ=x, PEQQ=0, PLTQ=x
P=11100100(228), Q=00100010(34), PGTQ=x, PEQQ=0, PLTQ=x
P=00111100(60), Q=11100111(231), PGTQ=x, PEQQ=0, PLTQ=x
P=11000110(198), Q=11001000(200), PGTQ=x, PEQQ=0, PLTQ=x
P=01011100(92), Q=11001011(203), PGTQ=x, PEQQ=0, PLTQ=x
P=11101100(236), Q=00100111(39), PGTQ=x, PEQQ=0, PLTQ=x
P=00111000(56), Q=10110011(179), PGTQ=x, PEQQ=0, PLTQ=x
P=11111110(254), Q=01011100(92), PGTQ=x, PEQQ=0, PLTQ=x
P=10011011(155), Q=11100110(230), PGTQ=x, PEQQ=0, PLTQ=x
P=01011011(91), Q=01110011(115), PGTQ=x, PEQQ=0, PLTQ=x
P=00000010(2), Q=10111010(186), PGTQ=x, PEQQ=0, PLTQ=x
P=11100000(224), Q=01111101(125), PGTQ=x, PEQQ=0, PLTQ=x
P=10001101(141), Q=00111100(60), PGTQ=x, PEQQ=0, PLTQ=x
P=10001000(136), Q=10110011(179), PGTQ=x, PEQQ=0, PLTQ=x
P=01111110(126), Q=10101001(169), PGTQ=x, PEQQ=0, PLTQ=x
P=00011110(30), Q=10001000(136), PGTQ=x, PEQQ=0, PLTQ=x
P=00100110(38), Q=01000111(71), PGTQ=x, PEQQ=0, PLTQ=x
P=10110100(180), Q=11110010(242), PGTQ=x, PEQQ=0, PLTQ=x
P=11010100(212), Q=11000001(193), PGTQ=x, PEQQ=0, PLTQ=x
P=00010111(23), Q=11011011(219), PGTQ=x, PEQQ=0, PLTQ=x
P=10100011(163), Q=10010101(149), PGTQ=x, PEQQ=0, PLTQ=x
P=00000000(0), Q=11110110(246), PGTQ=x, PEQQ=0, PLTQ=x
P=10110101(181), Q=10101111(175), PGTQ=x, PEQQ=0, PLTQ=x
P=00110000(48), Q=11100111(231), PGTQ=x, PEQQ=0, PLTQ=x
P=11000011(195), Q=11010000(208), PGTQ=x, PEQQ=0, PLTQ=x
P=00110110(54), Q=00000110(6), PGTQ=x, PEQQ=0, PLTQ=x
P=10000101(133), Q=11001001(201), PGTQ=x, PEQQ=0, PLTQ=x
P=00010011(19), Q=10100010(162), PGTQ=x, PEQQ=0, PLTQ=x
P=11100001(225), Q=00110000(48), PGTQ=x, PEQQ=0, PLTQ=x
P=01111000(120), Q=00001110(14), PGTQ=x, PEQQ=0, PLTQ=x
P=01100010(98), Q=10100111(167), PGTQ=x, PEQQ=0, PLTQ=x
P=11010001(209), Q=01011101(93), PGTQ=x, PEQQ=0, PLTQ=x
P=11100110(230), Q=00111111(63), PGTQ=x, PEQQ=0, PLTQ=x
P=11010101(213), Q=00011110(30), PGTQ=x, PEQQ=0, PLTQ=x
P=00000110(6), Q=00100010(34), PGTQ=x, PEQQ=0, PLTQ=x
P=11011111(223), Q=11110011(243), PGTQ=x, PEQQ=0, PLTQ=x
P=00100010(34), Q=00001001(9), PGTQ=x, PEQQ=0, PLTQ=x
P=10110001(177), Q=01010011(83), PGTQ=x, PEQQ=0, PLTQ=x
P=10010110(150), Q=10101001(169), PGTQ=x, PEQQ=0, PLTQ=x
P=11110101(245), Q=01011111(95), PGTQ=x, PEQQ=0, PLTQ=x
P=00000110(6), Q=10100001(161), PGTQ=x, PEQQ=0, PLTQ=x
P=00011000(24), Q=00010011(19), PGTQ=x, PEQQ=0, PLTQ=x
P=01000010(66), Q=00000010(2), PGTQ=x, PEQQ=0, PLTQ=x
P=11001111(207), Q=10101111(175), PGTQ=x, PEQQ=0, PLTQ=x
P=10110011(179), Q=00010100(20), PGTQ=x, PEQQ=0, PLTQ=x
P=11101100(236), Q=10110110(182), PGTQ=x, PEQQ=0, PLTQ=x
P=11001110(206), Q=01100010(98), PGTQ=x, PEQQ=0, PLTQ=x
P=11001000(200), Q=01010100(84), PGTQ=x, PEQQ=0, PLTQ=x
P=01111100(124), Q=10101111(175), PGTQ=x, PEQQ=0, PLTQ=x
P=11110011(243), Q=10000110(134), PGTQ=x, PEQQ=0, PLTQ=x
P=11111110(254), Q=11100111(231), PGTQ=x, PEQQ=0, PLTQ=x
P=01011110(94), Q=11011010(218), PGTQ=x, PEQQ=0, PLTQ=x
P=00110100(52), Q=10101000(168), PGTQ=x, PEQQ=0, PLTQ=x
P=11001000(200), Q=00100010(34), PGTQ=x, PEQQ=0, PLTQ=x
P=11010011(211), Q=01110101(117), PGTQ=x, PEQQ=0, PLTQ=x
P=10001110(142), Q=11110100(244), PGTQ=x, PEQQ=0, PLTQ=x
P=01101000(104), Q=00110000(48), PGTQ=x, PEQQ=0, PLTQ=x
P=10101010(170), Q=01000011(67), PGTQ=x, PEQQ=0, PLTQ=x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'compare32_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'compare32_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare32_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.srcs/sources_1/new/compare32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.srcs/sim_1/new/compare32_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare32_tst
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.srcs/sim_1/new/compare32_tst.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
"xelab -wto c808952e01ae4f168a618e37a1a22f62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compare32_tst_behav xil_defaultlib.compare32_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c808952e01ae4f168a618e37a1a22f62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compare32_tst_behav xil_defaultlib.compare32_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.compare32
Compiling module xil_defaultlib.compare32_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare32_tst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abyss/Desktop/vivado/lab1_sk1/lab1_sk1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "compare32_tst_behav -key {Behavioral:sim_1:Functional:compare32_tst} -tclbatch {compare32_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source compare32_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'compare32_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 21:43:40 2023...
