Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jul 13 02:26:45 2024
| Host         : wht running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.624        0.000                      0                  946        0.101        0.000                      0                  946        4.500        0.000                       0                   348  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.624        0.000                      0                  946        0.101        0.000                      0                  946        4.500        0.000                       0                   348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/BR_in/zout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 2.883ns (30.947%)  route 6.433ns (69.053%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 14.636 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.991     8.051    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  slc3/cpu/register_file/i__carry__0_i_13/O
                         net (fo=4, routed)           0.839     9.014    slc3/cpu/register_file/internal_reg_reg[4][5]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  slc3/cpu/register_file/internal_reg[0][5]_i_5/O
                         net (fo=3, routed)           0.535     9.674    slc3/cpu/cpu_control/sr1[5]
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.798 r  slc3/cpu/cpu_control/data_from_marmux0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.798    slc3/cpu/cpu_control_n_91
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.348 r  slc3/cpu/data_from_marmux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.348    slc3/cpu/data_from_marmux0_carry__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.682 f  slc3/cpu/data_from_marmux0_carry__1/O[1]
                         net (fo=2, routed)           0.466    11.147    slc3/cpu/cpu_control/data_q_reg[11]_0[1]
    SLICE_X6Y93          LUT6 (Prop_lut6_I3_O)        0.303    11.450 f  slc3/cpu/cpu_control/internal_reg[0][9]_i_6/O
                         net (fo=1, routed)           0.282    11.732    slc3/cpu/cpu_control/internal_reg[0][9]_i_6_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.856 f  slc3/cpu/cpu_control/internal_reg[0][9]_i_2/O
                         net (fo=1, routed)           0.162    12.018    slc3/cpu/cpu_control/internal_reg[0][9]_i_2_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  slc3/cpu/cpu_control/internal_reg[0][9]_i_1/O
                         net (fo=14, routed)          0.959    13.101    slc3/cpu/cpu_control/data_q_reg[4]_4
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124    13.225 f  slc3/cpu/cpu_control/zout_i_5/O
                         net (fo=1, routed)           0.520    13.745    slc3/cpu/cpu_control/zout_i_5_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.124    13.869 f  slc3/cpu/cpu_control/zout_i_2/O
                         net (fo=2, routed)           0.314    14.183    slc3/cpu/cpu_control/zout_i_2_n_0
    SLICE_X8Y91          LUT4 (Prop_lut4_I0_O)        0.124    14.307 r  slc3/cpu/cpu_control/zout_i_1/O
                         net (fo=1, routed)           0.000    14.307    slc3/cpu/BR_in/zout_reg_1
    SLICE_X8Y91          FDRE                                         r  slc3/cpu/BR_in/zout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.439    14.636    slc3/cpu/BR_in/clk_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  slc3/cpu/BR_in/zout_reg/C
                         clock pessimism              0.249    14.885    
                         clock uncertainty           -0.035    14.849    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.081    14.930    slc3/cpu/BR_in/zout_reg
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -14.307    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/BR_in/pout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.883ns (31.420%)  route 6.293ns (68.580%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 14.636 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.991     8.051    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  slc3/cpu/register_file/i__carry__0_i_13/O
                         net (fo=4, routed)           0.839     9.014    slc3/cpu/register_file/internal_reg_reg[4][5]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  slc3/cpu/register_file/internal_reg[0][5]_i_5/O
                         net (fo=3, routed)           0.535     9.674    slc3/cpu/cpu_control/sr1[5]
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.798 r  slc3/cpu/cpu_control/data_from_marmux0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.798    slc3/cpu/cpu_control_n_91
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.348 r  slc3/cpu/data_from_marmux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.348    slc3/cpu/data_from_marmux0_carry__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.682 r  slc3/cpu/data_from_marmux0_carry__1/O[1]
                         net (fo=2, routed)           0.466    11.147    slc3/cpu/cpu_control/data_q_reg[11]_0[1]
    SLICE_X6Y93          LUT6 (Prop_lut6_I3_O)        0.303    11.450 r  slc3/cpu/cpu_control/internal_reg[0][9]_i_6/O
                         net (fo=1, routed)           0.282    11.732    slc3/cpu/cpu_control/internal_reg[0][9]_i_6_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.856 r  slc3/cpu/cpu_control/internal_reg[0][9]_i_2/O
                         net (fo=1, routed)           0.162    12.018    slc3/cpu/cpu_control/internal_reg[0][9]_i_2_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  slc3/cpu/cpu_control/internal_reg[0][9]_i_1/O
                         net (fo=14, routed)          0.959    13.101    slc3/cpu/cpu_control/data_q_reg[4]_4
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124    13.225 r  slc3/cpu/cpu_control/zout_i_5/O
                         net (fo=1, routed)           0.520    13.745    slc3/cpu/cpu_control/zout_i_5_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.124    13.869 r  slc3/cpu/cpu_control/zout_i_2/O
                         net (fo=2, routed)           0.174    14.043    slc3/cpu/cpu_control/zout_i_2_n_0
    SLICE_X8Y92          LUT5 (Prop_lut5_I3_O)        0.124    14.167 r  slc3/cpu/cpu_control/pout_i_1/O
                         net (fo=1, routed)           0.000    14.167    slc3/cpu/BR_in/pout_reg_0
    SLICE_X8Y92          FDRE                                         r  slc3/cpu/BR_in/pout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.439    14.636    slc3/cpu/BR_in/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  slc3/cpu/BR_in/pout_reg/C
                         clock pessimism              0.249    14.885    
                         clock uncertainty           -0.035    14.849    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.081    14.930    slc3/cpu/BR_in/pout_reg
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MAR/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.415ns (27.896%)  route 6.242ns (72.104%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.991     8.051    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  slc3/cpu/register_file/i__carry__0_i_13/O
                         net (fo=4, routed)           0.839     9.014    slc3/cpu/register_file/internal_reg_reg[4][5]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  slc3/cpu/register_file/internal_reg[0][5]_i_5/O
                         net (fo=3, routed)           0.535     9.674    slc3/cpu/cpu_control/sr1[5]
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.798 r  slc3/cpu/cpu_control/data_from_marmux0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.798    slc3/cpu/cpu_control_n_91
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.348 r  slc3/cpu/data_from_marmux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.348    slc3/cpu/data_from_marmux0_carry__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.587 r  slc3/cpu/data_from_marmux0_carry__1/O[2]
                         net (fo=2, routed)           0.447    11.033    slc3/cpu/cpu_control/data_q_reg[11]_0[2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.302    11.335 r  slc3/cpu/cpu_control/internal_reg[0][10]_i_6/O
                         net (fo=1, routed)           0.149    11.484    slc3/cpu/cpu_control/internal_reg[0][10]_i_6_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.608 r  slc3/cpu/cpu_control/internal_reg[0][10]_i_2/O
                         net (fo=1, routed)           0.528    12.136    slc3/cpu/cpu_control/internal_reg[0][10]_i_2_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  slc3/cpu/cpu_control/internal_reg[0][10]_i_1/O
                         net (fo=14, routed)          1.388    13.648    slc3/cpu/MAR/data_q_reg[10]_0
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/MAR/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.501    14.698    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/MAR/data_q_reg[10]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)       -0.105    14.806    slc3/cpu/MAR/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MDR/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 2.635ns (31.374%)  route 5.764ns (68.626%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.971     8.032    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  slc3/cpu/register_file/i__carry_i_15/O
                         net (fo=4, routed)           0.719     8.874    slc3/cpu/register_file/internal_reg_reg[0][1]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  slc3/cpu/register_file/internal_reg[0][1]_i_5/O
                         net (fo=3, routed)           0.539     9.537    slc3/cpu/cpu_control/sr1[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.661 r  slc3/cpu/cpu_control/data_from_marmux0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.661    slc3/cpu/cpu_control_n_87
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.211 r  slc3/cpu/data_from_marmux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.211    slc3/cpu/data_from_marmux0_carry_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.545 r  slc3/cpu/data_from_marmux0_carry__0/O[1]
                         net (fo=2, routed)           0.549    11.094    slc3/cpu/cpu_control/data_q_reg[7]_0[1]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.303    11.397 r  slc3/cpu/cpu_control/internal_reg[0][5]_i_6/O
                         net (fo=1, routed)           0.306    11.703    slc3/cpu/cpu_control/internal_reg[0][5]_i_6_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.827 r  slc3/cpu/cpu_control/internal_reg[0][5]_i_2/O
                         net (fo=1, routed)           0.415    12.242    slc3/cpu/cpu_control/internal_reg[0][5]_i_2_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.366 r  slc3/cpu/cpu_control/internal_reg[0][5]_i_1/O
                         net (fo=13, routed)          0.900    13.266    slc3/cpu/cpu_control/data_q_reg[4]_1
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124    13.390 r  slc3/cpu/cpu_control/data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.390    slc3/cpu/MDR/D[5]
    SLICE_X9Y85          FDRE                                         r  slc3/cpu/MDR/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.435    14.632    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  slc3/cpu/MDR/data_q_reg[5]/C
                         clock pessimism              0.249    14.881    
                         clock uncertainty           -0.035    14.845    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.029    14.874    slc3/cpu/MDR/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MAR/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 2.493ns (29.927%)  route 5.837ns (70.073%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.991     8.051    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  slc3/cpu/register_file/i__carry__0_i_13/O
                         net (fo=4, routed)           0.839     9.014    slc3/cpu/register_file/internal_reg_reg[4][5]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  slc3/cpu/register_file/internal_reg[0][5]_i_5/O
                         net (fo=3, routed)           0.535     9.674    slc3/cpu/cpu_control/sr1[5]
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.798 r  slc3/cpu/cpu_control/data_from_marmux0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.798    slc3/cpu/cpu_control_n_91
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.348 r  slc3/cpu/data_from_marmux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.348    slc3/cpu/data_from_marmux0_carry__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.661 r  slc3/cpu/data_from_marmux0_carry__1/O[3]
                         net (fo=2, routed)           0.547    11.208    slc3/cpu/cpu_control/data_q_reg[11]_0[3]
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.306    11.514 r  slc3/cpu/cpu_control/internal_reg[0][11]_i_6/O
                         net (fo=1, routed)           0.402    11.916    slc3/cpu/cpu_control/internal_reg[0][11]_i_6_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    12.040 r  slc3/cpu/cpu_control/internal_reg[0][11]_i_2/O
                         net (fo=1, routed)           0.264    12.304    slc3/cpu/cpu_control/internal_reg[0][11]_i_2_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    12.428 r  slc3/cpu/cpu_control/internal_reg[0][11]_i_1/O
                         net (fo=13, routed)          0.893    13.321    slc3/cpu/MAR/data_q_reg[11]_0
    SLICE_X8Y85          FDRE                                         r  slc3/cpu/MAR/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.435    14.632    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  slc3/cpu/MAR/data_q_reg[11]/C
                         clock pessimism              0.249    14.881    
                         clock uncertainty           -0.035    14.845    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)       -0.031    14.814    slc3/cpu/MAR/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/IR/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.493ns (29.857%)  route 5.857ns (70.143%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.991     8.051    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  slc3/cpu/register_file/i__carry__0_i_13/O
                         net (fo=4, routed)           0.839     9.014    slc3/cpu/register_file/internal_reg_reg[4][5]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  slc3/cpu/register_file/internal_reg[0][5]_i_5/O
                         net (fo=3, routed)           0.535     9.674    slc3/cpu/cpu_control/sr1[5]
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.798 r  slc3/cpu/cpu_control/data_from_marmux0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.798    slc3/cpu/cpu_control_n_91
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.348 r  slc3/cpu/data_from_marmux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.348    slc3/cpu/data_from_marmux0_carry__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.661 r  slc3/cpu/data_from_marmux0_carry__1/O[3]
                         net (fo=2, routed)           0.547    11.208    slc3/cpu/cpu_control/data_q_reg[11]_0[3]
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.306    11.514 r  slc3/cpu/cpu_control/internal_reg[0][11]_i_6/O
                         net (fo=1, routed)           0.402    11.916    slc3/cpu/cpu_control/internal_reg[0][11]_i_6_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    12.040 r  slc3/cpu/cpu_control/internal_reg[0][11]_i_2/O
                         net (fo=1, routed)           0.264    12.304    slc3/cpu/cpu_control/internal_reg[0][11]_i_2_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    12.428 r  slc3/cpu/cpu_control/internal_reg[0][11]_i_1/O
                         net (fo=13, routed)          0.913    13.341    slc3/cpu/IR/data_q_reg[11]_5
    SLICE_X6Y89          FDRE                                         r  slc3/cpu/IR/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.505    14.702    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  slc3/cpu/IR/data_q_reg[11]/C
                         clock pessimism              0.249    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)       -0.024    14.891    slc3/cpu/IR/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/IR/data_q_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 2.415ns (29.001%)  route 5.912ns (70.999%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.991     8.051    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  slc3/cpu/register_file/i__carry__0_i_13/O
                         net (fo=4, routed)           0.839     9.014    slc3/cpu/register_file/internal_reg_reg[4][5]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  slc3/cpu/register_file/internal_reg[0][5]_i_5/O
                         net (fo=3, routed)           0.535     9.674    slc3/cpu/cpu_control/sr1[5]
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.798 r  slc3/cpu/cpu_control/data_from_marmux0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.798    slc3/cpu/cpu_control_n_91
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.348 r  slc3/cpu/data_from_marmux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.348    slc3/cpu/data_from_marmux0_carry__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.587 r  slc3/cpu/data_from_marmux0_carry__1/O[2]
                         net (fo=2, routed)           0.447    11.033    slc3/cpu/cpu_control/data_q_reg[11]_0[2]
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.302    11.335 r  slc3/cpu/cpu_control/internal_reg[0][10]_i_6/O
                         net (fo=1, routed)           0.149    11.484    slc3/cpu/cpu_control/internal_reg[0][10]_i_6_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.608 r  slc3/cpu/cpu_control/internal_reg[0][10]_i_2/O
                         net (fo=1, routed)           0.528    12.136    slc3/cpu/cpu_control/internal_reg[0][10]_i_2_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  slc3/cpu/cpu_control/internal_reg[0][10]_i_1/O
                         net (fo=14, routed)          1.058    13.318    slc3/cpu/IR/data_q_reg[10]_3
    SLICE_X2Y86          FDRE                                         r  slc3/cpu/IR/data_q_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.504    14.701    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  slc3/cpu/IR/data_q_reg[10]_lopt_replica/C
                         clock pessimism              0.263    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)       -0.031    14.897    slc3/cpu/IR/data_q_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/IR/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.317ns  (logic 2.493ns (29.974%)  route 5.824ns (70.026%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.971     8.032    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  slc3/cpu/register_file/i__carry_i_15/O
                         net (fo=4, routed)           0.719     8.874    slc3/cpu/register_file/internal_reg_reg[0][1]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  slc3/cpu/register_file/internal_reg[0][1]_i_5/O
                         net (fo=3, routed)           0.539     9.537    slc3/cpu/cpu_control/sr1[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.661 r  slc3/cpu/cpu_control/data_from_marmux0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.661    slc3/cpu/cpu_control_n_87
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.211 r  slc3/cpu/data_from_marmux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.211    slc3/cpu/data_from_marmux0_carry_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.524 r  slc3/cpu/data_from_marmux0_carry__0/O[3]
                         net (fo=2, routed)           0.580    11.105    slc3/cpu/cpu_control/data_q_reg[7]_0[3]
    SLICE_X10Y90         LUT6 (Prop_lut6_I3_O)        0.306    11.411 r  slc3/cpu/cpu_control/internal_reg[0][7]_i_6/O
                         net (fo=1, routed)           0.303    11.714    slc3/cpu/cpu_control/internal_reg[0][7]_i_6_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.838 r  slc3/cpu/cpu_control/internal_reg[0][7]_i_2/O
                         net (fo=1, routed)           0.447    12.285    slc3/cpu/cpu_control/internal_reg[0][7]_i_2_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  slc3/cpu/cpu_control/internal_reg[0][7]_i_1/O
                         net (fo=14, routed)          0.899    13.308    slc3/cpu/IR/data_q_reg[7]_0
    SLICE_X6Y89          FDRE                                         r  slc3/cpu/IR/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.505    14.702    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  slc3/cpu/IR/data_q_reg[7]/C
                         clock pessimism              0.249    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)       -0.026    14.889    slc3/cpu/IR/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file/internal_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.493ns (30.317%)  route 5.730ns (69.683%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 14.638 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.971     8.032    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  slc3/cpu/register_file/i__carry_i_15/O
                         net (fo=4, routed)           0.719     8.874    slc3/cpu/register_file/internal_reg_reg[0][1]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  slc3/cpu/register_file/internal_reg[0][1]_i_5/O
                         net (fo=3, routed)           0.539     9.537    slc3/cpu/cpu_control/sr1[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.661 r  slc3/cpu/cpu_control/data_from_marmux0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.661    slc3/cpu/cpu_control_n_87
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.211 r  slc3/cpu/data_from_marmux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.211    slc3/cpu/data_from_marmux0_carry_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.524 r  slc3/cpu/data_from_marmux0_carry__0/O[3]
                         net (fo=2, routed)           0.580    11.105    slc3/cpu/cpu_control/data_q_reg[7]_0[3]
    SLICE_X10Y90         LUT6 (Prop_lut6_I3_O)        0.306    11.411 r  slc3/cpu/cpu_control/internal_reg[0][7]_i_6/O
                         net (fo=1, routed)           0.303    11.714    slc3/cpu/cpu_control/internal_reg[0][7]_i_6_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.838 r  slc3/cpu/cpu_control/internal_reg[0][7]_i_2/O
                         net (fo=1, routed)           0.447    12.285    slc3/cpu/cpu_control/internal_reg[0][7]_i_2_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  slc3/cpu/cpu_control/internal_reg[0][7]_i_1/O
                         net (fo=14, routed)          0.805    13.214    slc3/cpu/register_file/D[7]
    SLICE_X11Y93         FDRE                                         r  slc3/cpu/register_file/internal_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.441    14.638    slc3/cpu/register_file/clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  slc3/cpu/register_file/internal_reg_reg[3][7]/C
                         clock pessimism              0.249    14.887    
                         clock uncertainty           -0.035    14.851    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)       -0.047    14.804    slc3/cpu/register_file/internal_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MDR/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 2.519ns (30.386%)  route 5.771ns (69.614%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 14.630 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     4.991    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.447 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.880     6.327    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.124     6.451 r  slc3/cpu/cpu_control/i__carry_i_20/O
                         net (fo=3, routed)           0.485     6.936    slc3/cpu/IR/internal_reg[0][11]_i_3
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.060 r  slc3/cpu/IR/i__carry_i_18/O
                         net (fo=32, routed)          0.991     8.051    slc3/cpu/register_file/data_from_marmux0_carry__2_i_8_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  slc3/cpu/register_file/i__carry__0_i_13/O
                         net (fo=4, routed)           0.839     9.014    slc3/cpu/register_file/internal_reg_reg[4][5]_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  slc3/cpu/register_file/internal_reg[0][5]_i_5/O
                         net (fo=3, routed)           0.535     9.674    slc3/cpu/cpu_control/sr1[5]
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.798 r  slc3/cpu/cpu_control/data_from_marmux0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.798    slc3/cpu/cpu_control_n_91
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.348 r  slc3/cpu/data_from_marmux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.348    slc3/cpu/data_from_marmux0_carry__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.570 r  slc3/cpu/data_from_marmux0_carry__1/O[0]
                         net (fo=2, routed)           0.446    11.015    slc3/cpu/cpu_control/data_q_reg[11]_0[0]
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.299    11.314 r  slc3/cpu/cpu_control/internal_reg[0][8]_i_6/O
                         net (fo=1, routed)           0.151    11.466    slc3/cpu/cpu_control/internal_reg[0][8]_i_6_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.124    11.590 r  slc3/cpu/cpu_control/internal_reg[0][8]_i_2/O
                         net (fo=1, routed)           0.464    12.054    slc3/cpu/cpu_control/internal_reg[0][8]_i_2_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124    12.178 r  slc3/cpu/cpu_control/internal_reg[0][8]_i_1/O
                         net (fo=13, routed)          0.979    13.157    slc3/cpu/cpu_control/data_q_reg[4]_2
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124    13.281 r  slc3/cpu/cpu_control/data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    13.281    slc3/cpu/MDR/D[8]
    SLICE_X9Y83          FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.433    14.630    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/C
                         clock pessimism              0.249    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)        0.031    14.874    slc3/cpu/MDR/data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.101%)  route 0.244ns (53.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.559     1.596    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  slc3/cpu/MDR/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164     1.760 r  slc3/cpu/MDR/data_q_reg[2]/Q
                         net (fo=3, routed)           0.081     1.841    mem_subsystem/init_ram/Q[2]
    SLICE_X9Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.886 r  mem_subsystem/init_ram/sram0_i_26/O
                         net (fo=1, routed)           0.164     2.050    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.869     2.292    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.653    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.949    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.647%)  route 0.281ns (57.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.560     1.597    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/MDR/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.761 r  slc3/cpu/MDR/data_q_reg[6]/Q
                         net (fo=3, routed)           0.121     1.882    mem_subsystem/init_ram/Q[6]
    SLICE_X9Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.927 r  mem_subsystem/init_ram/sram0_i_22/O
                         net (fo=1, routed)           0.160     2.087    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.869     2.292    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.673    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.969    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.539%)  route 0.320ns (60.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.560     1.597    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/MDR/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.761 r  slc3/cpu/MDR/data_q_reg[3]/Q
                         net (fo=3, routed)           0.153     1.915    mem_subsystem/init_ram/Q[3]
    SLICE_X10Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.960 r  mem_subsystem/init_ram/sram0_i_25/O
                         net (fo=1, routed)           0.166     2.126    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.869     2.292    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.673    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.969    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.560     1.597    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  slc3/cpu/MDR/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.761 r  slc3/cpu/MDR/data_q_reg[12]/Q
                         net (fo=3, routed)           0.149     1.910    mem_subsystem/init_ram/Q[12]
    SLICE_X9Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.955 r  mem_subsystem/init_ram/sram0_i_16/O
                         net (fo=1, routed)           0.161     2.116    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.869     2.292    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.653    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.949    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.725%)  route 0.376ns (64.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.560     1.597    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/MDR/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.761 r  slc3/cpu/MDR/data_q_reg[4]/Q
                         net (fo=3, routed)           0.210     1.971    mem_subsystem/init_ram/Q[4]
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.045     2.016 r  mem_subsystem/init_ram/sram0_i_24/O
                         net (fo=1, routed)           0.166     2.182    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.869     2.292    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.673    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.969    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.752%)  route 0.136ns (45.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.579     1.616    button_sync[2]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.780 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.136     1.916    button_sync[2]/ff1
    SLICE_X6Y78          FDRE                                         r  button_sync[2]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.850     2.272    button_sync[2]/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  button_sync[2]/ff2_reg/C
                         clock pessimism             -0.640     1.632    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.059     1.691    button_sync[2]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.740%)  route 0.400ns (68.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.560     1.597    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  slc3/cpu/MDR/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc3/cpu/MDR/data_q_reg[9]/Q
                         net (fo=3, routed)           0.220     1.958    mem_subsystem/init_ram/Q[9]
    SLICE_X9Y83          LUT4 (Prop_lut4_I3_O)        0.045     2.003 r  mem_subsystem/init_ram/sram0_i_19/O
                         net (fo=1, routed)           0.180     2.183    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.869     2.292    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.653    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.949    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.611%)  route 0.378ns (64.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.560     1.597    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  slc3/cpu/MDR/data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.761 r  slc3/cpu/MDR/data_q_reg[10]/Q
                         net (fo=3, routed)           0.271     2.033    mem_subsystem/init_ram/Q[10]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.045     2.078 r  mem_subsystem/init_ram/sram0_i_18/O
                         net (fo=1, routed)           0.107     2.184    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.869     2.292    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.653    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.949    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sw_sync[14]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[14]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.563     1.600    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  sw_sync[14]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  sw_sync[14]/ff_reg/Q
                         net (fo=1, routed)           0.170     1.912    sw_sync[14]/ff_reg_n_0
    SLICE_X13Y92         FDRE                                         r  sw_sync[14]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.832     2.255    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  sw_sync[14]/q_reg/C
                         clock pessimism             -0.655     1.600    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.066     1.666    sw_sync[14]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sw_sync[1]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.557     1.594    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  sw_sync[1]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  sw_sync[1]/ff_reg/Q
                         net (fo=1, routed)           0.170     1.906    sw_sync[1]/ff_reg_n_0
    SLICE_X13Y81         FDRE                                         r  sw_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.824     2.247    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  sw_sync[1]/q_reg/C
                         clock pessimism             -0.653     1.594    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.066     1.660    sw_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y80    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y82    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y82    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y83    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y83    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y83    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y80    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y80    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83    button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83    button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y80    button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y80    button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82    button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82    button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82    button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82    button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83    button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83    button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83    button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83    button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.221ns  (logic 4.313ns (35.293%)  route 7.908ns (64.707%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.621     4.989    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=48, routed)          1.669     7.114    slc3/io_bridge/hex_o/S[0]
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.150     7.264 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           1.092     8.356    slc3/cpu/IR/hex_seg_right_OBUF[5]_inst_i_4_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.356     8.712 f  slc3/cpu/IR/hex_seg_right_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.441     9.153    slc3/cpu/IR/hex_seg_right_OBUF[5]_inst_i_5_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.326     9.479 f  slc3/cpu/IR/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.784    10.263    slc3/cpu/IR/hex_seg_right_OBUF[5]_inst_i_4_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124    10.387 r  slc3/cpu/IR/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.921    14.309    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    17.210 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.210    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.693ns  (logic 3.869ns (33.091%)  route 7.824ns (66.909%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.621     4.989    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=48, routed)          1.819     7.264    slc3/io_bridge/hex_o/S[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.388 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           1.012     8.400    slc3/io_bridge/hex_o/hex_grid_right_OBUF[0]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.124     8.524 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.738     9.262    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.386 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.760    10.146    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.494    13.764    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    16.682 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.682    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.182ns  (logic 3.861ns (34.528%)  route 7.321ns (65.472%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.621     4.989    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=48, routed)          1.819     7.264    slc3/io_bridge/hex_o/S[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.388 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           0.889     8.276    slc3/io_bridge/hex_o/hex_grid_right_OBUF[0]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.400 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.961     9.362    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.124     9.486 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.280     9.765    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.889 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.373    13.262    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    16.171 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.171    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.134ns  (logic 4.088ns (36.715%)  route 7.046ns (63.285%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.619     4.987    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.443 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=25, routed)          0.917     6.360    button_sync[0]/p_0_in[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.510 r  button_sync[0]/hex_seg_left_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           1.421     7.931    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_3_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.326     8.257 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.518     8.775    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     8.899 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.760     9.659    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I3_O)        0.124     9.783 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.430    13.213    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    16.120 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.120    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.091ns  (logic 4.104ns (36.999%)  route 6.988ns (63.001%))
  Logic Levels:           5  (LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.615     4.983    button_sync[0]/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.439 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         1.672     7.111    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X6Y87          LUT2 (Prop_lut2_I1_O)        0.152     7.263 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.290     7.553    slc3/cpu/IR/hex_seg_right_OBUF[1]_inst_i_2_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.348     7.901 r  slc3/cpu/IR/hex_seg_right_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.378     8.279    slc3/cpu/IR/hex_seg_right_OBUF[1]_inst_i_4_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  slc3/cpu/IR/hex_seg_right_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.961     9.364    slc3/cpu/IR/hex_seg_right_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.124     9.488 r  slc3/cpu/IR/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.686    13.174    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    16.074 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.074    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.059ns  (logic 4.212ns (38.089%)  route 6.847ns (61.911%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.621     4.989    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=48, routed)          2.096     7.541    slc3/cpu/IR/p_0_in[0]
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.152     7.693 r  slc3/cpu/IR/hex_seg_right_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.667     8.360    slc3/cpu/IR/hex_seg_right_OBUF[0]_inst_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.326     8.686 r  slc3/cpu/IR/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.817     9.503    slc3/cpu/IR/hex_seg_right_OBUF[0]_inst_i_2_n_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.152     9.655 r  slc3/cpu/IR/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.267    12.922    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.126    16.048 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.048    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.012ns  (logic 4.332ns (39.341%)  route 6.680ns (60.659%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.621     4.989    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=48, routed)          1.669     7.114    slc3/io_bridge/hex_o/S[0]
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.150     7.264 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.793     8.057    slc3/io_bridge/hex_o/q_reg_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.356     8.413 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.435     8.848    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.332     9.180 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.410     9.590    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.373    13.087    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    16.001 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.001    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.731ns  (logic 3.974ns (37.028%)  route 6.758ns (62.972%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.621     4.989    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=48, routed)          1.669     7.114    slc3/io_bridge/hex_o/S[0]
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.150     7.264 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_6/O
                         net (fo=4, routed)           0.793     8.057    slc3/io_bridge/hex_o/q_reg_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.328     8.385 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.115     9.501    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     9.625 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.180    12.804    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.720 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.720    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.524ns  (logic 3.582ns (34.040%)  route 6.942ns (65.960%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.621     4.989    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.445 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=48, routed)          2.096     7.541    slc3/cpu/IR/p_0_in[0]
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.124     7.665 r  slc3/cpu/IR/hex_seg_right_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.797     8.462    slc3/cpu/IR/hex_seg_right_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  slc3/cpu/IR/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.048    12.635    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    15.513 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.513    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.312ns  (logic 3.664ns (35.526%)  route 6.649ns (64.474%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.555     4.923    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  slc3/cpu/IR/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518     5.441 r  slc3/cpu/IR/data_q_reg[4]/Q
                         net (fo=22, routed)          1.844     7.285    slc3/cpu/IR/Q[4]
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.409 r  slc3/cpu/IR/hex_seg_right_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.808     8.217    slc3/cpu/IR/hex_seg_right_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     8.341 r  slc3/cpu/IR/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.996    12.338    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.235 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.235    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.365ns (80.734%)  route 0.326ns (19.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.589     1.626    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  slc3/cpu/IR/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.790 r  slc3/cpu/IR/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.326     2.116    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.201     3.317 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.317    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.339ns (77.773%)  route 0.383ns (22.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.589     1.626    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  slc3/cpu/IR/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.767 r  slc3/cpu/IR/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.383     2.150    lopt_3
    B18                  OBUF (Prop_obuf_I_O)         1.198     3.348 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.348    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.349ns (76.915%)  route 0.405ns (23.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.587     1.624    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  slc3/cpu/IR/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.788 r  slc3/cpu/IR/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.405     2.193    lopt_1
    E17                  OBUF (Prop_obuf_I_O)         1.185     3.379 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.379    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.364ns (73.931%)  route 0.481ns (26.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.587     1.624    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  slc3/cpu/IR/data_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.788 r  slc3/cpu/IR/data_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.481     2.269    lopt_2
    D17                  OBUF (Prop_obuf_I_O)         1.200     3.469 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.469    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.324ns (71.415%)  route 0.530ns (28.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.587     1.624    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  slc3/cpu/IR/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc3/cpu/IR/data_q_reg[12]/Q
                         net (fo=14, routed)          0.530     2.296    led_o_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         1.183     3.479 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.479    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.312ns (69.149%)  route 0.586ns (30.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.590     1.627    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  slc3/cpu/IR/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.768 r  slc3/cpu/IR/data_q_reg[2]/Q
                         net (fo=29, routed)          0.586     2.354    led_o_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.171     3.525 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.525    led_o[2]
    D14                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.364ns (69.201%)  route 0.607ns (30.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.589     1.626    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  slc3/cpu/IR/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.790 r  slc3/cpu/IR/data_q_reg[11]/Q
                         net (fo=18, routed)          0.607     2.398    led_o_OBUF[11]
    B17                  OBUF (Prop_obuf_I_O)         1.200     3.598 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.598    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.338ns (67.185%)  route 0.654ns (32.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.589     1.626    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  slc3/cpu/IR/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.790 r  slc3/cpu/IR/data_q_reg[15]/Q
                         net (fo=14, routed)          0.654     2.444    led_o_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         1.174     3.618 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.618    led_o[15]
    G17                                                               r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.341ns (66.740%)  route 0.668ns (33.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.589     1.626    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  slc3/cpu/IR/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.767 r  slc3/cpu/IR/data_q_reg[8]/Q
                         net (fo=13, routed)          0.668     2.436    led_o_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         1.200     3.636 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.636    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/IR/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.365ns (63.267%)  route 0.793ns (36.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.563     1.600    slc3/cpu/IR/clk_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  slc3/cpu/IR/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.764 r  slc3/cpu/IR/data_q_reg[4]/Q
                         net (fo=22, routed)          0.793     2.557    led_o_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.201     3.758 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.758    led_o[4]
    D16                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.322ns (28.034%)  route 3.392ns (71.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.392     4.714    button_sync[2]/run_i_IBUF
    SLICE_X6Y76          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.492     4.689    button_sync[2]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.325ns (28.739%)  route 3.286ns (71.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           3.286     4.611    button_sync[1]/continue_i_IBUF
    SLICE_X2Y81          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.499     4.696    button_sync[1]/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.316ns (28.576%)  route 3.291ns (71.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.607    button_sync[0]/reset_IBUF
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.492     4.689    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.328ns (30.061%)  route 3.089ns (69.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.089     4.417    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.429     4.626    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.384ns  (logic 1.325ns (30.234%)  route 3.058ns (69.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.058     4.384    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.429     4.626    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 1.349ns (31.237%)  route 2.971ns (68.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           2.971     4.320    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X14Y83         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.433     4.630    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.350ns (31.743%)  route 2.903ns (68.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.903     4.254    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X12Y81         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.430     4.627    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 1.340ns (32.509%)  route 2.782ns (67.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           2.782     4.122    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X12Y87         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.436     4.633    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.057ns  (logic 1.325ns (32.651%)  route 2.732ns (67.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.732     4.057    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X11Y83         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.434     4.631    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.327ns (33.021%)  route 2.691ns (66.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.691     4.018    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X13Y81         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.430     4.627    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  sw_sync[1]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.422ns (29.738%)  route 0.997ns (70.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.997     1.419    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X13Y92         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.832     2.255    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.425ns (28.457%)  route 1.068ns (71.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.068     1.494    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X11Y83         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.826     2.249    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.420ns (28.089%)  route 1.076ns (71.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           1.076     1.496    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X13Y87         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.829     2.252    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.424ns (28.054%)  route 1.088ns (71.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.088     1.513    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X10Y83         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.826     2.249    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.410ns (26.831%)  route 1.117ns (73.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.117     1.526    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X13Y87         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.829     2.252    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.413ns (26.880%)  route 1.124ns (73.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.124     1.537    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X10Y83         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.826     2.249    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.416ns (26.881%)  route 1.133ns (73.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.133     1.549    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X12Y87         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.829     2.252    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.415ns (26.152%)  route 1.173ns (73.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.173     1.588    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X12Y81         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.824     2.247    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.403ns (25.214%)  route 1.194ns (74.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.194     1.597    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X14Y83         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.826     2.249    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.402ns (25.072%)  route 1.200ns (74.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.200     1.602    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X11Y83         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.826     2.249    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  sw_sync[4]/ff_reg/C





