$date
	Fri Oct 22 02:47:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TENC $end
$var wire 1 ! to $end
$var wire 3 " ty [2:0] $end
$var integer 32 # j [31:0] $end
$var reg 3 $ ta [2:0] $end
$var reg 1 % ti $end
$scope module dut $end
$var wire 3 & a [2:0] $end
$var wire 1 ' i $end
$var wire 1 ! o $end
$var wire 3 ( y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
b0 &
0%
b0 $
b0 #
b0 "
0!
$end
#5
b1 $
b1 &
b1 #
#10
b10 $
b10 &
b10 #
#15
b11 $
b11 &
b11 #
#20
b100 $
b100 &
b100 #
#25
b1 "
b1 (
1%
1'
b0 &
b0 $
b1000 #
#30
b10 "
b10 (
b1 $
b1 &
b1001 #
#35
b11 "
b11 (
b10 $
b10 &
b1010 #
#40
b100 "
b100 (
b11 $
b11 &
b1011 #
#45
1!
b100 "
b100 (
b100 $
b100 &
b1100 #
#50
b1101 #
