lc3-pipeline
============

A six-level pipelined LC3 CPU written in verilog HDL.

A Non-pipeline version is here:
https://github.com/housq/lc3
