// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vvortex_afu_shim.h for the primary calling header

#include "Vvortex_afu_shim__pch.h"
#include "Vvortex_afu_shim__Syms.h"
#include "Vvortex_afu_shim___024root.h"

VL_INLINE_OPT void Vvortex_afu_shim___024root___act_comb__TOP__31(Vvortex_afu_shim___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vvortex_afu_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vvortex_afu_shim___024root___act_comb__TOP__31\n"); );
    // Init
    CData/*3:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__curr_barrier_mask_p1;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__curr_barrier_mask_p1 = 0;
    CData/*0:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_push;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_push = 0;
    CData/*0:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_pop;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_pop = 0;
    CData/*0:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____VdfgRegularize_h4d9d9bdd_0_0;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____VdfgRegularize_h4d9d9bdd_0_0 = 0;
    CData/*1:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_ready;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_ready = 0;
    CData/*0:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out = 0;
    CData/*0:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out = 0;
    VlWide<6>/*191:0*/ __Vtemp_4;
    // Body
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot 
        = ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs))
            ? ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs)) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs))
            : ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs)) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_valid)));
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (1U 
                                                & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                   >> 1U)))))) {
        __Vtemp_4[0U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                               >> 1U)))))
                           ? 0U : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                                   ((IData)(1U) + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                           >> 1U))) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0xb0U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                       >> 1U))))))) 
                         | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                            (0xfU & (((IData)(0xb0U) 
                                      * (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                               >> 1U))) 
                                     >> 5U))] >> (0x1fU 
                                                  & ((IData)(0xb0U) 
                                                     * 
                                                     (1U 
                                                      & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                         >> 1U))))));
        __Vtemp_4[1U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                               >> 1U)))))
                           ? 0U : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                                   ((IData)(2U) + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                           >> 1U))) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0xb0U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                       >> 1U))))))) 
                         | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                            ((IData)(1U) + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                    >> 1U))) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0xb0U) 
                                         * (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                  >> 1U))))));
        __Vtemp_4[2U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                               >> 1U)))))
                           ? 0U : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                                   ((IData)(3U) + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                           >> 1U))) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0xb0U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                       >> 1U))))))) 
                         | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                            ((IData)(2U) + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                    >> 1U))) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0xb0U) 
                                         * (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                  >> 1U))))));
        __Vtemp_4[3U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                               >> 1U)))))
                           ? 0U : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                                   ((IData)(4U) + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                           >> 1U))) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0xb0U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                       >> 1U))))))) 
                         | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                            ((IData)(3U) + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                    >> 1U))) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0xb0U) 
                                         * (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                  >> 1U))))));
        __Vtemp_4[4U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                               >> 1U)))))
                           ? 0U : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                                   ((IData)(5U) + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                           >> 1U))) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0xb0U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                       >> 1U))))))) 
                         | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                            ((IData)(4U) + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                    >> 1U))) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0xb0U) 
                                         * (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                  >> 1U))))));
        __Vtemp_4[5U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                               >> 1U)))))
                           ? 0U : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                                   ((IData)(6U) + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                           >> 1U))) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0xb0U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                       >> 1U))))))) 
                         | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[
                            ((IData)(5U) + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                    >> 1U))) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0xb0U) 
                                         * (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                  >> 1U))))));
    } else {
        __Vtemp_4[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U];
        __Vtemp_4[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U];
        __Vtemp_4[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U];
        __Vtemp_4[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U];
        __Vtemp_4[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U];
        __Vtemp_4[5U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U];
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[0U] 
        = __Vtemp_4[0U];
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[1U] 
        = __Vtemp_4[1U];
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[2U] 
        = __Vtemp_4[2U];
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[3U] 
        = __Vtemp_4[3U];
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[4U] 
        = __Vtemp_4[4U];
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[5U] 
        = ((0x10000U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                        << 0xfU)) | (0xffffU & __Vtemp_4[5U]));
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_ready 
        = ((- (IData)((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))) 
           & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot));
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out 
        = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                 & (IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_ready)));
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out 
        = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
           & ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_ready) 
              >> 1U));
    vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid 
        = (1U & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                  & (IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_ready)) 
                 & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[0U]));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n 
        = ((2U == (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) 
                    << 1U) | (IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out)))
            ? (1U | (2U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                           << 1U))) : ((1U == (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) 
                                                << 1U) 
                                               | (IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out)))
                                        ? (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                 >> 1U))
                                        : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n 
        = ((2U == (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) 
                    << 1U) | (IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out)))
            ? (1U | (2U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                           << 1U))) : ((1U == (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) 
                                                << 1U) 
                                               | (IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out)))
                                        ? (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                 >> 1U))
                                        : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs_n 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps;
    if (((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                  >> 0x23U)) & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__is_single_warp))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n) 
                       | (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                                  >> 0x1fU))));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks_n 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__curr_barrier_mask_p1 
        = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks) 
                   >> (7U & VL_SHIFTL_III(3,32,32, 
                                          (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                 >> 6U)), 2U))));
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__curr_barrier_mask_p1 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__curr_barrier_mask_p1) 
           | (0xfU & ((IData)(1U) << (3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                            >> 0xdU)))));
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            >> 7U))) {
        if ((1U & (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                      >> 2U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs_n 
                = (((~ ((IData)(3U) << (3U & VL_SHIFTL_III(2,32,32, 
                                                           (1U 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                               >> 6U)), 1U)))) 
                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs_n)) 
                   | (0xfU & ((((~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                    >> 5U)) & ((3U 
                                                & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs) 
                                                   >> 
                                                   (3U 
                                                    & VL_SHIFTL_III(2,32,32, 
                                                                    (1U 
                                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                                        >> 6U)), 1U)))) 
                                               == (3U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                      >> 3U))))
                                ? 0U : (3U & ((IData)(1U) 
                                              + ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs) 
                                                 >> 
                                                 (3U 
                                                  & VL_SHIFTL_III(2,32,32, 
                                                                  (1U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                                      >> 6U)), 1U)))))) 
                              << (3U & VL_SHIFTL_III(2,32,32, 
                                                     (1U 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                         >> 6U)), 1U)))));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks_n 
                = (((~ ((IData)(0xfU) << (7U & VL_SHIFTL_III(3,32,32, 
                                                             (1U 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                                 >> 6U)), 2U)))) 
                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks_n)) 
                   | (0xffU & ((((~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                     >> 5U)) & ((3U 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs) 
                                                    >> 
                                                    (3U 
                                                     & VL_SHIFTL_III(2,32,32, 
                                                                     (1U 
                                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                                         >> 6U)), 1U)))) 
                                                == 
                                                (3U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                    >> 3U))))
                                 ? 0U : (IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__curr_barrier_mask_p1)) 
                               << (7U & VL_SHIFTL_III(3,32,32, 
                                                      (1U 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                          >> 6U)), 2U)))));
        }
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks;
    if (((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                  >> 0x23U)) & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__is_single_warp))) {
        if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x1fU)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (1U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n));
        }
        if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x20U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (0x10U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n));
        }
        if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x21U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (0x100U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n));
        }
        if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x22U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (0x1000U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n));
        }
    }
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            >> 0x1cU))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n 
            = (((~ ((IData)(1U) << (3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                          >> 0xdU)))) 
                & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps_n)) 
               | (0xfU & ((0U != (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
                                          >> 0x18U))) 
                          << (3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                    >> 0xdU)))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
            = (((~ ((IData)(0xfU) << (0xfU & VL_SHIFTL_III(4,32,32, 
                                                           (3U 
                                                            & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                                               >> 0xdU)), 2U)))) 
                & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n)) 
               | (0xffffU & ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
                                      >> 0x18U)) << 
                             (0xfU & VL_SHIFTL_III(4,32,32, 
                                                   (3U 
                                                    & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                                       >> 0xdU)), 2U)))));
    }
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            >> 0x13U))) {
        if ((0x40000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (((~ ((IData)(0xfU) << (0xfU & VL_SHIFTL_III(4,32,32, 
                                                               (3U 
                                                                & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                                                   >> 0xdU)), 2U)))) 
                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n)) 
                   | (0xffffU & ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                          >> 0xeU)) 
                                 << (0xfU & VL_SHIFTL_III(4,32,32, 
                                                          (3U 
                                                           & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                                              >> 0xdU)), 2U)))));
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) {
        if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
                           >> 0x26U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n 
                = (((~ ((IData)(0xfU) << (0xfU & VL_SHIFTL_III(4,32,32, 
                                                               (3U 
                                                                & (IData)(
                                                                          (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
                                                                           >> 0x23U))), 2U)))) 
                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n)) 
                   | (0xffffU & ((0xfU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
                                                  >> 0x1fU))) 
                                 << (0xfU & VL_SHIFTL_III(4,32,32, 
                                                          (3U 
                                                           & (IData)(
                                                                     (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
                                                                      >> 0x23U))), 2U)))));
        }
    }
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_push 
        = ((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
           & (IData)((0xc0000U == (0xc0000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U]))));
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____VdfgRegularize_h4d9d9bdd_0_0 
        = ((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
              >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__push 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_push) 
           & (0U == (0x6000U & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U])));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__push 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_push) 
           & (0x2000U == (0x6000U & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U])));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__push 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_push) 
           & (0x4000U == (0x6000U & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U])));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__push 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_push) 
           & (0x6000U == (0x6000U & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U])));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__pipe_reg__data_in 
        = (((QData)((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____VdfgRegularize_h4d9d9bdd_0_0)) 
            << 0x27U) | (((QData)((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__sjoin_is_dvg)) 
                          << 0x26U) | (((QData)((IData)(
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set
                                                        [
                                                        (3U 
                                                         & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                                            >> 0xdU))])) 
                                        << 0x25U) | 
                                       (((QData)((IData)(
                                                         (3U 
                                                          & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                                             >> 0xdU)))) 
                                         << 0x23U) 
                                        | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data
                                        [(3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                                >> 0xdU))]))));
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_pop 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____VdfgRegularize_h4d9d9bdd_0_0) 
           & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__sjoin_is_dvg));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__pop 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_pop) 
           & (0U == (0x6000U & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U])));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__pop 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_pop) 
           & (0x2000U == (0x6000U & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U])));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__pop 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_pop) 
           & (0x4000U == (0x6000U & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U])));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__pop 
        = ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_pop) 
           & (0x6000U == (0x6000U & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U])));
}

VL_INLINE_OPT void Vvortex_afu_shim___024root___act_comb__TOP__32(Vvortex_afu_shim___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vvortex_afu_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vvortex_afu_shim___024root___act_comb__TOP__32\n"); );
    // Init
    CData/*3:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in = 0;
    // Body
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot 
        = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__is_hit)
                    ? ((IData)(1U) << (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_index))
                    : ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs)) 
                       & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in))));
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in 
        = ((0xfffffff8U & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                            << 3U) & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot))) 
           | ((0xfffffffcU & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                               << 2U) & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot))) 
              | (3U & ((- (IData)((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))) 
                       & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot)))));
    vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__0__KET__.ready 
        = (1U & ((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in) 
                 & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)));
    vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__1__KET__.ready 
        = (1U & (((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in) 
                  & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)) 
                 >> 1U));
    vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__2__KET__.ready 
        = (1U & (((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in) 
                  & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)) 
                 >> 2U));
    vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__3__KET__.ready 
        = (1U & (((IData)(vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_ready_in) 
                  & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)) 
                 >> 3U));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__staging_fire 
        = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__0__KET__.ready));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__ready[1U] 
        = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__0__KET__.ready;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__staging_fire 
        = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__1__KET__.ready));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__ready[1U] 
        = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__1__KET__.ready;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__staging_fire 
        = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__2__KET__.ready));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__ready[1U] 
        = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__2__KET__.ready;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__staging_fire 
        = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__3__KET__.ready));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__ready[1U] 
        = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__3__KET__.ready;
}

VL_INLINE_OPT void Vvortex_afu_shim___024root___act_comb__TOP__45(Vvortex_afu_shim___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vvortex_afu_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vvortex_afu_shim___024root___act_comb__TOP__45\n"); );
    // Body
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps;
    if (((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                  >> 0x23U)) & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__is_single_warp))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
            = ((~ ((IData)(1U) << (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn_wid))) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n));
    }
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
            >> 0x1cU))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
            = ((~ ((IData)(1U) << (3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                         >> 0xdU)))) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n));
    }
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
            >> 0x13U))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
            = ((~ ((IData)(1U) << (3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                         >> 0xdU)))) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
            = ((~ ((IData)(1U) << (3U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
                                                 >> 0x23U))))) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n));
    }
    if (((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
            >> 7U))) {
        if ((4U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
                = ((~ ((IData)(1U) << (3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                             >> 0xdU)))) 
                   & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n));
        } else if (((~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                        >> 5U)) & ((3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs) 
                                          >> (3U & 
                                              VL_SHIFTL_III(2,32,32, 
                                                            (1U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                                >> 6U)), 1U)))) 
                                   == (3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                             >> 3U))))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
                = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n) 
                   & (~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks) 
                         >> (7U & VL_SHIFTL_III(3,32,32, 
                                                (1U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                                                    >> 6U)), 2U)))));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
                = ((~ ((IData)(1U) << (3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                             >> 0xdU)))) 
                   & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n));
        }
    }
    if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__g_depth1__DOT__g_no_reset__DOT__value 
                       >> 0x22U)))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
            = ((~ ((IData)(1U) << (3U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__g_depth1__DOT__g_no_reset__DOT__value 
                                                 >> 0x20U))))) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n));
    }
    if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__decode__DOT__fetch_fire) 
         & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__decode__DOT__is_wstall)))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
            = ((~ ((IData)(1U) << (3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch_if.data[2U] 
                                         >> 3U)))) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n));
    }
    if (((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_valid) 
           & (~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                 >> 1U))) & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]) 
         & (3U >= (0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                             >> 0x11U))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
            = ((~ ((IData)(1U) << (3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                         >> 0x18U)))) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__fire_in) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n 
            = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps_n) 
               | (0xfU & ((IData)(1U) << vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__d_n
                          [0U])));
    }
}

VL_INLINE_OPT void Vvortex_afu_shim___024root___act_comb__TOP__46(Vvortex_afu_shim___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vvortex_afu_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vvortex_afu_shim___024root___act_comb__TOP__46\n"); );
    // Body
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire 
        = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__ready
           [0U]);
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
        = ((0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n)) 
           | (1U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
            = ((0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n)) 
               | (1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__inuse_regs 
                                >> (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds)))));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
                    = (0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__stg_opds))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
                = (0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds)))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
            = (1U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
        = ((0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n)) 
           | (2U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
            = ((0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n)) 
               | (2U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
                                              >> 6U)))) 
                        << 1U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
                                                >> 6U)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
                    = (0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__stg_opds 
                                                   >> 6U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
                = (0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
                                     >> 6U))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
            = (2U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
        = ((0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n)) 
           | (4U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
            = ((0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n)) 
               | (4U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
                                              >> 0xcU)))) 
                        << 2U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
                                                >> 0xcU)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
                    = (0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__stg_opds 
                                                   >> 0xcU)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
                = (0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
                                     >> 0xcU))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
            = (4U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
        = ((7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n)) 
           | (8U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
            = ((7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n)) 
               | (8U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
                                              >> 0x12U)))) 
                        << 3U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
                                                >> 0x12U)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
                    = (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__stg_opds 
                                                   >> 0x12U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
                = (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
                                     >> 0x12U))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n 
            = (8U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy_n));
    }
}

VL_INLINE_OPT void Vvortex_afu_shim___024root___act_comb__TOP__47(Vvortex_afu_shim___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vvortex_afu_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vvortex_afu_shim___024root___act_comb__TOP__47\n"); );
    // Body
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire 
        = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__ready
           [0U]);
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
        = ((0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n)) 
           | (1U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
            = ((0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n)) 
               | (1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__inuse_regs 
                                >> (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds)))));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
                    = (0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__stg_opds))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
                = (0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds)))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
            = (1U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
        = ((0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n)) 
           | (2U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
            = ((0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n)) 
               | (2U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
                                              >> 6U)))) 
                        << 1U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
                                                >> 6U)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
                    = (0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__stg_opds 
                                                   >> 6U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
                = (0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
                                     >> 6U))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
            = (2U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
        = ((0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n)) 
           | (4U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
            = ((0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n)) 
               | (4U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
                                              >> 0xcU)))) 
                        << 2U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
                                                >> 0xcU)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
                    = (0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__stg_opds 
                                                   >> 0xcU)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
                = (0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
                                     >> 0xcU))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
            = (4U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
        = ((7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n)) 
           | (8U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
            = ((7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n)) 
               | (8U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
                                              >> 0x12U)))) 
                        << 3U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
                                                >> 0x12U)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
                    = (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__stg_opds 
                                                   >> 0x12U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
                = (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
                                     >> 0x12U))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n 
            = (8U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy_n));
    }
}

VL_INLINE_OPT void Vvortex_afu_shim___024root___act_comb__TOP__48(Vvortex_afu_shim___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vvortex_afu_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vvortex_afu_shim___024root___act_comb__TOP__48\n"); );
    // Body
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire 
        = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__ready
           [0U]);
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
        = ((0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n)) 
           | (1U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
            = ((0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n)) 
               | (1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__inuse_regs 
                                >> (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds)))));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
                    = (0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__stg_opds))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
                = (0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds)))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
            = (1U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
        = ((0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n)) 
           | (2U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
            = ((0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n)) 
               | (2U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
                                              >> 6U)))) 
                        << 1U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
                                                >> 6U)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
                    = (0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__stg_opds 
                                                   >> 6U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
                = (0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
                                     >> 6U))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
            = (2U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
        = ((0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n)) 
           | (4U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
            = ((0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n)) 
               | (4U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
                                              >> 0xcU)))) 
                        << 2U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
                                                >> 0xcU)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
                    = (0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__stg_opds 
                                                   >> 0xcU)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
                = (0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
                                     >> 0xcU))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
            = (4U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
        = ((7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n)) 
           | (8U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
            = ((7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n)) 
               | (8U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
                                              >> 0x12U)))) 
                        << 3U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
                                                >> 0x12U)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
                    = (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__stg_opds 
                                                   >> 0x12U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
                = (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
                                     >> 0x12U))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n 
            = (8U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy_n));
    }
}

VL_INLINE_OPT void Vvortex_afu_shim___024root___act_comb__TOP__49(Vvortex_afu_shim___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vvortex_afu_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vvortex_afu_shim___024root___act_comb__TOP__49\n"); );
    // Body
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire 
        = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__ready
           [0U]);
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
        = ((0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n)) 
           | (1U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
            = ((0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n)) 
               | (1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__inuse_regs 
                                >> (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds)))));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
                    = (0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__stg_opds))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
                = (0xeU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds)))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
            = (1U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
        = ((0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n)) 
           | (2U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
            = ((0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n)) 
               | (2U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
                                              >> 6U)))) 
                        << 1U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
                                                >> 6U)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
                    = (0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__stg_opds 
                                                   >> 6U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
                = (0xdU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
                                     >> 6U))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
            = (2U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
        = ((0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n)) 
           | (4U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
            = ((0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n)) 
               | (4U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
                                              >> 0xcU)))) 
                        << 2U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
                                                >> 0xcU)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
                    = (0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__stg_opds 
                                                   >> 0xcU)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
                = (0xbU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
                                     >> 0xcU))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
            = (4U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
        = ((7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n)) 
           | (8U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
            = ((7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n)) 
               | (8U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__inuse_regs 
                                 >> (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
                                              >> 0x12U)))) 
                        << 3U)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__writeback_fire) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire) {
            if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                           >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
                                                >> 0x12U)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
                    = (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
            }
        } else if (((0x3fU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                              >> 2U)) == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__stg_opds 
                                                   >> 0x12U)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
                = (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
        }
    }
    if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__staging_fire) 
          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
             >> 0x18U)) & ((0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x12U)) == 
                           (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
                                     >> 0x12U))))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n 
            = (8U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy_n));
    }
}

extern const VlWide<17>/*543:0*/ Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0;
extern const VlWide<19>/*607:0*/ Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0;
extern const VlWide<20>/*639:0*/ Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0;
extern const VlWide<18>/*575:0*/ Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0;
extern const VlWide<20>/*639:0*/ Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0;
extern const VlUnpacked<CData/*1:0*/, 32> Vvortex_afu_shim__ConstPool__TABLE_h847bfe5b_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vvortex_afu_shim__ConstPool__TABLE_h292f71f0_0;
extern const VlWide<12>/*383:0*/ Vvortex_afu_shim__ConstPool__CONST_h997e551f_0;
extern const VlUnpacked<CData/*1:0*/, 128> Vvortex_afu_shim__ConstPool__TABLE_hbb11e794_0;
extern const VlUnpacked<CData/*0:0*/, 128> Vvortex_afu_shim__ConstPool__TABLE_h5f813268_0;

VL_INLINE_OPT void Vvortex_afu_shim___024root___nba_sequent__TOP__0(Vvortex_afu_shim___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vvortex_afu_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vvortex_afu_shim___024root___nba_sequent__TOP__0\n"); );
    // Init
    IData/*31:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0;
    IData/*31:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0;
    IData/*31:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0;
    IData/*31:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0;
    IData/*31:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0;
    IData/*31:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0;
    IData/*31:0*/ vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i;
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0;
    CData/*4:0*/ __Vtableidx11;
    __Vtableidx11 = 0;
    CData/*4:0*/ __Vtableidx13;
    __Vtableidx13 = 0;
    CData/*4:0*/ __Vtableidx15;
    __Vtableidx15 = 0;
    CData/*4:0*/ __Vtableidx17;
    __Vtableidx17 = 0;
    CData/*4:0*/ __Vtableidx19;
    __Vtableidx19 = 0;
    CData/*6:0*/ __Vtableidx20;
    __Vtableidx20 = 0;
    CData/*6:0*/ __Vtableidx21;
    __Vtableidx21 = 0;
    CData/*6:0*/ __Vtableidx22;
    __Vtableidx22 = 0;
    CData/*6:0*/ __Vtableidx23;
    __Vtableidx23 = 0;
    VlWide<33>/*1055:0*/ __Vtemp_11;
    VlWide<38>/*1215:0*/ __Vtemp_16;
    VlWide<38>/*1215:0*/ __Vtemp_19;
    VlWide<6>/*191:0*/ __Vtemp_38;
    VlWide<11>/*351:0*/ __Vtemp_48;
    VlWide<6>/*191:0*/ __Vtemp_49;
    VlWide<6>/*191:0*/ __Vtemp_66;
    VlWide<3>/*95:0*/ __Vtemp_80;
    VlWide<6>/*191:0*/ __Vtemp_81;
    VlWide<9>/*287:0*/ __Vtemp_91;
    VlWide<6>/*191:0*/ __Vtemp_107;
    VlWide<6>/*191:0*/ __Vtemp_120;
    VlWide<20>/*639:0*/ __Vtemp_122;
    VlWide<5>/*159:0*/ __Vtemp_133;
    VlWide<5>/*159:0*/ __Vtemp_137;
    VlWide<5>/*159:0*/ __Vtemp_141;
    VlWide<5>/*159:0*/ __Vtemp_145;
    VlWide<5>/*159:0*/ __Vtemp_150;
    VlWide<5>/*159:0*/ __Vtemp_187;
    VlWide<16>/*511:0*/ __Vtemp_191;
    VlWide<5>/*159:0*/ __Vtemp_193;
    VlWide<5>/*159:0*/ __Vtemp_195;
    VlWide<16>/*511:0*/ __Vtemp_199;
    VlWide<5>/*159:0*/ __Vtemp_201;
    VlWide<5>/*159:0*/ __Vtemp_203;
    VlWide<16>/*511:0*/ __Vtemp_207;
    VlWide<5>/*159:0*/ __Vtemp_209;
    VlWide<5>/*159:0*/ __Vtemp_211;
    VlWide<16>/*511:0*/ __Vtemp_215;
    VlWide<5>/*159:0*/ __Vtemp_217;
    // Body
    Verilated::runFlushCallbacks();
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_wr_enabled)) 
                                | (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.operands.g_gpr_rams[0].gpr_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_wr_enabled)) 
                                | (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.operands.g_gpr_rams[1].gpr_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_wr_enabled)) 
                                | (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.operands.g_gpr_rams[2].gpr_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_wr_enabled)) 
                                | (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.operands.g_gpr_rams[3].gpr_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                | (((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)) 
                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in) 
                                       >> (1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))) 
                                   & ((((IData)((2U 
                                                 == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))) 
                                        << 1U) | (1U 
                                                  & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))) 
                                      == (3U & ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.lsu_unit.g_lsus[0].lsu_slice.rsp_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in)))) 
                                | (((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in)) 
                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in) 
                                       >> (1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in))))) 
                                   & ((((IData)((2U 
                                                 == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in))) 
                                        << 1U) | (1U 
                                                  & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in))) 
                                      == (3U & ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in)))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.mem_arb.req_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__core_req_nc_valids))) 
                                | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__core_req_nc_valids)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_bypass.cache_bypass.core_req_nc_arb: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__line_write)) 
                                | ((0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                                            ? 0xffffU
                                            : (0xffffU 
                                               & (IData)(
                                                         (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x30U))))) 
                                   | (((0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                                                ? 0xffffU
                                                : (0xffffU 
                                                   & (IData)(
                                                             (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                              >> 0x20U))))) 
                                       | (0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                                                  ? 0xffffU
                                                  : 
                                                 (0xffffU 
                                                  & (IData)(
                                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                             >> 0x10U)))))) 
                                      | (0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                                                 ? 0xffffU
                                                 : 
                                                (0xffffU 
                                                 & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.cache_data.data_store.dp_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__line_write)) 
                                | ((0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                                            ? 0xffffU
                                            : (0xffffU 
                                               & (IData)(
                                                         (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x30U))))) 
                                   | (((0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                                                ? 0xffffU
                                                : (0xffffU 
                                                   & (IData)(
                                                             (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                              >> 0x20U))))) 
                                       | (0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                                                  ? 0xffffU
                                                  : 
                                                 (0xffffU 
                                                  & (IData)(
                                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                             >> 0x10U)))))) 
                                      | (0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                                                 ? 0xffffU
                                                 : 
                                                (0xffffU 
                                                 & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[1].bank.cache_data.data_store.dp_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__line_write)) 
                                | ((0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                                            ? 0xffffU
                                            : (0xffffU 
                                               & (IData)(
                                                         (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x30U))))) 
                                   | (((0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                                                ? 0xffffU
                                                : (0xffffU 
                                                   & (IData)(
                                                             (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                              >> 0x20U))))) 
                                       | (0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                                                  ? 0xffffU
                                                  : 
                                                 (0xffffU 
                                                  & (IData)(
                                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                             >> 0x10U)))))) 
                                      | (0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                                                 ? 0xffffU
                                                 : 
                                                (0xffffU 
                                                 & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[2].bank.cache_data.data_store.dp_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__line_write)) 
                                | ((0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                                            ? 0xffffU
                                            : (0xffffU 
                                               & (IData)(
                                                         (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x30U))))) 
                                   | (((0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                                                ? 0xffffU
                                                : (0xffffU 
                                                   & (IData)(
                                                             (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                              >> 0x20U))))) 
                                       | (0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                                                  ? 0xffffU
                                                  : 
                                                 (0xffffU 
                                                  & (IData)(
                                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                             >> 0x10U)))))) 
                                      | (0U != ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                                                 ? 0xffffU
                                                 : 
                                                (0xffffU 
                                                 & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[3].bank.cache_data.data_store.dp_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                | (((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__rsp_arb__valid_in)) 
                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__rsp_arb__valid_in) 
                                       >> (1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__rsp_arb__valid_in))))) 
                                   & ((((IData)((2U 
                                                 == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__rsp_arb__valid_in))) 
                                        << 1U) | (1U 
                                                  & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__rsp_arb__valid_in))) 
                                      == (3U & ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__rsp_arb__valid_in)))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.g_lmem_switches[0].lmem_switch.rsp_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((2U >= 
                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                             [0U]) ? 
                                            ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                             >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                             [0U]) : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT____Vxrand_h8df6f50b__0))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (7U & ((IData)(1U) 
                                                << 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.operands.req_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[0].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((2U >= 
                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                             [0U]) ? 
                                            ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                             >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                             [0U]) : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT____Vxrand_h8df6f50b__0))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (7U & ((IData)(1U) 
                                                << 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.operands.req_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[1].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((2U >= 
                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                             [0U]) ? 
                                            ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                             >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                             [0U]) : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT____Vxrand_h8df6f50b__0))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (7U & ((IData)(1U) 
                                                << 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.operands.req_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[2].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((2U >= 
                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                             [0U]) ? 
                                            ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                             >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                             [0U]) : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT____Vxrand_h8df6f50b__0))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (7U & ((IData)(1U) 
                                                << 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.operands.req_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[3].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.cci_rd_req_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.cout_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_valid_out)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_valid_out) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & (((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs)) 
                                       & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_valid_out)) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.g_lmem_adapters[0].lmem_adapter.stream_pack.g_pack.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.cout_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__incr) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.avs_adapter.g_rd_req_queues[0].rd_req_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__incr)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.avs_adapter.g_rd_req_queues[0].rd_req_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__incr) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.avs_adapter.g_rd_req_queues[1].rd_req_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__incr)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.avs_adapter.g_rd_req_queues[1].rd_req_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.icache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.mem_req_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (vlSelf->avs_readdatavalid
                                    [0U] & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.avs_adapter.g_rd_rsp_queues[0].rd_rsp_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (vlSelf->avs_readdatavalid
                                    [1U] & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.avs_adapter.g_rd_rsp_queues[1].rd_rsp_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (1U & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                  | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U]) 
                                                 >> 0x10U)))) 
                                | ((((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                      | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U]) 
                                     >> 0x10U) & ((
                                                   (2U 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                       >> 0xfU)) 
                                                   | (1U 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                         >> 0x10U))) 
                                                  >> 
                                                  (1U 
                                                   & (~ 
                                                      (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                       >> 0x10U))))) 
                                   & (((2U & (((~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U)) 
                                               << 1U) 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                 >> 0xfU))) 
                                       | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                >> 0x10U))) 
                                      == (3U & ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (~ 
                                                    (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                     >> 0x10U)))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.alu_unit.g_alus[0].muldiv_unit.rsp_buf.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_valid)))) 
                                | (((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot)) 
                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_valid) 
                                       >> (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                 >> 1U)))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (3U & ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                    >> 1U))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.alu_unit.g_alus[0].pe_switch.rsp_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((0x186a0U <= vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__timeout_ctr))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_scoreboard.sv:223: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.scoreboard.g_scoreboard[0]: %t: *** cluster0-socket0-core0-issue0-scoreboard timeout: wid=0, PC=0x%0x, tmask=%b, cycles=%0#, inuse=%b (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xfffffffeU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                 << 0x1dU) 
                                                | (0x1ffffffeU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      >> 3U)))),
                             4,(0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                        >> 3U)),32,
                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__timeout_ctr,
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__operands_busy),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                      >> 7U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_scoreboard.sv", 223, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((0x186a0U <= vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__timeout_ctr))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_scoreboard.sv:223: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.scoreboard.g_scoreboard[1]: %t: *** cluster0-socket0-core0-issue0-scoreboard timeout: wid=1, PC=0x%0x, tmask=%b, cycles=%0#, inuse=%b (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xfffffffeU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                 << 0x1dU) 
                                                | (0x1ffffffeU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      >> 3U)))),
                             4,(0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                        >> 3U)),32,
                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__timeout_ctr,
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__operands_busy),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                      >> 7U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_scoreboard.sv", 223, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((0x186a0U <= vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__timeout_ctr))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_scoreboard.sv:223: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.scoreboard.g_scoreboard[2]: %t: *** cluster0-socket0-core0-issue0-scoreboard timeout: wid=2, PC=0x%0x, tmask=%b, cycles=%0#, inuse=%b (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xfffffffeU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                 << 0x1dU) 
                                                | (0x1ffffffeU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      >> 3U)))),
                             4,(0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                        >> 3U)),32,
                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__timeout_ctr,
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__operands_busy),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                      >> 7U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_scoreboard.sv", 223, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((0x186a0U <= vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__timeout_ctr))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_scoreboard.sv:223: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.scoreboard.g_scoreboard[3]: %t: *** cluster0-socket0-core0-issue0-scoreboard timeout: wid=3, PC=0x%0x, tmask=%b, cycles=%0#, inuse=%b (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xfffffffeU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                 << 0x1dU) 
                                                | (0x1ffffffeU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      >> 3U)))),
                             4,(0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                        >> 3U)),32,
                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__timeout_ctr,
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__operands_busy),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                      >> 7U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_scoreboard.sv", 223, "");
            }
        }
    }
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.req_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[0].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.req_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[1].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.req_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[2].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.req_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[3].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.icache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.mem_req_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.mem_req_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[1].bank.mem_req_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[2].bank.mem_req_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[3].bank.mem_req_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_mem_req_valid)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__v
                                    [2U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_mem_req_valid) 
                                            >> (3U 
                                                & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr
                                                [1U]))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  (3U 
                                                   & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr
                                                   [1U])))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.mem_req_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.rsp_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[0].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.rsp_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[1].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.rsp_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[2].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.rsp_xbar.g_multiple_inputs.g_multiple_outputs.g_xbar_arbs[3].xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set__v1 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set__v1 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set__v1 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set__v1 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_core_rsp_valid)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__v
                                    [2U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_core_rsp_valid) 
                                            >> (3U 
                                                & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr
                                                [1U]))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  (3U 
                                                   & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr
                                                   [1U])))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.rsp_xbar.g_multiple_inputs.g_one_output.xbar_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in) 
                                            >> vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                            [0U])) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n
                                                  [0U]))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.commit.g_commit_arbs[0].commit_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb_valid_in)))) 
                                | (((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot)) 
                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb_valid_in) 
                                       >> (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                 >> 1U)))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (3U & ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                    >> 1U))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.avs_adapter.rsp_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.ibuffer.g_instr_bufs[0].instr_buf.g_ebN.fifo_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.ibuffer.g_instr_bufs[1].instr_buf.g_ebN.fifo_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.ibuffer.g_instr_bufs[2].instr_buf.g_ebN.fifo_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.ibuffer.g_instr_bufs[3].instr_buf.g_ebN.fifo_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.ibuffer.g_instr_bufs[0].instr_buf.g_ebN.fifo_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.ibuffer.g_instr_bufs[1].instr_buf.g_ebN.fifo_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.ibuffer.g_instr_bufs[2].instr_buf.g_ebN.fifo_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__push) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__full_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:165: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.ibuffer.g_instr_bufs[3].instr_buf.g_ebN.fifo_queue: %t: runtime error: incrementing full queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 165, "");
            }
        }
    }
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__full_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__full_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__empty_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__empty_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__full_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__full_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__empty_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__empty_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__full_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__full_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__empty_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__empty_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__full_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__full_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__empty_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__empty_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__full_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__full_r;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((0x186a0U <= vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_ctr))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_schedule.sv:416: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule: %t: *** cluster0-socket0-core0-schedule timeout: stalled_warps=%b\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_schedule.sv", 416, "");
            }
        }
    }
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_rd_enable) 
                                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_valid))) 
                                | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:290: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** invalid CSR read address: 0x%0x (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             12,(0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                      >> 0x1aU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 290, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.mem_req_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[1].bank.mem_req_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[2].bank.mem_req_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[3].bank.mem_req_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_valid)) 
                                | (0U != (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x14U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_mem_scheduler.sv:99: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.lsu_unit.g_lsus[0].lsu_slice.mem_scheduler: %t: invalid request mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_mem_scheduler.sv", 99, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_valid)))) 
                                | (((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot)) 
                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_valid) 
                                       >> (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                 >> 1U)))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (3U & ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                                    >> 1U))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.pe_switch.rsp_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__mem_arb__DOT__req_valid_in)))) 
                                | (((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__mem_arb__DOT__req_valid_in)) 
                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__mem_arb__DOT__req_valid_in) 
                                       >> (1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__mem_arb__DOT__req_valid_in))))) 
                                   & ((((IData)((2U 
                                                 == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__mem_arb__DOT__req_valid_in))) 
                                        << 1U) | (1U 
                                                  & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__mem_arb__DOT__req_valid_in))) 
                                      == (3U & ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__mem_arb__DOT__req_valid_in)))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.mem_arb.req_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
                                | (0U != (0x7fffffffU 
                                          & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fetch.sv:95: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch: %t: *** cluster0-socket0-core0-fetch invalid PC=0x%0x, wid=%0#, tmask=%b (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data) 
                                 << 1U),2,(3U & (IData)(
                                                        (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                         >> 0x23U))),
                             4,(0xfU & (IData)((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                >> 0x1fU))),
                             1,(1U & (IData)((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                              >> 0x25U))));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_fetch.sv", 95, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr) 
                                    & (~ vlSelf->avs_readdatavalid
                                       [0U]))) | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.avs_adapter.g_rd_rsp_queues[0].rd_rsp_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr) 
                                    & (~ vlSelf->avs_readdatavalid
                                       [1U]))) | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.avs_adapter.g_rd_rsp_queues[1].rd_rsp_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
                                | (0U != (0xfU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                                  >> 0x16U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_mem_coalescer.sv:79: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.g_enabled.g_coalescers[0].mem_coalescer: %t: invalid request mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_mem_coalescer.sv", 79, "");
            }
        }
    }
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____Vcellinp__g_data_store__BRA__0__KET____DOT__data_store__write)) 
                                | (0U != (0xfU & (IData)(
                                                         (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                          >> 0x22U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.g_data_store[0].data_store.dp_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____Vcellinp__g_data_store__BRA__1__KET____DOT__data_store__write)) 
                                | (0U != (0xfU & (IData)(
                                                         (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                          >> 0x22U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.g_data_store[1].data_store.dp_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____Vcellinp__g_data_store__BRA__2__KET____DOT__data_store__write)) 
                                | (0U != (0xfU & (IData)(
                                                         (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                          >> 0x22U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.g_data_store[2].data_store.dp_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____Vcellinp__g_data_store__BRA__3__KET____DOT__data_store__write)) 
                                | (0U != (0xfU & (IData)(
                                                         (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                          >> 0x22U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:61: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.mem_unit.local_mem.g_data_store[3].data_store.dp_ram: %t: invalid write enable mask\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 61, "");
            }
        }
    }
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__writeback_fire)) 
                                | (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__inuse_regs 
                                           >> (0x3fU 
                                               & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                  >> 2U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_scoreboard.sv:227: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.scoreboard.g_scoreboard[0]: %t: *** cluster0-socket0-core0-issue0-scoreboard invalid writeback register: wid=0, PC=0x%0x, tmask=%b, rd=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xfffffffeU & ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                 << 0x19U) 
                                                | (0x1fffffeU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                      >> 7U)))),
                             4,(0xfU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                        >> 7U)),6,(0x3fU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                      >> 2U)),
                             1,(1U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                      >> 0xdU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_scoreboard.sv", 227, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__writeback_fire)) 
                                | (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__inuse_regs 
                                           >> (0x3fU 
                                               & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                  >> 2U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_scoreboard.sv:227: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.scoreboard.g_scoreboard[1]: %t: *** cluster0-socket0-core0-issue0-scoreboard invalid writeback register: wid=1, PC=0x%0x, tmask=%b, rd=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xfffffffeU & ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                 << 0x19U) 
                                                | (0x1fffffeU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                      >> 7U)))),
                             4,(0xfU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                        >> 7U)),6,(0x3fU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                      >> 2U)),
                             1,(1U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                      >> 0xdU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_scoreboard.sv", 227, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__writeback_fire)) 
                                | (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__inuse_regs 
                                           >> (0x3fU 
                                               & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                  >> 2U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_scoreboard.sv:227: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.scoreboard.g_scoreboard[2]: %t: *** cluster0-socket0-core0-issue0-scoreboard invalid writeback register: wid=2, PC=0x%0x, tmask=%b, rd=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xfffffffeU & ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                 << 0x19U) 
                                                | (0x1fffffeU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                      >> 7U)))),
                             4,(0xfU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                        >> 7U)),6,(0x3fU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                      >> 2U)),
                             1,(1U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                      >> 0xdU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_scoreboard.sv", 227, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__writeback_fire)) 
                                | (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__inuse_regs 
                                           >> (0x3fU 
                                               & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                  >> 2U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_scoreboard.sv:227: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.scoreboard.g_scoreboard[3]: %t: *** cluster0-socket0-core0-issue0-scoreboard invalid writeback register: wid=3, PC=0x%0x, tmask=%b, rd=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xfffffffeU & ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                 << 0x19U) 
                                                | (0x1fffffeU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                      >> 7U)))),
                             4,(0xfU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                        >> 7U)),6,(0x3fU 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                                                      >> 2U)),
                             1,(1U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                      >> 0xdU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_scoreboard.sv", 227, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_pop) 
                                    & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_push)))) 
                                | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_fifo_queue.sv:166: Assertion failed in %Nvortex_afu_shim.afu.cci_rd_req_queue: %t: runtime error: decrementing empty queue\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_fifo_queue.sv", 166, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                                    [0U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in) 
                                            >> (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_index))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_index)))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.issue.g_issue_slices[0].issue_slice.scoreboard.out_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out)))) 
                                | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__v
                                    [2U] & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out) 
                                            >> (3U 
                                                & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr
                                                [1U]))) 
                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot) 
                                      == (0xfU & ((IData)(1U) 
                                                  << 
                                                  (3U 
                                                   & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr
                                                   [1U])))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.fpu_unit.g_fpus[0].fpu_dpi.rsp_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r))) 
                                | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.l3cache.g_bypass.cache_bypass.core_req_nc_arb: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r))) 
                                | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.l2cache.g_bypass.cache_bypass.core_req_nc_arb: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__timeout_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__timeout_ctr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__timeout_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__timeout_ctr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__timeout_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__timeout_ctr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__timeout_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__timeout_ctr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_ctr;
    if ((1U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_valid))) {
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((0x989680ULL <= ((QData)(VL_TIME_UNITED_Q(1)) 
                                 - (((QData)((IData)(
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                                     [0U][1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                                                 [0U][0U])))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_mem_scheduler.sv:557: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.lsu_unit.g_lsus[0].lsu_slice.mem_scheduler.unnamedblk1: %t: *** cluster0-socket0-core0-execute-lsu0-memsched response timeout: tag=0x%0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,55,(0x7fffffffffffffULL 
                                         & (((QData)((IData)(
                                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                                             [0U][3U])) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                                              [0U][2U])))),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                          [0U][3U] 
                                          >> 0x17U)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_mem_scheduler.sv", 557, "");
                }
            }
        }
    }
    if ((2U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_valid))) {
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((0x989680ULL <= ((QData)(VL_TIME_UNITED_Q(1)) 
                                 - (((QData)((IData)(
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                                     [1U][1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                                                 [1U][0U])))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_mem_scheduler.sv:557: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.lsu_unit.g_lsus[0].lsu_slice.mem_scheduler.unnamedblk1: %t: *** cluster0-socket0-core0-execute-lsu0-memsched response timeout: tag=0x%0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,55,(0x7fffffffffffffULL 
                                         & (((QData)((IData)(
                                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                                             [1U][3U])) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                                              [1U][2U])))),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time
                                          [1U][3U] 
                                          >> 0x17U)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_mem_scheduler.sv", 557, "");
                }
            }
        }
    }
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((1U != (~ (1U & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U]) 
                                                 >> 6U)))) 
                                | ((((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                      | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U]) 
                                     >> 6U) & (((2U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                    >> 5U)) 
                                                | (1U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                      >> 6U))) 
                                               >> (1U 
                                                   & (~ 
                                                      (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                       >> 6U))))) 
                                   & (((2U & (((~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                   >> 6U)) 
                                               << 1U) 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                 >> 5U))) 
                                       | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                >> 6U))) 
                                      == (3U & ((IData)(1U) 
                                                << 
                                                (1U 
                                                 & (~ 
                                                    (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                     >> 6U)))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_generic_arbiter.sv:93: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.fpu_unit.g_fpus[0].fpu_dpi.div_sqrt_arb.g_more_inputs.g_one_output.arbiter: %t: invalid arbiter grant!\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_generic_arbiter.sv", 93, "");
            }
        }
    }
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_ctr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_addr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_addr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_wr_req_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_ctr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_wr_req_addr_base 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_wr_req_addr_base;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_rsp_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_rsp_ctr;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_addr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_addr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_wr_req_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_wr_req_ctr;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                                      & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__per_block_execute_if__BRA__0__KET__.ready))) 
                                  | (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                        >> 0x14U))) 
                                 | (3U == (3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                 >> 0x13U)))) 
                                | (0U == VL_MODDIV_III(32, 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U], 
                                                       ((IData)(1U) 
                                                        << 
                                                        (3U 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                            >> 0x11U)))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_lsu_slice.sv:190: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.lsu_unit.g_lsus[0].lsu_slice.g_missalign[0]: %t: misaligned memory access, wid=%0#, PC=0x%0x, addr=0x%0x, wsize=%0#! (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             2,(3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                      >> 0x18U)),32,
                             (0xfffffffeU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                              << 0xcU) 
                                             | (0xffeU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                   >> 0x14U)))),
                             32,vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U],
                             2,(3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                      >> 0x11U)),1,
                             (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                    >> 0x1aU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_lsu_slice.sv", 190, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                                      & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__per_block_execute_if__BRA__0__KET__.ready))) 
                                  | (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                        >> 0x15U))) 
                                 | (3U == (3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                 >> 0x13U)))) 
                                | (0U == VL_MODDIV_III(32, 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U], 
                                                       ((IData)(1U) 
                                                        << 
                                                        (3U 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                            >> 0x11U)))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_lsu_slice.sv:190: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.lsu_unit.g_lsus[0].lsu_slice.g_missalign[1]: %t: misaligned memory access, wid=%0#, PC=0x%0x, addr=0x%0x, wsize=%0#! (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             2,(3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                      >> 0x18U)),32,
                             (0xfffffffeU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                              << 0xcU) 
                                             | (0xffeU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                   >> 0x14U)))),
                             32,vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U],
                             2,(3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                      >> 0x11U)),1,
                             (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                    >> 0x1aU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_lsu_slice.sv", 190, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                                      & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__per_block_execute_if__BRA__0__KET__.ready))) 
                                  | (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                        >> 0x16U))) 
                                 | (3U == (3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                 >> 0x13U)))) 
                                | (0U == VL_MODDIV_III(32, 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U], 
                                                       ((IData)(1U) 
                                                        << 
                                                        (3U 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                            >> 0x11U)))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_lsu_slice.sv:190: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.lsu_unit.g_lsus[0].lsu_slice.g_missalign[2]: %t: misaligned memory access, wid=%0#, PC=0x%0x, addr=0x%0x, wsize=%0#! (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             2,(3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                      >> 0x18U)),32,
                             (0xfffffffeU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                              << 0xcU) 
                                             | (0xffeU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                   >> 0x14U)))),
                             32,vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U],
                             2,(3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                      >> 0x11U)),1,
                             (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                    >> 0x1aU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_lsu_slice.sv", 190, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                                      & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__per_block_execute_if__BRA__0__KET__.ready))) 
                                  | (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                        >> 0x17U))) 
                                 | (3U == (3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                 >> 0x13U)))) 
                                | (0U == VL_MODDIV_III(32, 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U], 
                                                       ((IData)(1U) 
                                                        << 
                                                        (3U 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                            >> 0x11U)))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_lsu_slice.sv:190: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.lsu_unit.g_lsus[0].lsu_slice.g_missalign[3]: %t: misaligned memory access, wid=%0#, PC=0x%0x, addr=0x%0x, wsize=%0#! (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             2,(3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                      >> 0x18U)),32,
                             (0xfffffffeU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                              << 0xcU) 
                                             | (0xffeU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                   >> 0x14U)))),
                             32,vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U],
                             2,(3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                      >> 0x11U)),1,
                             (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                    >> 0x1aU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_lsu_slice.sv", 190, "");
            }
        }
    }
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_ctr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__counter_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__counter_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__counter_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[1U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[1U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[2U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[2U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[3U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[3U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[4U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[4U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[6U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[6U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[7U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[7U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[8U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[8U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[9U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[9U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xaU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xaU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xbU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xbU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xcU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xcU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xdU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xdU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xeU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xeU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xfU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0xfU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x10U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x10U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x11U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x11U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x12U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x12U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x13U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x13U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x14U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x14U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x15U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x15U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x16U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0x16U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[1U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[1U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[2U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[2U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[3U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[3U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[4U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[4U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[6U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[6U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[7U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[7U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[8U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[8U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[9U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[9U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xaU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xaU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xbU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xbU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xcU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xcU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xdU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xdU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xeU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xeU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xfU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0xfU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x10U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x10U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x11U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x11U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x12U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x12U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x13U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x13U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x14U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x14U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x15U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x15U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x16U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0x16U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__tag_store__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    IData/*31:0*/ __Vilp1;
    __Vilp1 = 0U;
    while ((__Vilp1 <= 0x2aU)) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[__Vilp1] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[__Vilp1];
        __Vilp1 = ((IData)(1U) + __Vilp1);
    }
    IData/*31:0*/ __Vilp2;
    __Vilp2 = 0U;
    while ((__Vilp2 <= 0x3fU)) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[__Vilp2] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[__Vilp2];
        __Vilp2 = ((IData)(1U) + __Vilp2);
    }
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[5U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[5U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[6U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[6U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[7U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[7U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[8U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[8U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[9U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[9U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xaU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xaU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xbU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xbU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xcU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xcU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xdU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xdU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xeU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xeU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xfU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xfU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x10U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x10U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x11U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x11U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x12U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x12U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x13U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x13U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x14U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x14U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x15U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x15U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[5U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[5U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[6U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[6U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[7U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[7U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[8U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[8U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[9U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[9U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xaU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xaU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xbU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xbU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xcU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xcU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xdU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xdU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xeU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xeU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xfU] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0xfU];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x10U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0x10U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[5U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[5U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[6U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[6U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[7U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[7U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[8U] 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[8U];
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_busy_wait 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_busy_wait;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_reset_ctr 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_reset_ctr;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_reset 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_reset;
    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__state;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_rsp_fire)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U]))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:227: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.icache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.cache_mshr: %t: *** cluster0-socket0-icache0-bank0-mshr invalid fill: addr=0x%0x, id=%0#\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                 [(0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U])] 
                                 << 6U),4,(0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U]));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 227, "");
            }
        }
    }
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_rsp_fire)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                               >> 2U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:227: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank0-mshr invalid fill: addr=0x%0x, id=%0#\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                 [(0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                           >> 2U))] 
                                 << 8U),4,(0xfU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                                   >> 2U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 227, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_rsp_fire)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                               >> 2U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:227: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[1].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank1-mshr invalid fill: addr=0x%0x, id=%0#\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0x40U | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                          [(0xfU & 
                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                             >> 2U))] 
                                          << 8U)),4,
                             (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                      >> 2U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 227, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_rsp_fire)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                               >> 2U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:227: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[2].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank2-mshr invalid fill: addr=0x%0x, id=%0#\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0x80U | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                          [(0xfU & 
                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                             >> 2U))] 
                                          << 8U)),4,
                             (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                      >> 2U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 227, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_rsp_fire)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                               >> 2U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:227: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[3].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank3-mshr invalid fill: addr=0x%0x, id=%0#\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xc0U | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                          [(0xfU & 
                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                             >> 2U))] 
                                          << 8U)),4,
                             (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
                                      >> 2U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 227, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                       >> 0x16U))) 
                                | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                   >> 2U)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_bank.sv:421: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.icache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank: %t: missed mshr replay\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_bank.sv", 421, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                       >> 0x1eU))) 
                                | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                   >> 2U)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_bank.sv:421: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank: %t: missed mshr replay\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_bank.sv", 421, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                       >> 0x1eU))) 
                                | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                   >> 2U)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_bank.sv:421: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[1].bank: %t: missed mshr replay\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_bank.sv", 421, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                       >> 0x1eU))) 
                                | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                   >> 2U)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_bank.sv:421: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[2].bank: %t: missed mshr replay\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_bank.sv", 421, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                       >> 0x1eU))) 
                                | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                   >> 2U)))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_bank.sv:421: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[3].bank: %t: missed mshr replay\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_bank.sv", 421, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_fire)) 
                                | (~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                      >> (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:221: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.icache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.cache_mshr: %t: *** cluster0-socket0-icache0-bank0-mshr inuse allocation: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xffffffc0U & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 << 0x15U) 
                                                | (0x1fffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                      >> 0xbU)))),
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 6U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 221, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_fire)) 
                                | (~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                      >> (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:221: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank0-mshr inuse allocation: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xffffff00U & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 << 0xdU) 
                                                | (0x1f00U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                      >> 0x13U)))),
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 6U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 221, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_fire)) 
                                | (~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                      >> (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:221: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[1].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank1-mshr inuse allocation: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0x40U | (0xffffff00U 
                                          & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                              << 0xdU) 
                                             | (0x1f00U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                   >> 0x13U))))),
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 6U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 221, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_fire)) 
                                | (~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                      >> (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:221: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[2].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank2-mshr inuse allocation: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0x80U | (0xffffff00U 
                                          & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                              << 0xdU) 
                                             | (0x1f00U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                   >> 0x13U))))),
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 6U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 221, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_fire)) 
                                | (~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                      >> (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:221: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[3].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank3-mshr inuse allocation: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xc0U | (0xffffff00U 
                                          & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                              << 0xdU) 
                                             | (0x1f00U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                   >> 0x13U))))),
                             4,(IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 6U)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 221, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_finalize_st1)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                               >> 7U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:224: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.icache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.cache_mshr: %t: *** cluster0-socket0-icache0-bank0-mshr invalid release: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                 [(0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                           >> 7U))] 
                                 << 6U),4,(0xfU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 7U)),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 0xdU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 224, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_finalize_st1)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                               >> 7U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:224: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank0-mshr invalid release: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                 [(0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                           >> 7U))] 
                                 << 8U),4,(0xfU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 7U)),
                             1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 0xdU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 224, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_finalize_st1)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                               >> 7U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:224: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[1].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank1-mshr invalid release: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0x40U | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                          [(0xfU & 
                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                             >> 7U))] 
                                          << 8U)),4,
                             (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 7U)),1,(1U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                    >> 0xdU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 224, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_finalize_st1)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                               >> 7U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:224: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[2].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank2-mshr invalid release: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0x80U | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                          [(0xfU & 
                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                             >> 7U))] 
                                          << 8U)),4,
                             (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 7U)),1,(1U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                    >> 0xdU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 224, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_finalize_st1)) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                   >> (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                               >> 7U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_cache_mshr.sv:224: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[3].bank.cache_mshr: %t: *** cluster0-socket0-dcache0-bank3-mshr invalid release: addr=0x%0x, id=%0# (#%0#)\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12,
                             32,(0xc0U | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                          [(0xfU & 
                                            (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                             >> 7U))] 
                                          << 8U)),4,
                             (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                      >> 7U)),1,(1U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                    >> 0xdU)));
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/cache/VX_cache_mshr.sv", 224, "");
            }
        }
    }
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0 = 0U;
    vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_stall)) 
                                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1))) 
                                | (0U == ((((((((((
                                                   (((((((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0xffU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                                  >> 0x17U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0xffU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                              >> 0x17U))][0U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0xffU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                             >> 0x17U))][0U]) 
                                                        | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                                == 
                                                                (0xffU 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                                    >> 0x17U))))
                                                             ? 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U]
                                                             : 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0xffU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                                >> 0x17U))][1U]) 
                                                           ^ 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0xffU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                               >> 0x17U))][1U])) 
                                                       | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                            & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                               == 
                                                               (0xffU 
                                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                                   >> 0x17U))))
                                                            ? 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U]
                                                            : 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0xffU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                               >> 0x17U))][2U]) 
                                                          ^ 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0xffU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                              >> 0x17U))][2U])) 
                                                      | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0xffU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                                  >> 0x17U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0xffU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                              >> 0x17U))][3U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0xffU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                             >> 0x17U))][3U])) 
                                                     | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                          & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                             == 
                                                             (0xffU 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                                 >> 0x17U))))
                                                          ? 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U]
                                                          : 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0xffU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                             >> 0x17U))][4U]) 
                                                        ^ 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0xffU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                            >> 0x17U))][4U])) 
                                                    | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                         & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                            == 
                                                            (0xffU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                                >> 0x17U))))
                                                         ? 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U]
                                                         : 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0xffU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                            >> 0x17U))][5U]) 
                                                       ^ 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0xffU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                           >> 0x17U))][5U])) 
                                                   | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                           == 
                                                           (0xffU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                               >> 0x17U))))
                                                        ? 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U]
                                                        : 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0xffU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                           >> 0x17U))][6U]) 
                                                      ^ 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0xffU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x17U))][6U])) 
                                                  | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                       & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                          == 
                                                          (0xffU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                              >> 0x17U))))
                                                       ? 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U]
                                                       : 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0xffU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x17U))][7U]) 
                                                     ^ 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0xffU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x17U))][7U])) 
                                                 | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                      & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                         == 
                                                         (0xffU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                             >> 0x17U))))
                                                      ? 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U]
                                                      : 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0xffU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x17U))][8U]) 
                                                    ^ 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0xffU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                        >> 0x17U))][8U])) 
                                                | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                     & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                        == 
                                                        (0xffU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                            >> 0x17U))))
                                                     ? 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U]
                                                     : 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0xffU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                        >> 0x17U))][9U]) 
                                                   ^ 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0xffU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                       >> 0x17U))][9U])) 
                                               | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                       == 
                                                       (0xffU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                           >> 0x17U))))
                                                    ? 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU]
                                                    : 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0xffU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                       >> 0x17U))][0xaU]) 
                                                  ^ 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0xffU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                      >> 0x17U))][0xaU])) 
                                              | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                      == 
                                                      (0xffU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x17U))))
                                                   ? 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU]
                                                   : 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0xffU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                      >> 0x17U))][0xbU]) 
                                                 ^ 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0xffU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                      >> 0x17U))][0xbU])) 
                                             | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                  & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                     == 
                                                     (0xffU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x17U))))
                                                  ? 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU]
                                                  : 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0xffU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                      >> 0x17U))][0xcU]) 
                                                ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0xffU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                     >> 0x17U))][0xcU])) 
                                            | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                    == 
                                                    (0xffU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                        >> 0x17U))))
                                                 ? 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU]
                                                 : 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0xffU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                     >> 0x17U))][0xdU]) 
                                               ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0xffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                    >> 0x17U))][0xdU])) 
                                           | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                   == 
                                                   (0xffU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                       >> 0x17U))))
                                                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU]
                                                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0xffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                    >> 0x17U))][0xeU]) 
                                              ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0xffU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                   >> 0x17U))][0xeU])) 
                                          | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                               & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                  == 
                                                  (0xffU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                      >> 0x17U))))
                                               ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU]
                                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0xffU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                   >> 0x17U))][0xfU]) 
                                             ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0xffU 
                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                  >> 0x17U))][0xfU])))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:340: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.icache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.cache_data.data_store.dp_ram.g_no_out_reg.g_rdata_no_bypass.g_rw_assert: %t: read after write hazard\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 340, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_stall)) 
                                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1))) 
                                | (0U == ((((((((((
                                                   (((((((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0x3fU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                  >> 1U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][0U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][0U]) 
                                                        | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                                == 
                                                                (0x3fU 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                    >> 1U))))
                                                             ? 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U]
                                                             : 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][1U]) 
                                                           ^ 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))][1U])) 
                                                       | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                            & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                               == 
                                                               (0x3fU 
                                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                   >> 1U))))
                                                            ? 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U]
                                                            : 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))][2U]) 
                                                          ^ 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][2U])) 
                                                      | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0x3fU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                  >> 1U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][3U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][3U])) 
                                                     | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                          & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                             == 
                                                             (0x3fU 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                 >> 1U))))
                                                          ? 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U]
                                                          : 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]) 
                                                        ^ 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][4U])) 
                                                    | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                         & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                            == 
                                                            (0x3fU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))))
                                                         ? 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U]
                                                         : 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][5U]) 
                                                       ^ 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][5U])) 
                                                   | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                           == 
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))))
                                                        ? 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U]
                                                        : 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][6U]) 
                                                      ^ 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][6U])) 
                                                  | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                       & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                          == 
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))))
                                                       ? 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U]
                                                       : 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][7U]) 
                                                     ^ 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))][7U])) 
                                                 | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                      & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                         == 
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))))
                                                      ? 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U]
                                                      : 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))][8U]) 
                                                    ^ 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][8U])) 
                                                | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                     & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))))
                                                     ? 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U]
                                                     : 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][9U]) 
                                                   ^ 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][9U])) 
                                               | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))))
                                                    ? 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU]
                                                    : 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][0xaU]) 
                                                  ^ 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xaU])) 
                                              | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))))
                                                   ? 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU]
                                                   : 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xbU]) 
                                                 ^ 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xbU])) 
                                             | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                  & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))))
                                                  ? 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU]
                                                  : 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xcU]) 
                                                ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][0xcU])) 
                                            | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))))
                                                 ? 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU]
                                                 : 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][0xdU]) 
                                               ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU])) 
                                           | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))))
                                                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU]
                                                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU]) 
                                              ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU])) 
                                          | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                               & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                  == 
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))))
                                               ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU]
                                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU]) 
                                             ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU])))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:340: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[0].bank.cache_data.data_store.dp_ram.g_no_out_reg.g_rdata_no_bypass.g_rw_assert: %t: read after write hazard\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 340, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_stall)) 
                                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_cache_rd_st1))) 
                                | (0U == ((((((((((
                                                   (((((((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0x3fU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                  >> 1U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][0U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][0U]) 
                                                        | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                                == 
                                                                (0x3fU 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                    >> 1U))))
                                                             ? 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U]
                                                             : 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][1U]) 
                                                           ^ 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))][1U])) 
                                                       | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                            & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                               == 
                                                               (0x3fU 
                                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                   >> 1U))))
                                                            ? 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U]
                                                            : 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))][2U]) 
                                                          ^ 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][2U])) 
                                                      | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0x3fU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                  >> 1U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][3U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][3U])) 
                                                     | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                          & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                             == 
                                                             (0x3fU 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                 >> 1U))))
                                                          ? 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U]
                                                          : 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]) 
                                                        ^ 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][4U])) 
                                                    | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                         & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                            == 
                                                            (0x3fU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))))
                                                         ? 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U]
                                                         : 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][5U]) 
                                                       ^ 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][5U])) 
                                                   | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                           == 
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))))
                                                        ? 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U]
                                                        : 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][6U]) 
                                                      ^ 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][6U])) 
                                                  | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                       & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                          == 
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))))
                                                       ? 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U]
                                                       : 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][7U]) 
                                                     ^ 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))][7U])) 
                                                 | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                      & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                         == 
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))))
                                                      ? 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U]
                                                      : 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))][8U]) 
                                                    ^ 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][8U])) 
                                                | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                     & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))))
                                                     ? 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U]
                                                     : 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][9U]) 
                                                   ^ 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][9U])) 
                                               | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))))
                                                    ? 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU]
                                                    : 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][0xaU]) 
                                                  ^ 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xaU])) 
                                              | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))))
                                                   ? 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU]
                                                   : 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xbU]) 
                                                 ^ 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xbU])) 
                                             | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                  & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))))
                                                  ? 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU]
                                                  : 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xcU]) 
                                                ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][0xcU])) 
                                            | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))))
                                                 ? 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU]
                                                 : 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][0xdU]) 
                                               ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU])) 
                                           | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))))
                                                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU]
                                                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU]) 
                                              ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU])) 
                                          | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                               & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                  == 
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))))
                                               ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU]
                                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU]) 
                                             ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU])))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:340: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[1].bank.cache_data.data_store.dp_ram.g_no_out_reg.g_rdata_no_bypass.g_rw_assert: %t: read after write hazard\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 340, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_stall)) 
                                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_cache_rd_st1))) 
                                | (0U == ((((((((((
                                                   (((((((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0x3fU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                  >> 1U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][0U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][0U]) 
                                                        | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                                == 
                                                                (0x3fU 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                    >> 1U))))
                                                             ? 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U]
                                                             : 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][1U]) 
                                                           ^ 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))][1U])) 
                                                       | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                            & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                               == 
                                                               (0x3fU 
                                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                   >> 1U))))
                                                            ? 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U]
                                                            : 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))][2U]) 
                                                          ^ 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][2U])) 
                                                      | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0x3fU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                  >> 1U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][3U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][3U])) 
                                                     | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                          & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                             == 
                                                             (0x3fU 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                 >> 1U))))
                                                          ? 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U]
                                                          : 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]) 
                                                        ^ 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][4U])) 
                                                    | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                         & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                            == 
                                                            (0x3fU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))))
                                                         ? 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U]
                                                         : 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][5U]) 
                                                       ^ 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][5U])) 
                                                   | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                           == 
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))))
                                                        ? 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U]
                                                        : 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][6U]) 
                                                      ^ 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][6U])) 
                                                  | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                       & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                          == 
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))))
                                                       ? 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U]
                                                       : 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][7U]) 
                                                     ^ 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))][7U])) 
                                                 | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                      & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                         == 
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))))
                                                      ? 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U]
                                                      : 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))][8U]) 
                                                    ^ 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][8U])) 
                                                | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                     & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))))
                                                     ? 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U]
                                                     : 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][9U]) 
                                                   ^ 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][9U])) 
                                               | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))))
                                                    ? 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU]
                                                    : 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][0xaU]) 
                                                  ^ 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xaU])) 
                                              | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))))
                                                   ? 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU]
                                                   : 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xbU]) 
                                                 ^ 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xbU])) 
                                             | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                  & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))))
                                                  ? 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU]
                                                  : 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xcU]) 
                                                ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][0xcU])) 
                                            | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))))
                                                 ? 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU]
                                                 : 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][0xdU]) 
                                               ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU])) 
                                           | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))))
                                                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU]
                                                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU]) 
                                              ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU])) 
                                          | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                               & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                  == 
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))))
                                               ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU]
                                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU]) 
                                             ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU])))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:340: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[2].bank.cache_data.data_store.dp_ram.g_no_out_reg.g_rdata_no_bypass.g_rw_assert: %t: read after write hazard\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 340, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_stall)) 
                                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_cache_rd_st1))) 
                                | (0U == ((((((((((
                                                   (((((((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0x3fU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                  >> 1U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][0U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][0U]) 
                                                        | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                                == 
                                                                (0x3fU 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                    >> 1U))))
                                                             ? 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U]
                                                             : 
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][1U]) 
                                                           ^ 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))][1U])) 
                                                       | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                            & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                               == 
                                                               (0x3fU 
                                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                   >> 1U))))
                                                            ? 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U]
                                                            : 
                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))][2U]) 
                                                          ^ 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][2U])) 
                                                      | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                           & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                              == 
                                                              (0x3fU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                  >> 1U))))
                                                           ? 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U]
                                                           : 
                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][3U]) 
                                                         ^ 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][3U])) 
                                                     | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                          & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                             == 
                                                             (0x3fU 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                 >> 1U))))
                                                          ? 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U]
                                                          : 
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]) 
                                                        ^ 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][4U])) 
                                                    | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                         & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                            == 
                                                            (0x3fU 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))))
                                                         ? 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U]
                                                         : 
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][5U]) 
                                                       ^ 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][5U])) 
                                                   | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                        & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                           == 
                                                           (0x3fU 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                               >> 1U))))
                                                        ? 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U]
                                                        : 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][6U]) 
                                                      ^ 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][6U])) 
                                                  | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                       & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                          == 
                                                          (0x3fU 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))))
                                                       ? 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U]
                                                       : 
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][7U]) 
                                                     ^ 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))][7U])) 
                                                 | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                      & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                         == 
                                                         (0x3fU 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))))
                                                      ? 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U]
                                                      : 
                                                     vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                     [
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))][8U]) 
                                                    ^ 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][8U])) 
                                                | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                     & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))))
                                                     ? 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U]
                                                     : 
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][9U]) 
                                                   ^ 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][9U])) 
                                               | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))))
                                                    ? 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU]
                                                    : 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][0xaU]) 
                                                  ^ 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xaU])) 
                                              | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))))
                                                   ? 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU]
                                                   : 
                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xbU]) 
                                                 ^ 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xbU])) 
                                             | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                  & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                         >> 1U))))
                                                  ? 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU]
                                                  : 
                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][0xcU]) 
                                                ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][0xcU])) 
                                            | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))))
                                                 ? 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU]
                                                 : 
                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][0xdU]) 
                                               ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU])) 
                                           | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                                & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))))
                                                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU]
                                                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU]) 
                                              ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU])) 
                                          | ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                                               & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                                                  == 
                                                  (0x3fU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))))
                                               ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU]
                                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU]) 
                                             ^ vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU])))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF_NX("[%0t] %%Error: VX_dp_ram.sv:340: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.dcache.g_cache_wrap[0].cache_wrap.g_cache.cache.g_banks[3].bank.cache_data.data_store.dp_ram.g_no_out_reg.g_rdata_no_bypass.g_rw_assert: %t: read after write hazard\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),64,
                             VL_TIME_UNITED_Q(1),-12);
                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/libs/VX_dp_ram.sv", 340, "");
            }
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_11[0x10U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]) 
                              << 9U) | (0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0x11U] 
                                                  >> 1U)));
        __Vtemp_11[0x11U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[1U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U]) 
                                           << 9U));
        __Vtemp_11[0x12U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[1U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[2U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U]) 
                                           << 9U));
        __Vtemp_11[0x13U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[2U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[3U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U]) 
                                           << 9U));
        __Vtemp_11[0x14U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[3U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[4U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
                                           << 9U));
        __Vtemp_11[0x15U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[4U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[5U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
                                           << 9U));
        __Vtemp_11[0x16U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[5U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[6U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U]) 
                                           << 9U));
        __Vtemp_11[0x17U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[6U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[7U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U]) 
                                           << 9U));
        __Vtemp_11[0x18U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[7U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[8U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U]) 
                                           << 9U));
        __Vtemp_11[0x19U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[8U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[9U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U]) 
                                           << 9U));
        __Vtemp_11[0x1aU] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[9U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xaU] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU]) 
                                           << 9U));
        __Vtemp_11[0x1bU] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xaU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xbU] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU]) 
                                           << 9U));
        __Vtemp_11[0x1cU] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xbU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xcU] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU]) 
                                           << 9U));
        __Vtemp_11[0x1dU] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xcU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xdU] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU]) 
                                           << 9U));
        __Vtemp_11[0x1eU] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xdU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xeU] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU]) 
                                           << 9U));
        __Vtemp_11[0x1fU] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xeU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xfU] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU]) 
                                           << 9U));
        __Vtemp_11[0x20U] = (((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0xfU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU]) 
                              >> 0x17U) | ((Vvortex_afu_shim__ConstPool__CONST_h00a541f1_0[0x10U] 
                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U]) 
                                           << 9U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = (((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[2U] 
                 << 0x1fU) | (0x7ffffe00U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[1U] 
                                             >> 1U))) 
               | (0x1ffU & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0U]));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[2U] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[3U] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[2U] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[3U] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[4U] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[3U] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[4U] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[5U] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[4U] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[5U] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[6U] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[5U] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[6U] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[7U] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[6U] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[7U] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[8U] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[7U] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[8U] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[9U] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[8U] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[9U] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xaU] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[9U] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xaU] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xbU] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xaU] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xbU] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xcU] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xbU] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xcU] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xdU] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xcU] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xdU] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xeU] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xdU] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xeU] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xfU] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xeU] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xfU] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0x10U] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0xfU] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU] 
            = ((0x1ffU & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0x10U] 
                          >> 1U)) | ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0x11U] 
                                      << 0x1fU) | (0x7ffffe00U 
                                                   & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__0__KET__.rsp_data[0x10U] 
                                                      >> 1U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U] 
            = __Vtemp_11[0x10U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x11U] 
            = __Vtemp_11[0x11U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x12U] 
            = __Vtemp_11[0x12U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x13U] 
            = __Vtemp_11[0x13U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x14U] 
            = __Vtemp_11[0x14U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x15U] 
            = __Vtemp_11[0x15U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x16U] 
            = __Vtemp_11[0x16U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x17U] 
            = __Vtemp_11[0x17U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x18U] 
            = __Vtemp_11[0x18U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x19U] 
            = __Vtemp_11[0x19U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1aU] 
            = __Vtemp_11[0x1aU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1bU] 
            = __Vtemp_11[0x1bU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1cU] 
            = __Vtemp_11[0x1cU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1dU] 
            = __Vtemp_11[0x1dU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1eU] 
            = __Vtemp_11[0x1eU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1fU] 
            = __Vtemp_11[0x1fU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x20U] 
            = __Vtemp_11[0x20U];
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_16[0x12U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]) 
                              << 0x1aU) | vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0x12U]);
        __Vtemp_16[0x13U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[1U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U]) 
                                        << 0x1aU));
        __Vtemp_16[0x14U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[1U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[2U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U]) 
                                        << 0x1aU));
        __Vtemp_16[0x15U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[2U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[3U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U]) 
                                        << 0x1aU));
        __Vtemp_16[0x16U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[3U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[4U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
                                        << 0x1aU));
        __Vtemp_16[0x17U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[4U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[5U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
                                        << 0x1aU));
        __Vtemp_16[0x18U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[5U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[6U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U]) 
                                        << 0x1aU));
        __Vtemp_16[0x19U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[6U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[7U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U]) 
                                        << 0x1aU));
        __Vtemp_16[0x1aU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[7U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[8U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U]) 
                                        << 0x1aU));
        __Vtemp_16[0x1bU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[8U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[9U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U]) 
                                        << 0x1aU));
        __Vtemp_16[0x1cU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[9U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xaU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU]) 
                                        << 0x1aU));
        __Vtemp_16[0x1dU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xaU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xbU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU]) 
                                        << 0x1aU));
        __Vtemp_16[0x1eU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xbU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xcU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU]) 
                                        << 0x1aU));
        __Vtemp_16[0x1fU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xcU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xdU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU]) 
                                        << 0x1aU));
        __Vtemp_16[0x20U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xdU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xeU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU]) 
                                        << 0x1aU));
        __Vtemp_16[0x21U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xeU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xfU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU]) 
                                        << 0x1aU));
        __Vtemp_16[0x22U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xfU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x10U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U]) 
                                        << 0x1aU));
        __Vtemp_16[0x23U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x10U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x11U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x11U]) 
                                        << 0x1aU));
        __Vtemp_16[0x24U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x11U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x11U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x12U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x12U]) 
                                        << 0x1aU));
        __Vtemp_16[0x25U] = ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x12U] 
                              & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x12U]) 
                             >> 6U);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[4U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[5U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[6U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[7U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[8U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[9U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xaU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xbU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xcU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xdU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xeU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xfU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0x10U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x11U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0x11U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x12U] 
            = __Vtemp_16[0x12U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x13U] 
            = __Vtemp_16[0x13U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x14U] 
            = __Vtemp_16[0x14U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x15U] 
            = __Vtemp_16[0x15U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x16U] 
            = __Vtemp_16[0x16U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x17U] 
            = __Vtemp_16[0x17U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x18U] 
            = __Vtemp_16[0x18U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x19U] 
            = __Vtemp_16[0x19U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1aU] 
            = __Vtemp_16[0x1aU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1bU] 
            = __Vtemp_16[0x1bU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1cU] 
            = __Vtemp_16[0x1cU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1dU] 
            = __Vtemp_16[0x1dU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1eU] 
            = __Vtemp_16[0x1eU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1fU] 
            = __Vtemp_16[0x1fU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x20U] 
            = __Vtemp_16[0x20U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x21U] 
            = __Vtemp_16[0x21U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x22U] 
            = __Vtemp_16[0x22U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x23U] 
            = __Vtemp_16[0x23U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x24U] 
            = __Vtemp_16[0x24U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x25U] 
            = __Vtemp_16[0x25U];
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_19[0x12U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]) 
                              << 0x1aU) | vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0x12U]);
        __Vtemp_19[0x13U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[1U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U]) 
                                        << 0x1aU));
        __Vtemp_19[0x14U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[1U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[2U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U]) 
                                        << 0x1aU));
        __Vtemp_19[0x15U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[2U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[3U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U]) 
                                        << 0x1aU));
        __Vtemp_19[0x16U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[3U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[4U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
                                        << 0x1aU));
        __Vtemp_19[0x17U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[4U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[5U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
                                        << 0x1aU));
        __Vtemp_19[0x18U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[5U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[6U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U]) 
                                        << 0x1aU));
        __Vtemp_19[0x19U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[6U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[7U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U]) 
                                        << 0x1aU));
        __Vtemp_19[0x1aU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[7U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[8U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U]) 
                                        << 0x1aU));
        __Vtemp_19[0x1bU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[8U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[9U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U]) 
                                        << 0x1aU));
        __Vtemp_19[0x1cU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[9U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xaU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU]) 
                                        << 0x1aU));
        __Vtemp_19[0x1dU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xaU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xbU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU]) 
                                        << 0x1aU));
        __Vtemp_19[0x1eU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xbU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xcU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU]) 
                                        << 0x1aU));
        __Vtemp_19[0x1fU] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xcU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xdU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU]) 
                                        << 0x1aU));
        __Vtemp_19[0x20U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xdU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xeU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU]) 
                                        << 0x1aU));
        __Vtemp_19[0x21U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xeU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xfU] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU]) 
                                        << 0x1aU));
        __Vtemp_19[0x22U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0xfU] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x10U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U]) 
                                        << 0x1aU));
        __Vtemp_19[0x23U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x10U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x11U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x11U]) 
                                        << 0x1aU));
        __Vtemp_19[0x24U] = (((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x11U] 
                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x11U]) 
                              >> 6U) | ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x12U] 
                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x12U]) 
                                        << 0x1aU));
        __Vtemp_19[0x25U] = ((Vvortex_afu_shim__ConstPool__CONST_h7f110ceb_0[0x12U] 
                              & vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x12U]) 
                             >> 6U);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[4U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[5U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[6U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[7U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[8U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[9U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xaU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xbU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xcU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xdU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xeU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0xfU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0x10U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x11U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__data_in[0x11U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x12U] 
            = __Vtemp_19[0x12U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x13U] 
            = __Vtemp_19[0x13U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x14U] 
            = __Vtemp_19[0x14U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x15U] 
            = __Vtemp_19[0x15U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x16U] 
            = __Vtemp_19[0x16U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x17U] 
            = __Vtemp_19[0x17U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x18U] 
            = __Vtemp_19[0x18U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x19U] 
            = __Vtemp_19[0x19U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1aU] 
            = __Vtemp_19[0x1aU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1bU] 
            = __Vtemp_19[0x1bU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1cU] 
            = __Vtemp_19[0x1cU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1dU] 
            = __Vtemp_19[0x1dU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1eU] 
            = __Vtemp_19[0x1eU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1fU] 
            = __Vtemp_19[0x1fU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x20U] 
            = __Vtemp_19[0x20U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x21U] 
            = __Vtemp_19[0x21U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x22U] 
            = __Vtemp_19[0x22U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x23U] 
            = __Vtemp_19[0x23U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x24U] 
            = __Vtemp_19[0x24U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x25U] 
            = __Vtemp_19[0x25U];
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_wr_enabled) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[3U];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_wr_enabled) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[3U];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_wr_enabled) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[3U];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_wr_enabled) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[3U];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((0x80U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[3U] 
                         >> 2U)) | (0x7fU & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[3U]));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((0x80U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[3U] 
                         >> 2U)) | (0x7fU & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[3U]));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((0x80U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[3U] 
                         >> 2U)) | (0x7fU & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[3U]));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((0x80U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[3U] 
                         >> 2U)) | (0x7fU & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__per_issue_decode_if.data[3U]));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__push) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vlvbound_h365cd8ec__0 = 0U;
        if ((2U >= (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr))) {
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[0U];
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[1U];
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[2U];
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vlvbound_h365cd8ec__0;
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set__v0 = 1U;
        }
    } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__pop) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vlvbound_h95f2ca52__0 = 1U;
        if ((2U >= (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set__v1 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vlvbound_h95f2ca52__0;
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set__v1 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set__v1 = 1U;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__push) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vlvbound_h365cd8ec__0 = 0U;
        if ((2U >= (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr))) {
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[0U];
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[1U];
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[2U];
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vlvbound_h365cd8ec__0;
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set__v0 = 1U;
        }
    } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__pop) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vlvbound_h95f2ca52__0 = 1U;
        if ((2U >= (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set__v1 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vlvbound_h95f2ca52__0;
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set__v1 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set__v1 = 1U;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__push) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vlvbound_h365cd8ec__0 = 0U;
        if ((2U >= (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr))) {
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[0U];
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[1U];
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[2U];
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vlvbound_h365cd8ec__0;
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set__v0 = 1U;
        }
    } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__pop) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vlvbound_h95f2ca52__0 = 1U;
        if ((2U >= (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set__v1 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vlvbound_h95f2ca52__0;
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set__v1 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set__v1 = 1U;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__push) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vlvbound_h365cd8ec__0 = 0U;
        if ((2U >= (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr))) {
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[0U];
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[1U];
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vlvbound_h1f5d22fa__0[2U];
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vlvbound_h365cd8ec__0;
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set__v0 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set__v0 = 1U;
        }
    } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__pop) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vlvbound_h95f2ca52__0 = 1U;
        if ((2U >= (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
            vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set__v1 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vlvbound_h95f2ca52__0;
            vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set__v1 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr;
            vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set__v1 = 1U;
        }
    }
    if (vlSelf->avs_readdatavalid[1U]) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->avs_readdata[1U][0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->avs_readdata[1U][1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->avs_readdata[1U][2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->avs_readdata[1U][3U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = vlSelf->avs_readdata[1U][4U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = vlSelf->avs_readdata[1U][5U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = vlSelf->avs_readdata[1U][6U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = vlSelf->avs_readdata[1U][7U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = vlSelf->avs_readdata[1U][8U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = vlSelf->avs_readdata[1U][9U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = vlSelf->avs_readdata[1U][0xaU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = vlSelf->avs_readdata[1U][0xbU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = vlSelf->avs_readdata[1U][0xcU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = vlSelf->avs_readdata[1U][0xdU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = vlSelf->avs_readdata[1U][0xeU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = vlSelf->avs_readdata[1U][0xfU];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->avs_readdatavalid[0U]) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->avs_readdata[0U][0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->avs_readdata[0U][1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->avs_readdata[0U][2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->avs_readdata[0U][3U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = vlSelf->avs_readdata[0U][4U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = vlSelf->avs_readdata[0U][5U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = vlSelf->avs_readdata[0U][6U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = vlSelf->avs_readdata[0U][7U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = vlSelf->avs_readdata[0U][8U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = vlSelf->avs_readdata[0U][9U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = vlSelf->avs_readdata[0U][0xaU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = vlSelf->avs_readdata[0U][0xbU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = vlSelf->avs_readdata[0U][0xcU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = vlSelf->avs_readdata[0U][0xdU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = vlSelf->avs_readdata[0U][0xeU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = vlSelf->avs_readdata[0U][0xfU];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_38[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U];
        __Vtemp_38[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U];
        __Vtemp_38[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U];
        __Vtemp_38[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U];
        __Vtemp_38[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U];
        __Vtemp_38[5U] = (0x1ffffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((0x1ffffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
               | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                  << 0x11U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = ((__Vtemp_38[0U] >> 0xfU) | (__Vtemp_38[1U] 
                                           << 0x11U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = ((__Vtemp_38[1U] >> 0xfU) | (__Vtemp_38[2U] 
                                           << 0x11U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = ((__Vtemp_38[2U] >> 0xfU) | (__Vtemp_38[3U] 
                                           << 0x11U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U] 
            = ((__Vtemp_38[3U] >> 0xfU) | (__Vtemp_38[4U] 
                                           << 0x11U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU] 
            = ((__Vtemp_38[4U] >> 0xfU) | (__Vtemp_38[5U] 
                                           << 0x11U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU] 
            = (3U & (__Vtemp_38[5U] >> 0xfU));
        __Vtemp_48[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[0U];
        __Vtemp_48[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[1U];
        __Vtemp_48[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[2U];
        __Vtemp_48[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[3U];
        __Vtemp_48[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[4U];
        __Vtemp_48[5U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0U] 
                           << 0x10U) | (0xffffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U]));
        __Vtemp_48[6U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[0U] 
                           >> 0x10U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[1U] 
                                        << 0x10U));
        __Vtemp_48[7U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[1U] 
                           >> 0x10U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[2U] 
                                        << 0x10U));
        __Vtemp_48[8U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[2U] 
                           >> 0x10U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[3U] 
                                        << 0x10U));
        __Vtemp_48[9U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[3U] 
                           >> 0x10U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                        << 0x10U));
        __Vtemp_48[0xaU] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                             >> 0x10U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                          << 0x10U));
        __Vtemp_49[0U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U))))))
                            ? 0U : (__Vtemp_48[((IData)(1U) 
                                                + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ 
                                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                            >> 0x10U)))) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U)))))))) 
                          | (__Vtemp_48[(0xfU & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ 
                                                      (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                       >> 0x10U)))) 
                                                 >> 5U))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & (~ 
                                                   (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                    >> 0x10U)))))));
        __Vtemp_49[1U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U))))))
                            ? 0U : (__Vtemp_48[((IData)(2U) 
                                                + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ 
                                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                            >> 0x10U)))) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U)))))))) 
                          | (__Vtemp_48[((IData)(1U) 
                                         + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & (~ 
                                                    (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                     >> 0x10U)))) 
                                             >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & (~ 
                                                   (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                    >> 0x10U)))))));
        __Vtemp_49[2U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U))))))
                            ? 0U : (__Vtemp_48[((IData)(3U) 
                                                + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ 
                                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                            >> 0x10U)))) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U)))))))) 
                          | (__Vtemp_48[((IData)(2U) 
                                         + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & (~ 
                                                    (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                     >> 0x10U)))) 
                                             >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & (~ 
                                                   (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                    >> 0x10U)))))));
        __Vtemp_49[3U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U))))))
                            ? 0U : (__Vtemp_48[((IData)(4U) 
                                                + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ 
                                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                            >> 0x10U)))) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U)))))))) 
                          | (__Vtemp_48[((IData)(3U) 
                                         + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & (~ 
                                                    (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                     >> 0x10U)))) 
                                             >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & (~ 
                                                   (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                    >> 0x10U)))))));
        __Vtemp_49[4U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U))))))
                            ? 0U : (__Vtemp_48[((IData)(5U) 
                                                + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ 
                                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                            >> 0x10U)))) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U)))))))) 
                          | (__Vtemp_48[((IData)(4U) 
                                         + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & (~ 
                                                    (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                     >> 0x10U)))) 
                                             >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & (~ 
                                                   (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                    >> 0x10U)))))));
        __Vtemp_49[5U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U))))))
                            ? 0U : (__Vtemp_48[((IData)(6U) 
                                                + (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ 
                                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                            >> 0x10U)))) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               (~ (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                   >> 0x10U)))))))) 
                          | (__Vtemp_48[((IData)(5U) 
                                         + (0xfU & 
                                            (((IData)(0xb0U) 
                                              * (1U 
                                                 & (~ 
                                                    (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                     >> 0x10U)))) 
                                             >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & (~ 
                                                   (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                    >> 0x10U)))))));
        if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * 
                                  (1U & (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                            >> 0x10U))))))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                = __Vtemp_49[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
                = __Vtemp_49[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
                = __Vtemp_49[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
                = __Vtemp_49[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
                = __Vtemp_49[4U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[4U];
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((0xfffe0000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
               | ((0x10000U & ((~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                   >> 0x10U)) << 0x10U)) 
                  | (0xffffU & ((0x15fU >= (0x1ffU 
                                            & ((IData)(0xb0U) 
                                               * (1U 
                                                  & (~ 
                                                     (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                      >> 0x10U))))))
                                 ? __Vtemp_49[5U] : 
                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[5U]))));
    }
    if (vlSelf->reset) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
    } else {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                        + VL_EXTENDS_II(5,2, (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__g_size_gt2__DOT__push_minus_pop))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                        + VL_EXTENDS_II(5,2, (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__g_size_gt2__DOT__push_minus_pop))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                        + VL_EXTENDS_II(5,2, (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__g_size_gt2__DOT__push_minus_pop))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                        + VL_EXTENDS_II(5,2, (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__g_size_gt2__DOT__push_minus_pop))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (0x3ffU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                         + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_pop)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (0x3ffU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                         + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_push)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                       + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_push)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                        + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__incr)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                        + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__incr)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xffU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                        + VL_EXTENDS_II(8,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_rsp_fire)) 
                                                & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_rsp_fire)) 
                                               << 1U) 
                                              | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_rsp_fire) 
                                                 ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_rsp_fire))))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                        + vlSelf->avs_readdatavalid
                        [1U]));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                        + vlSelf->avs_readdatavalid
                        [0U]));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0x3ffU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                         + VL_EXTENDS_II(10,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_push)) 
                                                  & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_pop)) 
                                                 << 1U) 
                                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_pop) 
                                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_push))))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                       + VL_EXTENDS_II(4,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_push)) 
                                               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_pop)) 
                                              << 1U) 
                                             | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_pop) 
                                                ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_push))))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                        + VL_EXTENDS_II(5,2, ((((~ 
                                                 vlSelf->avs_readdatavalid
                                                 [1U]) 
                                                & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr)) 
                                               << 1U) 
                                              | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr) 
                                                 ^ 
                                                 vlSelf->avs_readdatavalid
                                                 [1U])))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                        + VL_EXTENDS_II(5,2, ((((~ 
                                                 vlSelf->avs_readdatavalid
                                                 [0U]) 
                                                & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr)) 
                                               << 1U) 
                                              | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr) 
                                                 ^ 
                                                 vlSelf->avs_readdatavalid
                                                 [0U])))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                       + VL_EXTENDS_II(4,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_fire)) 
                                               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_pop)) 
                                              << 1U) 
                                             | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_pop) 
                                                ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_fire))))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__1__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                        + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_rsp_queues__BRA__0__KET____DOT__rd_rsp_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                        + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                        + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (0x1fU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                        + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
    } else {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_push)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_push)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_push)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                     + ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_push)) 
                          & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_pop)) 
                         << 1U) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_pop) 
                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_push)))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                     + ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_push)) 
                          & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_pop)) 
                         << 1U) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_pop) 
                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_push)))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                     + ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_push)) 
                          & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_pop)) 
                         << 1U) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_pop) 
                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_push)))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                     + ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push)) 
                          & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop)) 
                         << 1U) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop) 
                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push)))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                       + VL_EXTENDS_II(4,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_req_fire)) 
                                               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)) 
                                              << 1U) 
                                             | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) 
                                                ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_req_fire))))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                       + VL_EXTENDS_II(4,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_req_fire)) 
                                               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)) 
                                              << 1U) 
                                             | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) 
                                                ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_req_fire))))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                       + VL_EXTENDS_II(4,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_req_fire)) 
                                               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)) 
                                              << 1U) 
                                             | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) 
                                                ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_req_fire))))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                       + VL_EXTENDS_II(4,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_req_fire)) 
                                               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)) 
                                              << 1U) 
                                             | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) 
                                                ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_req_fire))))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_pop)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_pop)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_pop)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Ficache_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
    } else {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                     + ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push)) 
                          & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop)) 
                         << 1U) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop) 
                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push)))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                       + VL_EXTENDS_II(4,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_req_fire)) 
                                               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)) 
                                              << 1U) 
                                             | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) 
                                                ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_req_fire))))));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
    } else {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                     + ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)) 
                          & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)) 
                         << 1U) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop) 
                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                     + ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)) 
                          & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)) 
                         << 1U) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop) 
                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                     + ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)) 
                          & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)) 
                         << 1U) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop) 
                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                     + ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)) 
                          & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop)) 
                         << 1U) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__pop) 
                                   ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__push)))));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__empty_r = 1U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__full_r = 0U;
    } else {
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__push)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__full_r)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:51: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[3].ipdom_stack: %t: runtime error: writing to a full stack!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 51, "");
                }
            }
        }
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__pop)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__empty_r)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:52: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[3].ipdom_stack: %t: runtime error: reading an empty stack!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 52, "");
                }
            }
        }
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__push)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__pop)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:53: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[3].ipdom_stack: %t: runtime error: push and pop in same cycle not supported!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 53, "");
                }
            }
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__push) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__empty_r = 0U;
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr 
                = (3U & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__full_r 
                = (2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr));
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__pop) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr 
                = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr) 
                         - (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr 
                = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr) 
                         - (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__empty_r 
                = ((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr)) 
                   & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__full_r = 0U;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__empty_r = 1U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__full_r = 0U;
    } else {
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__push)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__full_r)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:51: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[2].ipdom_stack: %t: runtime error: writing to a full stack!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 51, "");
                }
            }
        }
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__pop)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__empty_r)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:52: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[2].ipdom_stack: %t: runtime error: reading an empty stack!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 52, "");
                }
            }
        }
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__push)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__pop)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:53: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[2].ipdom_stack: %t: runtime error: push and pop in same cycle not supported!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 53, "");
                }
            }
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__push) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__empty_r = 0U;
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr 
                = (3U & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__full_r 
                = (2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr));
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__pop) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr 
                = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr) 
                         - (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr 
                = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr) 
                         - (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__empty_r 
                = ((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr)) 
                   & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__full_r = 0U;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__empty_r = 1U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__full_r = 0U;
    } else {
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__push)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__full_r)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:51: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[1].ipdom_stack: %t: runtime error: writing to a full stack!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 51, "");
                }
            }
        }
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__pop)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__empty_r)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:52: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[1].ipdom_stack: %t: runtime error: reading an empty stack!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 52, "");
                }
            }
        }
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__push)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__pop)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:53: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[1].ipdom_stack: %t: runtime error: push and pop in same cycle not supported!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 53, "");
                }
            }
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__push) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__empty_r = 0U;
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr 
                = (3U & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__full_r 
                = (2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr));
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__pop) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr 
                = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr) 
                         - (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr 
                = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr) 
                         - (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__empty_r 
                = ((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr)) 
                   & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__full_r = 0U;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__empty_r = 1U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__full_r = 0U;
    } else {
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__push)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__full_r)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:51: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[0].ipdom_stack: %t: runtime error: writing to a full stack!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 51, "");
                }
            }
        }
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__pop)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__empty_r)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:52: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[0].ipdom_stack: %t: runtime error: reading an empty stack!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 52, "");
                }
            }
        }
        if (vlSymsp->_vm_contextp__->assertOn()) {
            if ((1U & (~ ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__push)) 
                          | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__pop)))))) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_ipdom_stack.sv:53: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.split_join.g_ipdom_stacks[0].ipdom_stack: %t: runtime error: push and pop in same cycle not supported!\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12);
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_ipdom_stack.sv", 53, "");
                }
            }
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__push) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr;
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__empty_r = 0U;
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr 
                = (3U & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__full_r 
                = (2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr));
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__pop) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr 
                = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr) 
                         - (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr 
                = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr) 
                         - (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__empty_r 
                = ((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr)) 
                   & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__full_r = 0U;
        }
    }
    if (vlSelf->reset) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_reset = 1U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask = 3U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_valid = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_wait = 0U;
    } else {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                       + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_pop)));
        if ((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state))) {
            if ((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_type))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state = 2U;
            } else if ((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_type))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state = 1U;
            } else if ((4U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_type))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state = 4U;
            } else if ((3U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_type))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state = 3U;
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_reset_ctr = 7U;
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_reset = 1U;
            } else {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__state;
            }
        } else if ((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state))) {
            if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__empty_r) 
                 & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_done))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state = 0U;
            }
        } else if ((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state))) {
            if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_mem_wr_done) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state = 0U;
            }
        } else if ((4U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state = 0U;
        } else if ((3U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state))) {
            if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_reset) {
                if ((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_reset_ctr))) {
                    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_busy_wait = 1U;
                    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_reset = 0U;
                }
            } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_busy_wait) {
                if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT_____05Fbusy___05F__DOT__g_depth1__DOT__g_full_reset__DOT__value) {
                    vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_busy_wait = 0U;
                }
            } else if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT_____05Fbusy___05F__DOT__g_depth1__DOT__g_full_reset__DOT__value)))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__state = 0U;
            }
        }
        if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_reset_ctr))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vx_reset_ctr 
                = (0xfU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_reset_ctr) 
                           - (IData)(1U)));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_rsp_fire) {
            if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_rsp_fire)))) {
                if ((0xffU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__full_r = 1U;
                }
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_rsp_fire) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__incr) {
            if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr)))) {
                if ((0x1fU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                    vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__full_r = 1U;
                }
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__decr) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__1__KET____DOT__pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__incr) {
            if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr)))) {
                if ((0x1fU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                    vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__full_r = 1U;
                }
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__decr) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_pending_sizes__BRA__0__KET____DOT__pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vx_mem_adapter__DOT__rsp_in_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__1__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_req_out_bufs__BRA__0__KET____DOT__req_out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_fire) {
            if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_pop)))) {
                if ((0xfU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_pending_size__DOT__g_size_gt1__DOT__full_r = 1U;
                }
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_pop) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__mem_arb__DOT__rsp_ready_in) {
            if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
            } else if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb_valid_in))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
            }
        }
        if (((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state)) 
             & (2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_type)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_valid 
                = (0ULL != (0x3ffffffffffULL & (((QData)((IData)(
                                                                 vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[5U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[4U])))));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_wait = 0U;
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_valid 
            = (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state)) 
                & ((0x3ffffffffffULL & (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_ctr 
                                        + ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_fire)
                                            ? 1ULL : 0ULL))) 
                   != (0x3ffffffffffULL & (((QData)((IData)(
                                                            vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[5U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[4U])))))) 
               & (~ (vlSelf->vortex_afu_shim__DOT__cp2af_sRxPort[0x11U] 
                     >> 0x1dU)));
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_fire) 
             & (7U == (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_ctr))))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_wait = 1U;
        }
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_push) 
             & (7U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_rsp_ctr)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_wait = 0U;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__pending_size__incr) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x7ffffffffffULL & (((QData)((IData)(
                                                    vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__mem_bus_if__BRA__0__KET__.req_data[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__mem_bus_if__BRA__0__KET__.req_data[0U]))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__1__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__pending_size__incr) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x7ffffffffffULL & (((QData)((IData)(
                                                    vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__mem_bus_if__BRA__0__KET__.req_data[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__mem_bus_if__BRA__0__KET__.req_data[0U]))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__avs_adapter__DOT__g_rd_req_queues__BRA__0__KET____DOT__rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_66[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U];
        __Vtemp_66[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U];
        __Vtemp_66[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U];
        __Vtemp_66[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U];
        __Vtemp_66[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U];
        __Vtemp_66[5U] = (0xffffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((0xffffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
               | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                  << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = ((__Vtemp_66[0U] >> 0x10U) | (__Vtemp_66[1U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = ((__Vtemp_66[1U] >> 0x10U) | (__Vtemp_66[2U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = ((__Vtemp_66[2U] >> 0x10U) | (__Vtemp_66[3U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U] 
            = ((__Vtemp_66[3U] >> 0x10U) | (__Vtemp_66[4U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU] 
            = ((__Vtemp_66[4U] >> 0x10U) | (__Vtemp_66[5U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = ((((0xcc0U == (0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                       >> 0x11U))) ? 0U
                  : ((0xf14U == (0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))
                      ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[0U]
                      : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                         | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w))) 
                << 3U) | (7U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = ((((0xcc0U == (0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                       >> 0x11U))) ? 0U
                  : ((0xf14U == (0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))
                      ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[0U]
                      : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                         | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w))) 
                >> 0x1dU) | (((0xcc0U == (0xfffU & 
                                          (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))
                               ? 1U : ((0xf14U == (0xfffU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))
                                        ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[1U]
                                        : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                           | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w))) 
                             << 3U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = ((((0xcc0U == (0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                       >> 0x11U))) ? 1U
                  : ((0xf14U == (0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))
                      ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[1U]
                      : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                         | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w))) 
                >> 0x1dU) | (((0xcc0U == (0xfffU & 
                                          (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))
                               ? 2U : ((0xf14U == (0xfffU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))
                                        ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[2U]
                                        : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                           | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w))) 
                             << 3U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = ((((0xcc0U == (0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                       >> 0x11U))) ? 2U
                  : ((0xf14U == (0xfffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))
                      ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[2U]
                      : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                         | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w))) 
                >> 0x1dU) | (((0xcc0U == (0xfffU & 
                                          (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))
                               ? 3U : ((0xf14U == (0xfffU 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))
                                        ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[3U]
                                        : (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                           | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w))) 
                             << 3U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU])) 
                                             << 0xbU) 
                                            | ((QData)((IData)(
                                                               vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])) 
                                               >> 0x15U)))) 
                << 0xaU) | ((0x3f0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                       >> 1U)) | ((8U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 8U)) 
                                                  | (((0xcc0U 
                                                       == 
                                                       (0xfffU 
                                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                           >> 0x11U)))
                                                       ? 3U
                                                       : 
                                                      ((0xf14U 
                                                        == 
                                                        (0xfffU 
                                                         & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                            >> 0x11U)))
                                                        ? 
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[3U]
                                                        : 
                                                       (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                                        | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w))) 
                                                     >> 0x1dU))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((0xffff0000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
               | (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU])) 
                                                << 0xbU) 
                                               | ((QData)((IData)(
                                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])) 
                                                  >> 0x15U)))) 
                   >> 0x16U) | ((IData)(((0x3fffffffffULL 
                                          & (((QData)((IData)(
                                                              vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU])) 
                                              << 0xbU) 
                                             | ((QData)((IData)(
                                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])) 
                                                >> 0x15U))) 
                                         >> 0x20U)) 
                                << 0xaU)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_80[1U] = (((IData)((0x1ffffffffffULL 
                                    & (((QData)((IData)(
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]))))) 
                           << 9U) | (IData)((((0x1fffffffff8ULL 
                                               & (((QData)((IData)(
                                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU])) 
                                                   << 0xeU) 
                                                  | (0x3ffffffffff8ULL 
                                                     & ((QData)((IData)(
                                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])) 
                                                        >> 0x12U)))) 
                                              | (QData)((IData)(
                                                                (7U 
                                                                 & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U])))) 
                                             >> 0x20U)));
        __Vtemp_80[2U] = (((IData)((0x1ffffffffffULL 
                                    & (((QData)((IData)(
                                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]))))) 
                           >> 0x17U) | ((IData)(((0x1ffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U])))) 
                                                 >> 0x20U)) 
                                        << 9U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = (IData)(((0x1fffffffff8ULL & (((QData)((IData)(
                                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU])) 
                                             << 0xeU) 
                                            | (0x3ffffffffff8ULL 
                                               & ((QData)((IData)(
                                                                  vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])) 
                                                  >> 0x12U)))) 
                       | (QData)((IData)((7U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U])))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = __Vtemp_80[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = __Vtemp_80[2U];
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__ibuf_push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 
            = ((0x1000U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                           << 0xcU)) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                                         << 8U) | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset)));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time__v0[0U] 
            = (IData)(VL_TIME_UNITED_Q(1));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time__v0[1U] 
            = (IData)((VL_TIME_UNITED_Q(1) >> 0x20U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time__v0[2U] 
            = (IData)((0x7fffffffffffffULL & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_tag));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time__v0[3U] 
            = ((0x800000U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_tag 
                                      >> 0x37U)) << 0x17U)) 
               | (IData)(((0x7fffffffffffffULL & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_tag) 
                          >> 0x20U)));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__pending_reqs_time__v0 = 1U;
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x7fffffffffffffULL & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_tag);
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__g_rsp_partial__DOT__rsp_sop_r 
            = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__g_rsp_partial__DOT__rsp_sop_r) 
               | (3U & ((IData)(1U) << (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask 
            = (((~ ((IData)(0xfU) << (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r), 2U)))) 
                & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask)) 
               | (0xffU & ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                    >> 0x14U)) << (7U 
                                                   & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r), 2U)))));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_81[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U];
        __Vtemp_81[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U];
        __Vtemp_81[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U];
        __Vtemp_81[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U];
        __Vtemp_81[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U];
        __Vtemp_81[5U] = (0xffffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((0xffffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
               | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                  << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = ((__Vtemp_81[0U] >> 0x10U) | (__Vtemp_81[1U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = ((__Vtemp_81[1U] >> 0x10U) | (__Vtemp_81[2U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = ((__Vtemp_81[2U] >> 0x10U) | (__Vtemp_81[3U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U] 
            = ((__Vtemp_81[3U] >> 0x10U) | (__Vtemp_81[4U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU] 
            = ((__Vtemp_81[4U] >> 0x10U) | (__Vtemp_81[5U] 
                                            << 0x10U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                << 3U) | ((4U & ((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                          [(1U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                          >> 2U)) << 2U)) 
                          | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_rsp_sop) 
                              << 1U) | (1U & (~ (IData)(
                                                        (0U 
                                                         != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask_n))))))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                >> 0x1dU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                             << 3U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                >> 0x1dU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                             << 3U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                >> 0x1dU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                             << 3U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = (((IData)((0x3fffffffffULL & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                            [(1U & 
                                              vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                            >> 0xfU))) 
                << 3U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                          >> 0x1dU));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((0xffff0000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]) 
               | ((0x8000U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                              << 0xeU)) | ((0x6000U 
                                            & ((IData)(
                                                       (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (1U 
                                                         & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                                        >> 0x35U)) 
                                               << 0xdU)) 
                                           | ((0x1e00U 
                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                  << 7U)) 
                                              | (((IData)(
                                                          (0x3fffffffffULL 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                              [
                                                              (1U 
                                                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                                              >> 0xfU))) 
                                                  >> 0x1dU) 
                                                 | ((IData)(
                                                            ((0x3fffffffffULL 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                 [
                                                                 (1U 
                                                                  & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                                                 >> 0xfU)) 
                                                             >> 0x20U)) 
                                                    << 3U))))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__g_rsp_partial__DOT__rsp_sop_r 
            = ((~ ((IData)(1U) << (1U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]))) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__g_rsp_partial__DOT__rsp_sop_r));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask 
            = (((~ ((IData)(0xfU) << (7U & VL_SHIFTL_III(3,32,32, 
                                                         (1U 
                                                          & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 2U)))) 
                & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask)) 
               | (0xffU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask_n) 
                           << (7U & VL_SHIFTL_III(3,32,32, 
                                                  (1U 
                                                   & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 2U)))));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__cs) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____Vcellinp__g_data_store__BRA__3__KET____DOT__data_store__write) {
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x22U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 2U)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x23U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0xaU)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x24U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x12U)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x25U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x1aU)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 = 1U;
            }
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram
            [(0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                >> 0x26U)))];
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__cs) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____Vcellinp__g_data_store__BRA__2__KET____DOT__data_store__write) {
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x22U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 2U)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x23U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0xaU)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x24U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x12U)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x25U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x1aU)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 = 1U;
            }
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram
            [(0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                >> 0x26U)))];
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__cs) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____Vcellinp__g_data_store__BRA__1__KET____DOT__data_store__write) {
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x22U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 2U)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x23U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0xaU)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x24U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x12U)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x25U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x1aU)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 = 1U;
            }
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram
            [(0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                >> 0x26U)))];
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__cs) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____Vcellinp__g_data_store__BRA__0__KET____DOT__data_store__write) {
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x22U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 2U)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v0 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x23U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0xaU)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v1 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x24U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x12U)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v2 = 1U;
            }
            if ((1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                               >> 0x25U)))) {
                vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 
                    = (0xffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x1aU)));
                vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 
                    = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                         >> 0x26U)));
                vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram__v3 = 1U;
            }
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__g_writeen__DOT__g_no_lutram__DOT__ram
            [(0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                >> 0x26U)))];
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__data_fetched_st1 
        = (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r) 
            | (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.ready))
            ? 0U : ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__data_fetched_st1) 
                    | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_ready_in) 
                       & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_valid_in))));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_91[4U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                           << 0xdU) | vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellinp__rsp_buf__data_in[4U]);
        __Vtemp_91[5U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                           >> 0x13U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
                                        << 0xdU));
        __Vtemp_91[6U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
                           >> 0x13U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
                                        << 0xdU));
        __Vtemp_91[7U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
                           >> 0x13U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
                                        << 0xdU));
        __Vtemp_91[8U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
                           >> 0x13U) | (0x3ffe000U 
                                        & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
                                           << 0xdU)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellinp__rsp_buf__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellinp__rsp_buf__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellinp__rsp_buf__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellinp__rsp_buf__data_in[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = __Vtemp_91[4U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = __Vtemp_91[5U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = __Vtemp_91[6U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = __Vtemp_91[7U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = __Vtemp_91[8U];
    }
    if (((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state)) 
         & (2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_type)))) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_ctr = 0ULL;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_addr 
            = (0x3ffffffffffULL & (((QData)((IData)(
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[0U]))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_rsp_ctr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_wr_req_addr_base 
            = (0x3ffffffffffULL & (((QData)((IData)(
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[2U]))));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_fire) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_ctr 
            = (0x3ffffffffffULL & (1ULL + vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_ctr));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_addr 
            = (0x3ffffffffffULL & (1ULL + vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_addr));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rdq_push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = (IData)((0x3ffffffffffULL & (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_wr_req_addr_base 
                                           + (QData)((IData)(
                                                             (7U 
                                                              & vlSelf->vortex_afu_shim__DOT__c0_RxHdr))))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[0U] 
                << 0xaU) | (IData)(((0x3ffffffffffULL 
                                     & (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_wr_req_addr_base 
                                        + (QData)((IData)(
                                                          (7U 
                                                           & vlSelf->vortex_afu_shim__DOT__c0_RxHdr))))) 
                                    >> 0x20U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[0U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[1U] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[1U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[2U] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[2U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[3U] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[3U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[4U] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[4U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[5U] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[5U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[6U] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[6U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[7U] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[7U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[8U] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[8U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[9U] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[9U] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[0xaU] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[0xaU] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[0xbU] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[0xbU] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[0xcU] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[0xcU] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[0xdU] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[0xdU] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[0xeU] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x10U] 
            = ((vlSelf->vcp2af_sRxPort_c0_data[0xeU] 
                >> 0x16U) | (vlSelf->vcp2af_sRxPort_c0_data[0xfU] 
                             << 0xaU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x11U] 
            = (vlSelf->vcp2af_sRxPort_c0_data[0xfU] 
               >> 0x16U);
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__cci_rd_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_rd_rsp_ctr 
            = (7U & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_rsp_ctr)));
        if ((7U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_rd_rsp_ctr))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_wr_req_addr_base 
                = (0x3ffffffffffULL & (8ULL + vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_wr_req_addr_base));
        }
    }
    if (((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state)) 
         & (1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_type)))) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_addr 
            = (0x3ffffffffffULL & (((QData)((IData)(
                                                    vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[2U]))));
    }
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0U;
    while (VL_GTS_III(32, 0xb1U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) {
        if ((VL_LTES_III(32, 0xb0U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = ((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                   & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                   (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                          >> 5U))]);
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_ha37b5b6b__0 = 0U;
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0xb1U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0xb1U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0xb1U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0xb1U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_ha37b5b6b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_ha37b5b6b__0 = 0U;
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0x162U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x162U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x162U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x162U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_ha37b5b6b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x162U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_ha37b5b6b__0 = 0U;
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0x213U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x213U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x213U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x213U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_ha37b5b6b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x213U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_ready_in) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_h929b396b__0 
                = (1U & ((0x2c3U >= (0x3ffU & ((IData)(0xb1U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0xb1U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0xb1U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vxrand_h8df6f50b__0)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                    & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                    (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                           >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_h929b396b__0) 
                                        << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_h929b396b__0 
                = (1U & ((0x2c3U >= (0x3ffU & ((IData)(0x162U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x162U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x162U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0xb1U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0xb1U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0xb1U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0xb1U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_h929b396b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_h929b396b__0 
                = (1U & ((0x2c3U >= (0x3ffU & ((IData)(0x213U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x213U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x213U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0x162U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x162U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x162U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x162U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_h929b396b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x162U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            if ((0x40000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])) {
                __Vtemp_107[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__0__KET____DOT__div_remainder;
                __Vtemp_107[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__1__KET____DOT__div_remainder;
            } else {
                __Vtemp_107[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__0__KET____DOT__div_quotient;
                __Vtemp_107[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__1__KET____DOT__div_quotient;
            }
            __Vtemp_107[2U] = (IData)((((QData)((IData)(
                                                        ((0x40000U 
                                                          & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])
                                                          ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__3__KET____DOT__div_remainder
                                                          : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__3__KET____DOT__div_quotient))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    ((0x40000U 
                                                                      & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])
                                                                      ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__2__KET____DOT__div_remainder
                                                                      : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__2__KET____DOT__div_quotient)))));
            __Vtemp_107[3U] = (IData)(((((QData)((IData)(
                                                         ((0x40000U 
                                                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])
                                                           ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__3__KET____DOT__div_remainder
                                                           : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__3__KET____DOT__div_quotient))) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          ((0x40000U 
                                                            & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])
                                                            ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__2__KET____DOT__div_remainder
                                                            : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_div_result_in__BRA__2__KET____DOT__div_quotient)))) 
                                       >> 0x20U));
            __Vtemp_107[4U] = ((0xfffffc00U & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                << 0x15U) 
                                               | (0x1ffc00U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                     >> 0xbU)))) 
                               | ((0x3f0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 1U)) 
                                  | ((8U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 8U)) 
                                     | ((4U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]) 
                                        | ((2U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]) 
                                           | (1U & 
                                              vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]))))));
            __Vtemp_107[5U] = (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_valid_in) 
                                << 0x10U) | ((0x8000U 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                 >> 0xbU)) 
                                             | ((0x6000U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                    >> 0xbU)) 
                                                | ((0x1e00U 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                       >> 0xbU)) 
                                                   | (0x1ffU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                         >> 0xbU))))));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_h83c7d1cf__0 
                = (1U & ((0xb0U >= (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          ? (__Vtemp_107[(7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                >> 5U))] 
                             >> (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vxrand_h8df6f50b__1)));
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0x213U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x213U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x213U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x213U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vlvbound_h83c7d1cf__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x213U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        }
        vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
            = ((IData)(1U) + vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i);
    }
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0U;
    while (VL_GTS_III(32, 0xb1U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) {
        if ((VL_LTES_III(32, 0xb0U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = ((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                   & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                   (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                          >> 5U))]);
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_ha37b5b6b__0 = 0U;
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0xb1U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0xb1U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0xb1U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0xb1U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_ha37b5b6b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_ha37b5b6b__0 = 0U;
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0x162U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x162U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x162U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x162U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_ha37b5b6b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x162U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_ha37b5b6b__0 = 0U;
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0x213U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x213U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x213U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x213U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_ha37b5b6b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x213U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_ready_in) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_h929b396b__0 
                = (1U & ((0x2c3U >= (0x3ffU & ((IData)(0xb1U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0xb1U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0xb1U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vxrand_h8df6f50b__0)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                    & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                    (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                           >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_h929b396b__0) 
                                        << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_h929b396b__0 
                = (1U & ((0x2c3U >= (0x3ffU & ((IData)(0x162U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x162U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x162U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0xb1U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0xb1U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0xb1U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0xb1U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_h929b396b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_h929b396b__0 
                = (1U & ((0x2c3U >= (0x3ffU & ((IData)(0x213U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x213U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x213U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0x162U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x162U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x162U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x162U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_h929b396b__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x162U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            if ((0U != (3U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                              >> 0x11U)))) {
                __Vtemp_120[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__0__KET____DOT__mul_resulth;
                __Vtemp_120[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__1__KET____DOT__mul_resulth;
            } else {
                __Vtemp_120[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__0__KET____DOT__mul_resultl;
                __Vtemp_120[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__1__KET____DOT__mul_resultl;
            }
            __Vtemp_120[2U] = (IData)((((QData)((IData)(
                                                        ((0U 
                                                          != 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                              >> 0x11U)))
                                                          ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__3__KET____DOT__mul_resulth
                                                          : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__3__KET____DOT__mul_resultl))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    ((0U 
                                                                      != 
                                                                      (3U 
                                                                       & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                                          >> 0x11U)))
                                                                      ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__2__KET____DOT__mul_resulth
                                                                      : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__2__KET____DOT__mul_resultl)))));
            __Vtemp_120[3U] = (IData)(((((QData)((IData)(
                                                         ((0U 
                                                           != 
                                                           (3U 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                               >> 0x11U)))
                                                           ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__3__KET____DOT__mul_resulth
                                                           : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__3__KET____DOT__mul_resultl))) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          ((0U 
                                                            != 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                                >> 0x11U)))
                                                            ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__2__KET____DOT__mul_resulth
                                                            : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__g_mul_result_tmp__BRA__2__KET____DOT__mul_resultl)))) 
                                       >> 0x20U));
            __Vtemp_120[4U] = ((0xfffffc00U & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                << 0x15U) 
                                               | (0x1ffc00U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                     >> 0xbU)))) 
                               | ((0x3f0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 1U)) 
                                  | ((8U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 8U)) 
                                     | ((4U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]) 
                                        | ((2U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]) 
                                           | (1U & 
                                              vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]))))));
            __Vtemp_120[5U] = (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_valid_in) 
                                << 0x10U) | ((0x8000U 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                 >> 0xbU)) 
                                             | ((0x6000U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                    >> 0xbU)) 
                                                | ((0x1e00U 
                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                       >> 0xbU)) 
                                                   | (0x1ffU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                         >> 0xbU))))));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_h83c7d1cf__0 
                = (1U & ((0xb0U >= (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          ? (__Vtemp_120[(7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                >> 5U))] 
                             >> (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vxrand_h8df6f50b__1)));
            if (VL_LIKELY((0x2c3U >= (0x3ffU & ((IData)(0x213U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x213U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x213U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x213U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vlvbound_h83c7d1cf__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x213U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        }
        vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
            = ((IData)(1U) + vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__fire_in) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__tag_store__DOT__g_no_out_reg__DOT__ram__v0 
            = (((QData)((IData)((0x7fffffffU & (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data)))) 
                << 4U) | (QData)((IData)((0xfU & (IData)(
                                                         (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                          >> 0x1fU))))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__tag_store__DOT__g_no_out_reg__DOT__ram__v0 
            = (3U & (IData)((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                             >> 0x23U)));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__tag_store__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_122[0U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]);
        __Vtemp_122[1U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[1U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U]);
        __Vtemp_122[2U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[2U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U]);
        __Vtemp_122[3U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[3U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U]);
        __Vtemp_122[4U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[4U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]);
        __Vtemp_122[5U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[5U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U]);
        __Vtemp_122[6U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[6U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U]);
        __Vtemp_122[7U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[7U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U]);
        __Vtemp_122[8U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[8U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U]);
        __Vtemp_122[9U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[9U] 
                           & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U]);
        __Vtemp_122[0xaU] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0xaU] 
                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU]);
        __Vtemp_122[0xbU] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0xbU] 
                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU]);
        __Vtemp_122[0xcU] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0xcU] 
                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU]);
        __Vtemp_122[0xdU] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0xdU] 
                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU]);
        __Vtemp_122[0xeU] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0xeU] 
                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU]);
        __Vtemp_122[0xfU] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0xfU] 
                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU]);
        __Vtemp_122[0x10U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0x10U] 
                              & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U]);
        __Vtemp_122[0x11U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0x11U] 
                              & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x11U]);
        __Vtemp_122[0x12U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0x12U] 
                              & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x12U]);
        __Vtemp_122[0x13U] = (Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0x13U] 
                              & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x13U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x13U] 
            = ((0x3fU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x13U]) 
               | ((Vvortex_afu_shim__ConstPool__CONST_h3421a0d7_0[0U] 
                   & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U]) 
                  << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x14U] 
            = ((__Vtemp_122[0U] >> 0x1aU) | (__Vtemp_122[1U] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x15U] 
            = ((__Vtemp_122[1U] >> 0x1aU) | (__Vtemp_122[2U] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x16U] 
            = ((__Vtemp_122[2U] >> 0x1aU) | (__Vtemp_122[3U] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x17U] 
            = ((__Vtemp_122[3U] >> 0x1aU) | (__Vtemp_122[4U] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x18U] 
            = ((__Vtemp_122[4U] >> 0x1aU) | (__Vtemp_122[5U] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x19U] 
            = ((__Vtemp_122[5U] >> 0x1aU) | (__Vtemp_122[6U] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1aU] 
            = ((__Vtemp_122[6U] >> 0x1aU) | (__Vtemp_122[7U] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1bU] 
            = ((__Vtemp_122[7U] >> 0x1aU) | (__Vtemp_122[8U] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1cU] 
            = ((__Vtemp_122[8U] >> 0x1aU) | (__Vtemp_122[9U] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1dU] 
            = ((__Vtemp_122[9U] >> 0x1aU) | (__Vtemp_122[0xaU] 
                                             << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1eU] 
            = ((__Vtemp_122[0xaU] >> 0x1aU) | (__Vtemp_122[0xbU] 
                                               << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x1fU] 
            = ((__Vtemp_122[0xbU] >> 0x1aU) | (__Vtemp_122[0xcU] 
                                               << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x20U] 
            = ((__Vtemp_122[0xcU] >> 0x1aU) | (__Vtemp_122[0xdU] 
                                               << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x21U] 
            = ((__Vtemp_122[0xdU] >> 0x1aU) | (__Vtemp_122[0xeU] 
                                               << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x22U] 
            = ((__Vtemp_122[0xeU] >> 0x1aU) | (__Vtemp_122[0xfU] 
                                               << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x23U] 
            = ((__Vtemp_122[0xfU] >> 0x1aU) | (__Vtemp_122[0x10U] 
                                               << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x24U] 
            = ((__Vtemp_122[0x10U] >> 0x1aU) | (__Vtemp_122[0x11U] 
                                                << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x25U] 
            = ((__Vtemp_122[0x11U] >> 0x1aU) | (__Vtemp_122[0x12U] 
                                                << 6U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x26U] 
            = (0xfffU & ((__Vtemp_122[0x12U] >> 0x1aU) 
                         | (__Vtemp_122[0x13U] << 6U)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[3U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[2U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0U]) 
                << 8U) | ((0xfeU & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                                      ? vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U]
                                      : ((0x10U & (
                                                   vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
                                                   << 2U)) 
                                         | ((0xcU & 
                                             (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                                              >> 0x14U)) 
                                            | (3U & 
                                               vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U])))) 
                                    << 1U)) | (1U & 
                                               (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[3U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[2U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[4U] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[3U] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[1U]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[4U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[3U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[1U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[5U] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[4U] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[2U]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[5U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[4U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[2U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[6U] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[5U] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[3U]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[6U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[5U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[3U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[7U] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[6U] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[4U]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[7U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[6U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[4U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[8U] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[7U] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[5U]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[8U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[7U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[5U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[9U] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[8U] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[6U]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[9U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[8U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[6U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xaU] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[9U] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[7U]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xaU] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[9U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[7U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xbU] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xaU] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[8U]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[9U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xbU] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xaU] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[8U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xcU] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xbU] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[9U]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xaU] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xcU] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xbU] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[9U]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xdU] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xcU] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xaU]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xbU] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xdU] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xcU] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xaU]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xeU] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xdU] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xbU]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xcU] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xeU] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xdU] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xbU]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xfU] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xeU] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xcU]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xdU] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xfU] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xeU] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xcU]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x10U] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xfU] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xdU]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xeU] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x10U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xfU] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xdU]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x11U] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x10U] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xeU]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0xfU] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x11U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x10U] 
                                   >> 0xaU)) : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xeU]) 
                >> 0x18U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                               ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x12U] 
                                   << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x11U] 
                                                >> 0xaU))
                               : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xfU]) 
                             << 8U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x10U] 
            = ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                  ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x13U] 
                      << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x12U] 
                                   >> 0xaU)) : ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[5U] 
                                                 << 8U) 
                                                | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                                                   >> 0x18U))) 
                << 0xbU) | ((0x700U & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                                         ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U] 
                                             << 0x19U) 
                                            | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U] 
                                               >> 7U))
                                         : ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
                                             << 0x1dU) 
                                            | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
                                               >> 3U))) 
                                       << 8U)) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                                                    ? 
                                                   ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x12U] 
                                                     << 0x16U) 
                                                    | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x11U] 
                                                       >> 0xaU))
                                                    : 
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_data_in_w[0xfU]) 
                                                  >> 0x18U)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x11U] 
            = (((IData)(((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                          ? (((QData)((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[2U])) 
                              << 0x36U) | (((QData)((IData)(
                                                            vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[1U])) 
                                            << 0x16U) 
                                           | ((QData)((IData)(
                                                              vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U])) 
                                              >> 0xaU)))
                          : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_byteen_in_w)) 
                << 5U) | (0x1fU & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                                     ? ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x13U] 
                                         << 0x16U) 
                                        | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x12U] 
                                           >> 0xaU))
                                     : ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[5U] 
                                         << 8U) | (
                                                   vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[4U] 
                                                   >> 0x18U))) 
                                   >> 0x15U)));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x12U] 
            = (((IData)(((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                          ? (((QData)((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[2U])) 
                              << 0x36U) | (((QData)((IData)(
                                                            vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[1U])) 
                                            << 0x16U) 
                                           | ((QData)((IData)(
                                                              vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U])) 
                                              >> 0xaU)))
                          : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_byteen_in_w)) 
                >> 0x1bU) | ((IData)((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                                        ? (((QData)((IData)(
                                                            vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[2U])) 
                                            << 0x36U) 
                                           | (((QData)((IData)(
                                                               vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[1U])) 
                                               << 0x16U) 
                                              | ((QData)((IData)(
                                                                 vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U])) 
                                                 >> 0xaU)))
                                        : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_byteen_in_w) 
                                      >> 0x20U)) << 5U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x13U] 
            = ((0xffffffc0U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0x13U]) 
               | ((0x20U & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                              ? (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x13U] 
                                 >> 4U) : (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[5U] 
                                           >> 0x12U)) 
                            << 5U)) | ((IData)((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)
                                                  ? 
                                                 (((QData)((IData)(
                                                                   vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[2U])) 
                                                   << 0x36U) 
                                                  | (((QData)((IData)(
                                                                      vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[1U])) 
                                                      << 0x16U) 
                                                     | ((QData)((IData)(
                                                                        vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U])) 
                                                        >> 0xaU)))
                                                  : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_mem_req_multi_word_line__DOT__mem_req_byteen_in_w) 
                                                >> 0x20U)) 
                                       >> 0x1bU)));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__execute_fire) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 
            = ((0x7ffffffffe00ULL & (((QData)((IData)(
                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU])) 
                                      << 0x14U) | (0xffffffffffe00ULL 
                                                   & ((QData)((IData)(
                                                                      vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])) 
                                                      >> 0xcU)))) 
               | (QData)((IData)(((0x1f8U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 2U)) 
                                  | (7U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U])))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__acquire_addr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0U;
    while (VL_GTS_III(32, 0x87U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) {
        if ((VL_LTES_III(32, 0x86U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = ((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                   & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                   (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                          >> 5U))]);
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0 = 0U;
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x87U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x87U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x87U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x87U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x87U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0 = 0U;
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x10eU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x10eU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x10eU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x10eU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x10eU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0 = 0U;
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x195U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x195U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x195U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x195U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x195U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0 = 0U;
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x21cU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x21cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x21cU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x21cU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x21cU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0 = 0U;
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x2a3U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x2a3U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x2a3U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x2a3U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x2a3U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0 = 0U;
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x32aU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x32aU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x32aU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x32aU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x32aU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0 = 0U;
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x3b1U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x3b1U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x3b1U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x3b1U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x3b1U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0 = 0U;
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x438U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x438U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x438U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x438U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x438U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0 = 0U;
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x4bfU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x4bfU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x4bfU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x4bfU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h10d88837__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x4bfU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__fsqrt_ready) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0 
                = (1U & ((0x545U >= (0x7ffU & ((IData)(0x87U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x87U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x87U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                    & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                    (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                           >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0) 
                                        << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0 
                = (1U & ((0x545U >= (0x7ffU & ((IData)(0x10eU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x10eU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x10eU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x87U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x87U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x87U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x87U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x87U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0 
                = (1U & ((0x545U >= (0x7ffU & ((IData)(0x195U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x195U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x195U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x10eU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x10eU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x10eU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x10eU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x10eU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0 
                = (1U & ((0x545U >= (0x7ffU & ((IData)(0x21cU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x21cU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x21cU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x195U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x195U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x195U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x195U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x195U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0 
                = (1U & ((0x545U >= (0x7ffU & ((IData)(0x2a3U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x2a3U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x2a3U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x21cU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x21cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x21cU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x21cU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x21cU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0 
                = (1U & ((0x545U >= (0x7ffU & ((IData)(0x32aU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x32aU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x32aU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x2a3U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x2a3U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x2a3U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x2a3U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x2a3U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0 
                = (1U & ((0x545U >= (0x7ffU & ((IData)(0x3b1U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x3b1U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x3b1U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x32aU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x32aU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x32aU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x32aU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x32aU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0 
                = (1U & ((0x545U >= (0x7ffU & ((IData)(0x438U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x438U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x438U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x3b1U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x3b1U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x3b1U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x3b1U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x3b1U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0 
                = (1U & ((0x545U >= (0x7ffU & ((IData)(0x4bfU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x4bfU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x4bfU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x438U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x438U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x438U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x438U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_hf0af6e36__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x438U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            __Vtemp_133[0U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__result_fsqrt_r[0U] 
                                << 5U) | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT_____05Ffflags_merged));
            __Vtemp_133[1U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__result_fsqrt_r[0U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__result_fsqrt_r[1U] 
                                             << 5U));
            __Vtemp_133[2U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__result_fsqrt_r[1U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__result_fsqrt_r[2U] 
                                             << 5U));
            __Vtemp_133[3U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__result_fsqrt_r[2U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__result_fsqrt_r[3U] 
                                             << 5U));
            __Vtemp_133[4U] = (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__fsqrt_valid) 
                                << 6U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__acquire_addr_r) 
                                           << 5U) | 
                                          (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__result_fsqrt_r[3U] 
                                           >> 0x1bU)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h6b839c03__0 
                = (1U & ((0x86U >= (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          ? (__Vtemp_133[(7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                >> 5U))] 
                             >> (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1)));
            if (VL_LIKELY((0x545U >= (0x7ffU & ((IData)(0x4bfU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x4bfU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x4bfU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x4bfU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vlvbound_h6b839c03__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x4bfU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        }
        vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
            = ((IData)(1U) + vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i);
    }
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0U;
    while (VL_GTS_III(32, 0x87U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) {
        if ((VL_LTES_III(32, 0x86U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = ((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                   & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                   (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                          >> 5U))]);
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x87U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x87U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x87U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x87U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x87U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x10eU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x10eU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x10eU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x10eU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x10eU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x195U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x195U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x195U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x195U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x195U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x21cU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x21cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x21cU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x21cU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x21cU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x2a3U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x2a3U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x2a3U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x2a3U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x2a3U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x32aU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x32aU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x32aU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x32aU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x32aU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x3b1U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x3b1U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x3b1U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x3b1U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x3b1U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x438U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x438U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x438U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x438U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x438U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x4bfU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x4bfU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x4bfU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x4bfU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x4bfU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x546U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x546U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x546U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x546U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x546U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x5cdU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x5cdU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5cdU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x5cdU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x5cdU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x654U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x654U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x654U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x654U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x654U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x6dbU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x6dbU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x6dbU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x6dbU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x6dbU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0 = 0U;
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x762U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x762U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x762U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x762U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_hb89a3195__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x762U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__fdiv_ready) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x87U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x87U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x87U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                    & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                    (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                           >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                        << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x10eU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x10eU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x10eU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x87U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x87U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x87U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x87U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x87U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x195U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x195U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x195U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x10eU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x10eU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x10eU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x10eU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x10eU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x21cU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x21cU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x21cU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x195U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x195U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x195U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x195U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x195U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x2a3U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x2a3U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x2a3U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x21cU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x21cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x21cU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x21cU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x21cU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x32aU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x32aU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x32aU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x2a3U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x2a3U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x2a3U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x2a3U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x2a3U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x3b1U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x3b1U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x3b1U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x32aU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x32aU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x32aU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x32aU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x32aU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x438U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x438U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x438U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x3b1U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x3b1U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x3b1U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x3b1U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x3b1U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x4bfU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x4bfU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x4bfU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x438U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x438U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x438U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x438U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x438U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x546U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x546U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x546U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x4bfU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x4bfU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x4bfU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x4bfU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x4bfU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x5cdU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x5cdU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x5cdU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x546U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x546U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x546U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x546U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x546U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x654U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x654U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x654U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x5cdU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x5cdU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5cdU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x5cdU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x5cdU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x6dbU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x6dbU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x6dbU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x654U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x654U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x654U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x654U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x654U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0 
                = (1U & ((0x7e8U >= (0x7ffU & ((IData)(0x762U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x3fU & (((IData)(0x762U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x762U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x6dbU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x6dbU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x6dbU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x6dbU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h7e689713__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x6dbU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            __Vtemp_137[0U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__result_fdiv_r[0U] 
                                << 5U) | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT_____05Ffflags_merged));
            __Vtemp_137[1U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__result_fdiv_r[0U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__result_fdiv_r[1U] 
                                             << 5U));
            __Vtemp_137[2U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__result_fdiv_r[1U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__result_fdiv_r[2U] 
                                             << 5U));
            __Vtemp_137[3U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__result_fdiv_r[2U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__result_fdiv_r[3U] 
                                             << 5U));
            __Vtemp_137[4U] = (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__fdiv_valid) 
                                << 6U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__acquire_addr_r) 
                                           << 5U) | 
                                          (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__result_fdiv_r[3U] 
                                           >> 0x1bU)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h48371995__0 
                = (1U & ((0x86U >= (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          ? (__Vtemp_137[(7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                >> 5U))] 
                             >> (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1)));
            if (VL_LIKELY((0x7e8U >= (0x7ffU & ((IData)(0x762U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x3fU 
                                                                                & (((IData)(0x762U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x762U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x3fU & (((IData)(0x762U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vlvbound_h48371995__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x762U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        }
        vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
            = ((IData)(1U) + vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i);
    }
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0U;
    while (VL_GTS_III(32, 0x87U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) {
        if ((VL_LTES_III(32, 0x86U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = ((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                   & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                   (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                          >> 5U))]);
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h78b5a936__0 = 0U;
            if (VL_LIKELY((0x2a2U >= (0x3ffU & ((IData)(0x87U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x87U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x87U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x87U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h78b5a936__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x87U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h78b5a936__0 = 0U;
            if (VL_LIKELY((0x2a2U >= (0x3ffU & ((IData)(0x10eU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x10eU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x10eU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x10eU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h78b5a936__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x10eU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h78b5a936__0 = 0U;
            if (VL_LIKELY((0x2a2U >= (0x3ffU & ((IData)(0x195U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x195U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x195U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x195U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h78b5a936__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x195U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h78b5a936__0 = 0U;
            if (VL_LIKELY((0x2a2U >= (0x3ffU & ((IData)(0x21cU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x21cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x21cU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x21cU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h78b5a936__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x21cU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__fcvt_ready) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h895d7db8__0 
                = (1U & ((0x2a2U >= (0x3ffU & ((IData)(0x87U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x87U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x87U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                    & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                    (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                           >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h895d7db8__0) 
                                        << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h895d7db8__0 
                = (1U & ((0x2a2U >= (0x3ffU & ((IData)(0x10eU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x10eU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x10eU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x2a2U >= (0x3ffU & ((IData)(0x87U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x87U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x87U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x87U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h895d7db8__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x87U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h895d7db8__0 
                = (1U & ((0x2a2U >= (0x3ffU & ((IData)(0x195U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x195U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x195U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x2a2U >= (0x3ffU & ((IData)(0x10eU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x10eU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x10eU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x10eU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h895d7db8__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x10eU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h895d7db8__0 
                = (1U & ((0x2a2U >= (0x3ffU & ((IData)(0x21cU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x21cU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x21cU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x2a2U >= (0x3ffU & ((IData)(0x195U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x195U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x195U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x195U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h895d7db8__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x195U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            __Vtemp_141[0U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__result_fcvt[0U] 
                                << 5U) | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT_____05Ffflags_merged));
            __Vtemp_141[1U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__result_fcvt[0U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__result_fcvt[1U] 
                                             << 5U));
            __Vtemp_141[2U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__result_fcvt[1U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__result_fcvt[2U] 
                                             << 5U));
            __Vtemp_141[3U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__result_fcvt[2U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__result_fcvt[3U] 
                                             << 5U));
            __Vtemp_141[4U] = (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__fcvt_valid) 
                                << 6U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__acquire_addr_r) 
                                           << 5U) | 
                                          (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__result_fcvt[3U] 
                                           >> 0x1bU)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h81e316b3__0 
                = (1U & ((0x86U >= (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          ? (__Vtemp_141[(7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                >> 5U))] 
                             >> (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1)));
            if (VL_LIKELY((0x2a2U >= (0x3ffU & ((IData)(0x21cU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x21cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x21cU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x21cU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vlvbound_h81e316b3__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x21cU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        }
        vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
            = ((IData)(1U) + vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i);
    }
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0U;
    while (VL_GTS_III(32, 0x87U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) {
        if ((VL_LTES_III(32, 0x86U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = ((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                   & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                   (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                          >> 5U))]);
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_h30a77c0a__0 = 0U;
            if (VL_LIKELY((0x21bU >= (0x3ffU & ((IData)(0x87U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x87U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x87U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x87U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_h30a77c0a__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x87U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_h30a77c0a__0 = 0U;
            if (VL_LIKELY((0x21bU >= (0x3ffU & ((IData)(0x10eU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x10eU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x10eU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x10eU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_h30a77c0a__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x10eU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_h30a77c0a__0 = 0U;
            if (VL_LIKELY((0x21bU >= (0x3ffU & ((IData)(0x195U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x195U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x195U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x195U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_h30a77c0a__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x195U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__fma_ready) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_he07d8e8d__0 
                = (1U & ((0x21bU >= (0x3ffU & ((IData)(0x87U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x87U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x87U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                    & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                    (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                           >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_he07d8e8d__0) 
                                        << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_he07d8e8d__0 
                = (1U & ((0x21bU >= (0x3ffU & ((IData)(0x10eU) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x10eU) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x10eU) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x21bU >= (0x3ffU & ((IData)(0x87U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x87U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x87U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x87U) + 
                                   (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_he07d8e8d__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x87U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_he07d8e8d__0 
                = (1U & ((0x21bU >= (0x3ffU & ((IData)(0x195U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0x1fU & (((IData)(0x195U) 
                                        + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                       >> 5U))] >> 
                             (0x1fU & ((IData)(0x195U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            if (VL_LIKELY((0x21bU >= (0x3ffU & ((IData)(0x10eU) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x10eU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x10eU) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x10eU) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_he07d8e8d__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x10eU) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
            __Vtemp_145[0U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__result_fma[0U] 
                                << 5U) | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT_____05Ffflags_merged));
            __Vtemp_145[1U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__result_fma[0U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__result_fma[1U] 
                                             << 5U));
            __Vtemp_145[2U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__result_fma[1U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__result_fma[2U] 
                                             << 5U));
            __Vtemp_145[3U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__result_fma[2U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__result_fma[3U] 
                                             << 5U));
            __Vtemp_145[4U] = (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__fma_valid) 
                                << 6U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__acquire_addr_r) 
                                           << 5U) | 
                                          (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__result_fma[3U] 
                                           >> 0x1bU)));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_h42e9b2ab__0 
                = (1U & ((0x86U >= (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          ? (__Vtemp_145[(7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                >> 5U))] 
                             >> (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1)));
            if (VL_LIKELY((0x21bU >= (0x3ffU & ((IData)(0x195U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0x1fU 
                                                                                & (((IData)(0x195U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x195U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0x1fU & (((IData)(0x195U) 
                                   + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                  >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vlvbound_h42e9b2ab__0) 
                                               << (0x1fU 
                                                   & ((IData)(0x195U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        }
        vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
            = ((IData)(1U) + vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i);
    }
    vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i = 0U;
    while (VL_GTS_III(32, 0x88U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) {
        if ((VL_LTES_III(32, 0x87U, vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = ((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                   & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                   (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                          >> 5U))]);
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vlvbound_h432dbf4f__0 = 0U;
            if (VL_LIKELY((0x10fU >= (0x1ffU & ((IData)(0x88U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0xfU 
                                                                                & (((IData)(0x88U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x88U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0xfU & (((IData)(0x88U) + 
                                  (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                 >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vlvbound_h432dbf4f__0) 
                                              << (0x1fU 
                                                  & ((IData)(0x88U) 
                                                     + 
                                                     (0xffU 
                                                      & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__fncp_ready) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vlvbound_h49c93066__0 
                = (1U & ((0x10fU >= (0x1ffU & ((IData)(0x88U) 
                                               + (0xffU 
                                                  & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          ? (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                             (0xfU & (((IData)(0x88U) 
                                       + (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x88U) 
                                                      + 
                                                      (0xffU 
                                                       & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0)));
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(7U 
                                                                                & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))) 
                    & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                    (7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                           >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vlvbound_h49c93066__0) 
                                        << (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)));
            __Vtemp_150[0U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__result_fncp[0U] 
                                << 5U) | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT_____05Ffflags_merged));
            __Vtemp_150[1U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__result_fncp[0U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__result_fncp[1U] 
                                             << 5U));
            __Vtemp_150[2U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__result_fncp[1U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__result_fncp[2U] 
                                             << 5U));
            __Vtemp_150[3U] = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__result_fncp[2U] 
                                >> 0x1bU) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__result_fncp[3U] 
                                             << 5U));
            __Vtemp_150[4U] = (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__fncp_valid) 
                                << 7U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__acquire_addr_r) 
                                           << 6U) | 
                                          ((((6U <= (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_req_frm)) 
                                             | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__is_fcmp)) 
                                            << 5U) 
                                           | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__result_fncp[3U] 
                                              >> 0x1bU))));
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vlvbound_hf82bc284__0 
                = (1U & ((0x87U >= (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          ? (__Vtemp_150[(7U & (vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
                                                >> 5U))] 
                             >> (0x1fU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))
                          : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1)));
            if (VL_LIKELY((0x10fU >= (0x1ffU & ((IData)(0x88U) 
                                                + (0xffU 
                                                   & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[(0xfU 
                                                                                & (((IData)(0x88U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x88U) 
                                             + (0xffU 
                                                & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i))))) 
                        & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[
                        (0xfU & (((IData)(0x88U) + 
                                  (0xffU & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)) 
                                 >> 5U))]) | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vlvbound_hf82bc284__0) 
                                              << (0x1fU 
                                                  & ((IData)(0x88U) 
                                                     + 
                                                     (0xffU 
                                                      & vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i)))));
            }
        }
        vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i 
            = ((IData)(1U) + vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__unnamedblk1__DOT__i);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                          >> 0x17U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                << 9U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                          >> 0x17U));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0xffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                        >> 0x17U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_finalize_st1) 
         & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 7U));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 3U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[3U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[4U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[5U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[6U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[7U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[8U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[9U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xaU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xbU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xcU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xdU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xeU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xfU];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                        >> 1U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[3U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[4U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[5U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[6U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[7U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[8U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[9U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xaU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xbU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xcU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xdU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xeU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xfU];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                        >> 1U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[3U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[4U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[5U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[6U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[7U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[8U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[9U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xaU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xbU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xcU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xdU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xeU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xfU];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                        >> 1U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[1U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[2U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[3U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[4U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[5U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[6U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[7U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[8U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[9U];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xaU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xbU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xcU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xdU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xeU];
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xfU];
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                        >> 1U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = ((0xffffffc0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                               << 5U)) | ((0x20U & 
                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 8U)) 
                                          | ((0x1eU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                 >> 6U)) 
                                             | (1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 0x1aU)))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x10U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | ((IData)(
                                                           ((0x2000000U 
                                                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                                             ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                                             : 0xffffffffffffffffULL)) 
                                                   << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x11U] 
            = (((IData)(((0x2000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                          ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                          : 0xffffffffffffffffULL)) 
                >> 0x1aU) | ((IData)((((0x2000000U 
                                        & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                        ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                        : 0xffffffffffffffffULL) 
                                      >> 0x20U)) << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x12U] 
            = ((0x7fffffc0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               << 5U)) | ((IData)((
                                                   ((0x2000000U 
                                                     & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                                     ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                                     : 0xffffffffffffffffULL) 
                                                   >> 0x20U)) 
                                          >> 0x1aU));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = ((0xffffffc0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                               << 5U)) | ((0x20U & 
                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 8U)) 
                                          | ((0x1eU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                 >> 6U)) 
                                             | (1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 0x1aU)))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x10U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | ((IData)(
                                                           ((0x2000000U 
                                                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                                             ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                                             : 0xffffffffffffffffULL)) 
                                                   << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x11U] 
            = (((IData)(((0x2000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                          ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                          : 0xffffffffffffffffULL)) 
                >> 0x1aU) | ((IData)((((0x2000000U 
                                        & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                        ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                        : 0xffffffffffffffffULL) 
                                      >> 0x20U)) << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x12U] 
            = ((0x7fffffc0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               << 5U)) | ((IData)((
                                                   ((0x2000000U 
                                                     & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                                     ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                                     : 0xffffffffffffffffULL) 
                                                   >> 0x20U)) 
                                          >> 0x1aU));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = ((0xffffffc0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                               << 5U)) | ((0x20U & 
                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 8U)) 
                                          | ((0x1eU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                 >> 6U)) 
                                             | (1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 0x1aU)))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x10U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | ((IData)(
                                                           ((0x2000000U 
                                                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                                             ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                                             : 0xffffffffffffffffULL)) 
                                                   << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x11U] 
            = (((IData)(((0x2000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                          ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                          : 0xffffffffffffffffULL)) 
                >> 0x1aU) | ((IData)((((0x2000000U 
                                        & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                        ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                        : 0xffffffffffffffffULL) 
                                      >> 0x20U)) << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x12U] 
            = ((0x7fffffc0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               << 5U)) | ((IData)((
                                                   ((0x2000000U 
                                                     & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                                     ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                                     : 0xffffffffffffffffULL) 
                                                   >> 0x20U)) 
                                          >> 0x1aU));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = ((0xffffffc0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                               << 5U)) | ((0x20U & 
                                           (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 8U)) 
                                          | ((0x1eU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                 >> 6U)) 
                                             | (1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 0x1aU)))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     >> 0x1bU)) | (0xffffffc0U 
                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                      << 5U)));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x10U] 
            = (((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 5U)) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 0x1bU)) | ((IData)(
                                                           ((0x2000000U 
                                                             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                                             ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                                             : 0xffffffffffffffffULL)) 
                                                   << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x11U] 
            = (((IData)(((0x2000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                          ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                          : 0xffffffffffffffffULL)) 
                >> 0x1aU) | ((IData)((((0x2000000U 
                                        & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                        ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                        : 0xffffffffffffffffULL) 
                                      >> 0x20U)) << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x12U] 
            = ((0x7fffffc0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               << 5U)) | ((IData)((
                                                   ((0x2000000U 
                                                     & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])
                                                     ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w
                                                     : 0xffffffffffffffffULL) 
                                                   >> 0x20U)) 
                                          >> 0x1aU));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0U] 
                << 6U) | ((0x20U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                    >> 8U)) | ((0x1eU 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)) 
                                               | (1U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 0x12U)))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[1U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[1U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[2U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[2U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[3U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[3U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[4U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[5U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[4U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[5U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[6U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[5U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[6U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[7U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[6U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[7U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[8U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[7U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[8U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[9U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[8U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[9U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xaU] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[9U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xaU] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xbU] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xaU] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xbU] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xcU] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xbU] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xcU] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xdU] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xcU] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xdU] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xeU] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xdU] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xeU] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0xfU] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xeU] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xfU] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x10U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0xfU] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0x10U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x11U] 
            = ((Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0x10U] 
                >> 0x1aU) | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0x11U] 
                             << 6U));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x12U] 
            = ((0xffffffc0U & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                << 0xfU) | (0x7fc0U 
                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                               >> 0x11U)))) 
               | (Vvortex_afu_shim__ConstPool__CONST_h026f17ba_0[0x11U] 
                  >> 0x1aU));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0[0x13U] = 0U;
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_finalize_st1) 
         & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 7U));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 3U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 1U;
    }
    if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_finalize_st1) 
         & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 7U));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 3U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 1U;
    }
    if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_finalize_st1) 
         & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 7U));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 3U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 1U;
    }
    if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_finalize_st1) 
         & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 7U));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 
            = (0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                       >> 3U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_index__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = ((0x40000U & ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0) 
                                | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_init_st0))) 
                            << 0x12U)) | (0x3ffffU 
                                          & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                              << 7U) 
                                             | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                >> 0x19U))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0xffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                        >> 0x11U));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = ((0x40000U & ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_flush_st0) 
                                | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_init_st0))) 
                            << 0x12U)) | (0x3ffffU 
                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                             >> 1U)));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x3fU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                         << 5U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                   >> 0x1bU)));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = ((0x40000U & ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_flush_st0) 
                                | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_init_st0))) 
                            << 0x12U)) | (0x3ffffU 
                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                             >> 1U)));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x3fU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                         << 5U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                   >> 0x1bU)));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = ((0x40000U & ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_flush_st0) 
                                | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_init_st0))) 
                            << 0x12U)) | (0x3ffffU 
                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                             >> 1U)));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x3fU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                         << 5U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                   >> 0x1bU)));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = ((0x40000U & ((~ ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0) 
                                | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_init_st0))) 
                            << 0x12U)) | (0x3ffffU 
                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                             >> 1U)));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = (0x3fU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                         << 5U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                   >> 0x1bU)));
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_allocate_st0) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 
            = (((QData)((IData)((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         >> 8U)))) 
                << 0x28U) | (((QData)((IData)((0xfU 
                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                  >> 0xcU)))) 
                              << 0x24U) | (((QData)((IData)(
                                                            ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                              << 0xfU) 
                                                             | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0x11U)))) 
                                            << 4U) 
                                           | (QData)((IData)(
                                                             ((0xeU 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 3U)) 
                                                              | (1U 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                    >> 7U))))))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_allocate_st0) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = (((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                 << 9U) | (0x1f0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x17U))) | 
               ((0xeU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         >> 3U)) | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                          >> 7U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = ((0x300000U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                             << 0xcU)) | ((0xffff0U 
                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                              >> 6U)) 
                                          | (0xfU & 
                                             (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                              >> 0x17U))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_allocate_st0) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = (((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                 << 9U) | (0x1f0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x17U))) | 
               ((0xeU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         >> 3U)) | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                          >> 7U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = ((0x300000U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                             << 0xcU)) | ((0xffff0U 
                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                              >> 6U)) 
                                          | (0xfU & 
                                             (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                              >> 0x17U))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_allocate_st0) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = (((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                 << 9U) | (0x1f0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x17U))) | 
               ((0xeU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         >> 3U)) | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                          >> 7U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = ((0x300000U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                             << 0xcU)) | ((0xffff0U 
                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                              >> 6U)) 
                                          | (0xfU & 
                                             (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                              >> 0x17U))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_allocate_st0) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[0U] 
            = (((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                 << 9U) | (0x1f0U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                     >> 0x17U))) | 
               ((0xeU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         >> 3U)) | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                          >> 7U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[1U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[2U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[3U] 
            = ((0xfU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                        >> 0x17U)) | ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                       << 9U) | (0x1f0U 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                    >> 0x17U))));
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0[4U] 
            = ((0x300000U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                             << 0xcU)) | ((0xffff0U 
                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                              >> 6U)) 
                                          | (0xfU & 
                                             (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                              >> 0x17U))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__entries__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_q_push) {
        vlSelf->__VdlyVal__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = ((0x3f00U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_tid_enc__DOT__g_model1__DOT__addr
                                   [5U]) << 8U)) | 
               (0xffU & (((0U == (0x1fU & ((IData)(0x4cU) 
                                           + (0x1ffU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (0x3fU 
                                                               & (IData)(
                                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_tid_enc__DOT__g_model1__DOT__addr
                                                                         [5U])), 3U)))))
                           ? 0U : (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__l3cache__DOT__mem_bus_tmp_if.req_data[
                                   (((IData)(0x53U) 
                                     + (0x1ffU & VL_SHIFTL_III(9,9,32, 
                                                               (0x3fU 
                                                                & (IData)(
                                                                          vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_tid_enc__DOT__g_model1__DOT__addr
                                                                          [5U])), 3U))) 
                                    >> 5U)] << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(0x4cU) 
                                                      + 
                                                      (0x1ffU 
                                                       & VL_SHIFTL_III(9,9,32, 
                                                                       (0x3fU 
                                                                        & (IData)(
                                                                                vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_tid_enc__DOT__g_model1__DOT__addr
                                                                                [5U])), 3U))))))) 
                         | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__l3cache__DOT__mem_bus_tmp_if.req_data[
                            (((IData)(0x4cU) + (0x1ffU 
                                                & VL_SHIFTL_III(9,9,32, 
                                                                (0x3fU 
                                                                 & (IData)(
                                                                           vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_tid_enc__DOT__g_model1__DOT__addr
                                                                           [5U])), 3U))) 
                             >> 5U)] >> (0x1fU & ((IData)(0x4cU) 
                                                  + 
                                                  (0x1ffU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (0x3fU 
                                                                    & (IData)(
                                                                              vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_tid_enc__DOT__g_model1__DOT__addr
                                                                              [5U])), 3U))))))));
        vlSelf->__VdlyDim0__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__wr_ptr_r;
        vlSelf->__VdlySet__vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram__v0 = 1U;
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1 
        = (((((~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 0x10U)) & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_0) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 0x10U)))) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_cache_wr_st1)) 
            & ((0xffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                         >> 0x11U)) == (0xffU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                 >> 0x17U)))) 
           & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__rdw_hazard3_st1 
        = (((((~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 0x1aU)) & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_hd4716e48_0_0) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 0x18U)))) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_cache_wr_st1)) 
            & ((0x3fU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                          << 5U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                    >> 0x1bU))) == 
               (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                         >> 1U)))) & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__rdw_hazard3_st1)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__rdw_hazard3_st1 
        = (((((~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 0x1aU)) & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h8adeb091_0_0) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 0x18U)))) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_cache_wr_st1)) 
            & ((0x3fU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                          << 5U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                    >> 0x1bU))) == 
               (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                         >> 1U)))) & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__rdw_hazard3_st1)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__rdw_hazard3_st1 
        = (((((~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 0x1aU)) & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h93a04614_0_0) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 0x18U)))) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_cache_wr_st1)) 
            & ((0x3fU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                          << 5U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                    >> 0x1bU))) == 
               (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                         >> 1U)))) & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__rdw_hazard3_st1)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1 
        = (((((~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 0x1aU)) & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h62b89d93_0_0) 
                                | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 0x18U)))) 
             & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_cache_wr_st1)) 
            & ((0x3fU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                          << 5U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                    >> 0x1bU))) == 
               (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                         >> 1U)))) & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1)));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_187[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U];
        __Vtemp_187[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U];
        __Vtemp_187[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U];
        __Vtemp_187[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U];
        __Vtemp_187[4U] = (0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
               | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                  << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((__Vtemp_187[0U] >> 0x1cU) | (__Vtemp_187[1U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = ((__Vtemp_187[1U] >> 0x1cU) | (__Vtemp_187[2U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = ((__Vtemp_187[2U] >> 0x1cU) | (__Vtemp_187[3U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = (0xffU & ((__Vtemp_187[3U] >> 0x1cU) 
                        | (__Vtemp_187[4U] << 4U)));
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))))) {
            __Vtemp_191[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U];
            __Vtemp_191[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U];
            __Vtemp_191[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U];
            __Vtemp_191[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U];
            __Vtemp_191[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U];
            __Vtemp_191[5U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U];
            __Vtemp_191[6U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U];
            __Vtemp_191[7U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U];
            __Vtemp_191[8U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U];
            __Vtemp_191[9U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U];
            __Vtemp_191[0xaU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU];
            __Vtemp_191[0xbU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU];
            __Vtemp_191[0xcU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU];
            __Vtemp_191[0xdU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU];
            __Vtemp_191[0xeU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU];
            __Vtemp_191[0xfU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU];
        } else {
            __Vtemp_191[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0U];
            __Vtemp_191[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][1U];
            __Vtemp_191[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][2U];
            __Vtemp_191[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][3U];
            __Vtemp_191[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][4U];
            __Vtemp_191[5U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][5U];
            __Vtemp_191[6U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][6U];
            __Vtemp_191[7U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][7U];
            __Vtemp_191[8U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][8U];
            __Vtemp_191[9U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][9U];
            __Vtemp_191[0xaU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xaU];
            __Vtemp_191[0xbU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xbU];
            __Vtemp_191[0xcU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xcU];
            __Vtemp_191[0xdU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xdU];
            __Vtemp_191[0xeU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xeU];
            __Vtemp_191[0xfU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xfU];
        }
        __Vtemp_193[0U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_191[
                                       ((IData)(1U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_191[(0xfU & 
                                             (VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U) 
                                              >> 5U))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            << 1U) | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0xeU)));
        __Vtemp_193[1U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_191[
                                       ((IData)(1U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_191[(0xfU & 
                                             (VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U) 
                                              >> 5U))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_191[
                                            ((IData)(2U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_191[
                                             ((IData)(1U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_193[2U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_191[
                                       ((IData)(2U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_191[((IData)(1U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_191[
                                            ((IData)(3U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_191[
                                             ((IData)(2U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_193[3U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_191[
                                       ((IData)(3U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_191[((IData)(2U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_191[
                                            ((IData)(4U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_191[
                                             ((IData)(3U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_193[4U] = ((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                           (3U 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                               >> 0xfU)), 7U)))
                              ? 0U : (__Vtemp_191[((IData)(4U) 
                                                   + 
                                                   (0xfU 
                                                    & (VL_SHIFTL_III(9,9,32, 
                                                                     (3U 
                                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                         >> 0xfU)), 7U) 
                                                       >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & VL_SHIFTL_III(9,9,32, 
                                                             (3U 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                 >> 0xfU)), 7U))))) 
                            | (__Vtemp_191[((IData)(3U) 
                                            + (0xfU 
                                               & (VL_SHIFTL_III(9,9,32, 
                                                                (3U 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                    >> 0xfU)), 7U) 
                                                  >> 5U)))] 
                               >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                         (3U 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                             >> 0xfU)), 7U)))) 
                           >> 0x1fU);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = __Vtemp_193[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = __Vtemp_193[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = __Vtemp_193[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = __Vtemp_193[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((0xfffffff0U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
               | ((0xeU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                           >> 0xaU)) | __Vtemp_193[4U]));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_195[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U];
        __Vtemp_195[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U];
        __Vtemp_195[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U];
        __Vtemp_195[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U];
        __Vtemp_195[4U] = (0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
               | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                  << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((__Vtemp_195[0U] >> 0x1cU) | (__Vtemp_195[1U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = ((__Vtemp_195[1U] >> 0x1cU) | (__Vtemp_195[2U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = ((__Vtemp_195[2U] >> 0x1cU) | (__Vtemp_195[3U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = (0xffU & ((__Vtemp_195[3U] >> 0x1cU) 
                        | (__Vtemp_195[4U] << 4U)));
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))))) {
            __Vtemp_199[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U];
            __Vtemp_199[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U];
            __Vtemp_199[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U];
            __Vtemp_199[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U];
            __Vtemp_199[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U];
            __Vtemp_199[5U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U];
            __Vtemp_199[6U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U];
            __Vtemp_199[7U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U];
            __Vtemp_199[8U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U];
            __Vtemp_199[9U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U];
            __Vtemp_199[0xaU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU];
            __Vtemp_199[0xbU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU];
            __Vtemp_199[0xcU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU];
            __Vtemp_199[0xdU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU];
            __Vtemp_199[0xeU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU];
            __Vtemp_199[0xfU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU];
        } else {
            __Vtemp_199[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0U];
            __Vtemp_199[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][1U];
            __Vtemp_199[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][2U];
            __Vtemp_199[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][3U];
            __Vtemp_199[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][4U];
            __Vtemp_199[5U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][5U];
            __Vtemp_199[6U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][6U];
            __Vtemp_199[7U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][7U];
            __Vtemp_199[8U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][8U];
            __Vtemp_199[9U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][9U];
            __Vtemp_199[0xaU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xaU];
            __Vtemp_199[0xbU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xbU];
            __Vtemp_199[0xcU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xcU];
            __Vtemp_199[0xdU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xdU];
            __Vtemp_199[0xeU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xeU];
            __Vtemp_199[0xfU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xfU];
        }
        __Vtemp_201[0U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_199[
                                       ((IData)(1U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_199[(0xfU & 
                                             (VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U) 
                                              >> 5U))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            << 1U) | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0xeU)));
        __Vtemp_201[1U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_199[
                                       ((IData)(1U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_199[(0xfU & 
                                             (VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U) 
                                              >> 5U))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_199[
                                            ((IData)(2U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_199[
                                             ((IData)(1U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_201[2U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_199[
                                       ((IData)(2U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_199[((IData)(1U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_199[
                                            ((IData)(3U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_199[
                                             ((IData)(2U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_201[3U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_199[
                                       ((IData)(3U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_199[((IData)(2U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_199[
                                            ((IData)(4U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_199[
                                             ((IData)(3U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_201[4U] = ((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                           (3U 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                               >> 0xfU)), 7U)))
                              ? 0U : (__Vtemp_199[((IData)(4U) 
                                                   + 
                                                   (0xfU 
                                                    & (VL_SHIFTL_III(9,9,32, 
                                                                     (3U 
                                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                         >> 0xfU)), 7U) 
                                                       >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & VL_SHIFTL_III(9,9,32, 
                                                             (3U 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                 >> 0xfU)), 7U))))) 
                            | (__Vtemp_199[((IData)(3U) 
                                            + (0xfU 
                                               & (VL_SHIFTL_III(9,9,32, 
                                                                (3U 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                    >> 0xfU)), 7U) 
                                                  >> 5U)))] 
                               >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                         (3U 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                             >> 0xfU)), 7U)))) 
                           >> 0x1fU);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = __Vtemp_201[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = __Vtemp_201[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = __Vtemp_201[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = __Vtemp_201[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((0xfffffff0U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
               | ((0xeU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                           >> 0xaU)) | __Vtemp_201[4U]));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_203[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U];
        __Vtemp_203[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U];
        __Vtemp_203[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U];
        __Vtemp_203[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U];
        __Vtemp_203[4U] = (0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
               | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                  << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((__Vtemp_203[0U] >> 0x1cU) | (__Vtemp_203[1U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = ((__Vtemp_203[1U] >> 0x1cU) | (__Vtemp_203[2U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = ((__Vtemp_203[2U] >> 0x1cU) | (__Vtemp_203[3U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = (0xffU & ((__Vtemp_203[3U] >> 0x1cU) 
                        | (__Vtemp_203[4U] << 4U)));
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))))) {
            __Vtemp_207[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U];
            __Vtemp_207[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U];
            __Vtemp_207[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U];
            __Vtemp_207[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U];
            __Vtemp_207[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U];
            __Vtemp_207[5U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U];
            __Vtemp_207[6U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U];
            __Vtemp_207[7U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U];
            __Vtemp_207[8U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U];
            __Vtemp_207[9U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U];
            __Vtemp_207[0xaU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU];
            __Vtemp_207[0xbU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU];
            __Vtemp_207[0xcU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU];
            __Vtemp_207[0xdU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU];
            __Vtemp_207[0xeU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU];
            __Vtemp_207[0xfU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU];
        } else {
            __Vtemp_207[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0U];
            __Vtemp_207[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][1U];
            __Vtemp_207[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][2U];
            __Vtemp_207[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][3U];
            __Vtemp_207[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][4U];
            __Vtemp_207[5U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][5U];
            __Vtemp_207[6U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][6U];
            __Vtemp_207[7U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][7U];
            __Vtemp_207[8U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][8U];
            __Vtemp_207[9U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][9U];
            __Vtemp_207[0xaU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xaU];
            __Vtemp_207[0xbU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xbU];
            __Vtemp_207[0xcU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xcU];
            __Vtemp_207[0xdU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xdU];
            __Vtemp_207[0xeU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xeU];
            __Vtemp_207[0xfU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xfU];
        }
        __Vtemp_209[0U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_207[
                                       ((IData)(1U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_207[(0xfU & 
                                             (VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U) 
                                              >> 5U))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            << 1U) | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0xeU)));
        __Vtemp_209[1U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_207[
                                       ((IData)(1U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_207[(0xfU & 
                                             (VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U) 
                                              >> 5U))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_207[
                                            ((IData)(2U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_207[
                                             ((IData)(1U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_209[2U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_207[
                                       ((IData)(2U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_207[((IData)(1U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_207[
                                            ((IData)(3U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_207[
                                             ((IData)(2U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_209[3U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_207[
                                       ((IData)(3U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_207[((IData)(2U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_207[
                                            ((IData)(4U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_207[
                                             ((IData)(3U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_209[4U] = ((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                           (3U 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                               >> 0xfU)), 7U)))
                              ? 0U : (__Vtemp_207[((IData)(4U) 
                                                   + 
                                                   (0xfU 
                                                    & (VL_SHIFTL_III(9,9,32, 
                                                                     (3U 
                                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                         >> 0xfU)), 7U) 
                                                       >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & VL_SHIFTL_III(9,9,32, 
                                                             (3U 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                 >> 0xfU)), 7U))))) 
                            | (__Vtemp_207[((IData)(3U) 
                                            + (0xfU 
                                               & (VL_SHIFTL_III(9,9,32, 
                                                                (3U 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                    >> 0xfU)), 7U) 
                                                  >> 5U)))] 
                               >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                         (3U 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                             >> 0xfU)), 7U)))) 
                           >> 0x1fU);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = __Vtemp_209[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = __Vtemp_209[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = __Vtemp_209[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = __Vtemp_209[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((0xfffffff0U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
               | ((0xeU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                           >> 0xaU)) | __Vtemp_209[4U]));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) {
        __Vtemp_211[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U];
        __Vtemp_211[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U];
        __Vtemp_211[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U];
        __Vtemp_211[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U];
        __Vtemp_211[4U] = (0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
               | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
                  << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[5U] 
            = ((__Vtemp_211[0U] >> 0x1cU) | (__Vtemp_211[1U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[6U] 
            = ((__Vtemp_211[1U] >> 0x1cU) | (__Vtemp_211[2U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[7U] 
            = ((__Vtemp_211[2U] >> 0x1cU) | (__Vtemp_211[3U] 
                                             << 4U));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[8U] 
            = (0xffU & ((__Vtemp_211[3U] >> 0x1cU) 
                        | (__Vtemp_211[4U] << 4U)));
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))))) {
            __Vtemp_215[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U];
            __Vtemp_215[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U];
            __Vtemp_215[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U];
            __Vtemp_215[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U];
            __Vtemp_215[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U];
            __Vtemp_215[5U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U];
            __Vtemp_215[6U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U];
            __Vtemp_215[7U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U];
            __Vtemp_215[8U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U];
            __Vtemp_215[9U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U];
            __Vtemp_215[0xaU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU];
            __Vtemp_215[0xbU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU];
            __Vtemp_215[0xcU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU];
            __Vtemp_215[0xdU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU];
            __Vtemp_215[0xeU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU];
            __Vtemp_215[0xfU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU];
        } else {
            __Vtemp_215[0U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0U];
            __Vtemp_215[1U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][1U];
            __Vtemp_215[2U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][2U];
            __Vtemp_215[3U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][3U];
            __Vtemp_215[4U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][4U];
            __Vtemp_215[5U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][5U];
            __Vtemp_215[6U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][6U];
            __Vtemp_215[7U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][7U];
            __Vtemp_215[8U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][8U];
            __Vtemp_215[9U] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][9U];
            __Vtemp_215[0xaU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xaU];
            __Vtemp_215[0xbU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xbU];
            __Vtemp_215[0xcU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xcU];
            __Vtemp_215[0xdU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xdU];
            __Vtemp_215[0xeU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xeU];
            __Vtemp_215[0xfU] = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                           >> 1U))][0xfU];
        }
        __Vtemp_217[0U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_215[
                                       ((IData)(1U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_215[(0xfU & 
                                             (VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U) 
                                              >> 5U))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            << 1U) | (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0xeU)));
        __Vtemp_217[1U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_215[
                                       ((IData)(1U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_215[(0xfU & 
                                             (VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U) 
                                              >> 5U))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_215[
                                            ((IData)(2U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_215[
                                             ((IData)(1U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_217[2U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_215[
                                       ((IData)(2U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_215[((IData)(1U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_215[
                                            ((IData)(3U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_215[
                                             ((IData)(2U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_217[3U] = (((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                            (3U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 0xfU)), 7U)))
                               ? 0U : (__Vtemp_215[
                                       ((IData)(3U) 
                                        + (0xfU & (
                                                   VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & VL_SHIFTL_III(9,9,32, 
                                                              (3U 
                                                               & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                  >> 0xfU)), 7U))))) 
                             | (__Vtemp_215[((IData)(2U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                          (3U 
                                                           & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                              >> 0xfU)), 7U)))) 
                            >> 0x1fU) | ((((0U == (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U)))
                                            ? 0U : 
                                           (__Vtemp_215[
                                            ((IData)(4U) 
                                             + (0xfU 
                                                & (VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U) 
                                                   >> 5U)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & VL_SHIFTL_III(9,9,32, 
                                                                   (3U 
                                                                    & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                       >> 0xfU)), 7U))))) 
                                          | (__Vtemp_215[
                                             ((IData)(3U) 
                                              + (0xfU 
                                                 & (VL_SHIFTL_III(9,9,32, 
                                                                  (3U 
                                                                   & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                      >> 0xfU)), 7U) 
                                                    >> 5U)))] 
                                             >> (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (3U 
                                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 7U)))) 
                                         << 1U));
        __Vtemp_217[4U] = ((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                           (3U 
                                                            & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                               >> 0xfU)), 7U)))
                              ? 0U : (__Vtemp_215[((IData)(4U) 
                                                   + 
                                                   (0xfU 
                                                    & (VL_SHIFTL_III(9,9,32, 
                                                                     (3U 
                                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                         >> 0xfU)), 7U) 
                                                       >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & VL_SHIFTL_III(9,9,32, 
                                                             (3U 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                 >> 0xfU)), 7U))))) 
                            | (__Vtemp_215[((IData)(3U) 
                                            + (0xfU 
                                               & (VL_SHIFTL_III(9,9,32, 
                                                                (3U 
                                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                    >> 0xfU)), 7U) 
                                                  >> 5U)))] 
                               >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                         (3U 
                                                          & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                             >> 0xfU)), 7U)))) 
                           >> 0x1fU);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[0U] 
            = __Vtemp_217[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[1U] 
            = __Vtemp_217[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[2U] 
            = __Vtemp_217[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[3U] 
            = __Vtemp_217[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U] 
            = ((0xfffffff0U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[4U]) 
               | ((0xeU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                           >> 0xaU)) | __Vtemp_217[4U]));
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
        = (7U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg1__data_in));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_csr_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
        = (0x7fU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__fpu_csr_reg__data_in));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
            = (0xffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U]);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
            = (0xffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U]);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
            = (0xffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U]);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
            = (0xffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U]);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
            = (0xfU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U]);
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__flush_uuid_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__flush_uuid_n;
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[1U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[2U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[3U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[4U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[4U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[5U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[5U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[6U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[6U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[7U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[7U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[8U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[8U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[9U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[9U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0xaU] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0xaU]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0xbU] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0xbU]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0xcU] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0xcU]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0xdU] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0xdU]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0xeU] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0xeU]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0xfU] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0xfU]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0x10U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0x10U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0x11U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0x11U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x12U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0x12U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0x12U]);
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x13U] 
            = (Vvortex_afu_shim__ConstPool__CONST_h3421a0af_0[0x13U] 
               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0x13U]);
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__last_wr_addr 
        = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_addr 
                             >> 0x1eU)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__last_wr_addr 
        = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_addr 
                             >> 0x14U)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__last_wr_addr 
        = (0x3ffU & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_addr 
                             >> 0xaU)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__last_wr_addr 
        = (0x3ffU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_addr));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
        = (0x7fffffffffULL & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__pipe_reg__data_in);
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
            = (7U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[4U]);
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[0U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[2U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[1U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[1U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[3U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[2U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[2U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[4U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[3U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[3U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[5U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[4U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[4U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[6U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[5U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[5U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[7U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[6U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[6U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[8U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[7U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[7U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[9U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[8U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[8U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xaU] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[9U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[9U] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xbU] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xaU] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[0xaU] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xcU] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xbU] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[0xbU] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xdU] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xcU] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[0xcU] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xeU] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xdU] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[0xdU] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xfU] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xeU] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[0xeU] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0x10U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0xfU] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_data[0xfU] 
        = ((vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0x11U] 
            << 0x16U) | (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0x10U] 
                         >> 0xaU));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__flush_done 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Ficache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__flush_done_n));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Ficache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__flush_uuid_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__flush_uuid_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_wr_req_addr 
        = (0x3ffffffffffULL & ((((QData)((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[1U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[0U]))) 
                               + (((QData)((IData)(
                                                   vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[1U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__cci_vx_mem_bus_if__BRA__1__KET__.rsp_data[0U])))));
    if ((1U & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_req_valid))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_r 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_r 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n;
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__lock_released 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Ficache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__lock_released_n));
    __Vtableidx11 = (((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                      << 4U) | (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                 << 3U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop) 
                                            << 2U) 
                                           | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push) 
                                               << 1U) 
                                              | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Ficache_reset__DOT__g_relay__DOT__reset_r)))));
    if ((2U & Vvortex_afu_shim__ConstPool__TABLE_h847bfe5b_0
         [__Vtableidx11])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__alm_full_r 
            = Vvortex_afu_shim__ConstPool__TABLE_h292f71f0_0
            [__Vtableidx11];
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) 
           && (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg1__data_in) 
                     >> 3U)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_csr_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) 
           && (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__fpu_csr_reg__data_in) 
                     >> 7U)));
    if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r) 
         | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__fire_in))) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[0U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[1U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[2U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[3U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[4U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[4U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[5U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[5U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[6U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[6U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[7U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[7U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[8U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[8U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[9U] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[9U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[0xaU] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[0xaU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[0xbU] 
            = Vvortex_afu_shim__ConstPool__CONST_h997e551f_0[0xbU];
    } else {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[4U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[4U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[5U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[5U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[6U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[6U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[7U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[7U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[8U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[8U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[9U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[9U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[0xaU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[0xaU];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[0xbU] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[0xbU];
    }
    __Vtableidx19 = (((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                      << 4U) | (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                 << 3U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_pop) 
                                            << 2U) 
                                           | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_push) 
                                               << 1U) 
                                              | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r)))));
    if ((2U & Vvortex_afu_shim__ConstPool__TABLE_h847bfe5b_0
         [__Vtableidx19])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__alm_full_r 
            = Vvortex_afu_shim__ConstPool__TABLE_h292f71f0_0
            [__Vtableidx19];
    }
    __Vtableidx17 = (((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                      << 4U) | (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                 << 3U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_pop) 
                                            << 2U) 
                                           | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_push) 
                                               << 1U) 
                                              | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r)))));
    if ((2U & Vvortex_afu_shim__ConstPool__TABLE_h847bfe5b_0
         [__Vtableidx17])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__alm_full_r 
            = Vvortex_afu_shim__ConstPool__TABLE_h292f71f0_0
            [__Vtableidx17];
    }
    __Vtableidx15 = (((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                      << 4U) | (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                 << 3U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_pop) 
                                            << 2U) 
                                           | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_push) 
                                               << 1U) 
                                              | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r)))));
    if ((2U & Vvortex_afu_shim__ConstPool__TABLE_h847bfe5b_0
         [__Vtableidx15])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__alm_full_r 
            = Vvortex_afu_shim__ConstPool__TABLE_h292f71f0_0
            [__Vtableidx15];
    }
    __Vtableidx13 = (((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                      << 4U) | (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                 << 3U) | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop) 
                                            << 2U) 
                                           | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push) 
                                               << 1U) 
                                              | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r)))));
    if ((2U & Vvortex_afu_shim__ConstPool__TABLE_h847bfe5b_0
         [__Vtableidx13])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__alm_full_r 
            = Vvortex_afu_shim__ConstPool__TABLE_h292f71f0_0
            [__Vtableidx13];
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) 
           && (1U & (IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT____Vcellinp__pipe_reg__data_in 
                             >> 0x27U))));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__last_wr_valid 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) 
           && (1U & ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_valid) 
                       & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_ready)) 
                      & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_rw)) 
                     >> 3U)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__last_wr_valid 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) 
           && (1U & ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_valid) 
                       & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_ready)) 
                      & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_rw)) 
                     >> 2U)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__last_wr_valid 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) 
           && (1U & ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_valid) 
                       & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_ready)) 
                      & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_rw)) 
                     >> 1U)));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__last_wr_valid 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r))) 
           && (1U & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_valid) 
                      & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_ready)) 
                     & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_rw))));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_r 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_id_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__lock_released 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__lock_released_n));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
            = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)
                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__out_buf__data_in
                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[5U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[5U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
        }
    }
    __Vtableidx23 = (((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                      << 6U) | (((0xfffU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                 << 5U) | (((0xffeU 
                                             == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                            << 4U) 
                                           | (((1U 
                                                == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value) 
                                                     >> 1U)) 
                                                 | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__3__KET____DOT__counter__incr) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r)))))));
    if ((1U & Vvortex_afu_shim__ConstPool__TABLE_hbb11e794_0
         [__Vtableidx23])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__alm_empty_r 
            = Vvortex_afu_shim__ConstPool__TABLE_h5f813268_0
            [__Vtableidx23];
    }
    __Vtableidx22 = (((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                      << 6U) | (((0xfffU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                 << 5U) | (((0xffeU 
                                             == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                            << 4U) 
                                           | (((1U 
                                                == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                               << 3U) 
                                              | ((4U 
                                                  & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value)) 
                                                 | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__2__KET____DOT__counter__incr) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r)))))));
    if ((1U & Vvortex_afu_shim__ConstPool__TABLE_hbb11e794_0
         [__Vtableidx22])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__alm_empty_r 
            = Vvortex_afu_shim__ConstPool__TABLE_h5f813268_0
            [__Vtableidx22];
    }
    __Vtableidx21 = (((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                      << 6U) | (((0xfffU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                 << 5U) | (((0xffeU 
                                             == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                            << 4U) 
                                           | (((1U 
                                                == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value) 
                                                     << 1U)) 
                                                 | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__counter__incr) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r)))))));
    if ((1U & Vvortex_afu_shim__ConstPool__TABLE_hbb11e794_0
         [__Vtableidx21])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__alm_empty_r 
            = Vvortex_afu_shim__ConstPool__TABLE_h5f813268_0
            [__Vtableidx21];
    }
    __Vtableidx20 = (((2U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                      << 6U) | (((0xfffU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                 << 5U) | (((0xffeU 
                                             == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                            << 4U) 
                                           | (((1U 
                                                == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r)) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value) 
                                                     << 2U)) 
                                                 | (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__counter__incr) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r)))))));
    if ((1U & Vvortex_afu_shim__ConstPool__TABLE_hbb11e794_0
         [__Vtableidx20])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__alm_empty_r 
            = Vvortex_afu_shim__ConstPool__TABLE_h5f813268_0
            [__Vtableidx20];
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__data_in[0xeU];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xeU];
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__data_in[0xeU];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xeU];
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__data_in[4U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[5U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[5U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xeU];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xeU];
        }
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__g_depth1__DOT__g_no_reset__DOT__value 
        = (((QData)((IData)(((((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                >> 6U) & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r)) 
                              & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_ready)) 
                             & vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[0U]))) 
            << 0x22U) | (((QData)((IData)((3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                                                 >> 0xdU)))) 
                          << 0x20U) | (QData)((IData)(
                                                      ((0x80000000U 
                                                        & (((((0x10U 
                                                               & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])
                                                               ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__br_result
                                                               : 
                                                              (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__br_result 
                                                               >> 1U)) 
                                                             << 0x1fU) 
                                                            ^ 
                                                            (0x80000000U 
                                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                << 0x1cU))) 
                                                           | (0x80000000U 
                                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                 << 0x1aU)))) 
                                                       | (0x7fffffffU 
                                                          & ((0x20U 
                                                              & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])
                                                              ? 
                                                             (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__br_result 
                                                              >> 1U)
                                                              : 
                                                             ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                               << 0x19U) 
                                                              | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                 >> 7U)))))))));
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[4U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
            = (0x3ffffU & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[5U]);
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__next_table 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__next_table_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__next_table 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__next_table_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__next_table 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__next_table_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_table 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_table_n;
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_table 
        = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__next_table_n;
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
            = (0xfU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
            = (0xfU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
            = (0xfU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__ready
        [0U]) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
            = (0xfU & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[8U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[8U];
        }
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Ficache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val_n));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_rdy 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Ficache_reset__DOT__g_relay__DOT__reset_r))) 
           && vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n
           [0U]);
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[5U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
        }
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_rdy 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n
           [0U]);
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_rdy 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n
           [0U]);
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_rdy 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n
           [0U]);
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_rdy 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n
           [0U]);
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val_n));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val_n));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val_n));
    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val 
        = ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r))) 
           && (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val_n));
    if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r)))) {
        if (((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
                >> 0x17U))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn_wid 
                = (3U & (vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                         >> 0xdU));
        }
    }
    vlSelf->vortex_afu_shim__DOT__afu__DOT__mmio_rsp[2U] 
        = (0x3ffU & ((0x3feU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                << 1U)) | ((1U & (~ (IData)(vlSelf->reset))) 
                                           && (1U & 
                                               (vlSelf->vortex_afu_shim__DOT__cp2af_sRxPort[0U] 
                                                >> 0x1eU)))));
    if ((0x40000000U & vlSelf->vortex_afu_shim__DOT__cp2af_sRxPort[0U])) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__mmio_rsp[0U] 
            = (IData)((((((((((0U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                 >> 0xcU))) 
                              | (2U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                   >> 0xcU)))) 
                             | (4U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                  >> 0xcU)))) 
                            | (6U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                 >> 0xcU)))) 
                           | (8U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                >> 0xcU)))) 
                          | (0x12U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                  >> 0xcU)))) 
                         | (0x18U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                 >> 0xcU)))) 
                        | (0x1aU == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                >> 0xcU))))
                        ? ((0U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                              >> 0xcU)))
                            ? 0x1000010000000000ULL
                            : ((2U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                  >> 0xcU)))
                                ? 0x93d56f8c60db361cULL
                                : ((4U == (0xffffU 
                                           & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                              >> 0xcU)))
                                    ? 0x35f9452b25c2434cULL
                                    : ((6U == (0xffffU 
                                               & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                  >> 0xcU)))
                                        ? 0ULL : ((8U 
                                                   == 
                                                   (0xffffU 
                                                    & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                       >> 0xcU)))
                                                   ? 0ULL
                                                   : 
                                                  ((0x12U 
                                                    == 
                                                    (0xffffU 
                                                     & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                        >> 0xcU)))
                                                    ? (QData)((IData)(
                                                                      (((vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r] 
                                                                         & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)))))) 
                                                                        << 9U) 
                                                                       | ((0x100U 
                                                                           & ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                                                                              << 8U)) 
                                                                          | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state)))))
                                                    : 
                                                   ((0x18U 
                                                     == 
                                                     (0xffffU 
                                                      & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                         >> 0xcU)))
                                                     ? 0x590e0001040400ULL
                                                     : 0x3340901120ULL)))))))
                        : 0ULL));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__mmio_rsp[1U] 
            = (IData)(((((((((((0U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                  >> 0xcU))) 
                               | (2U == (0xffffU & 
                                         (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                          >> 0xcU)))) 
                              | (4U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                   >> 0xcU)))) 
                             | (6U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                  >> 0xcU)))) 
                            | (8U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                 >> 0xcU)))) 
                           | (0x12U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                   >> 0xcU)))) 
                          | (0x18U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                  >> 0xcU)))) 
                         | (0x1aU == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                 >> 0xcU))))
                         ? ((0U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                               >> 0xcU)))
                             ? 0x1000010000000000ULL
                             : ((2U == (0xffffU & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                   >> 0xcU)))
                                 ? 0x93d56f8c60db361cULL
                                 : ((4U == (0xffffU 
                                            & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                               >> 0xcU)))
                                     ? 0x35f9452b25c2434cULL
                                     : ((6U == (0xffffU 
                                                & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                   >> 0xcU)))
                                         ? 0ULL : (
                                                   (8U 
                                                    == 
                                                    (0xffffU 
                                                     & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                        >> 0xcU)))
                                                    ? 0ULL
                                                    : 
                                                   ((0x12U 
                                                     == 
                                                     (0xffffU 
                                                      & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                         >> 0xcU)))
                                                     ? (QData)((IData)(
                                                                       (((vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r] 
                                                                          & (- (IData)(
                                                                                (1U 
                                                                                & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)))))) 
                                                                         << 9U) 
                                                                        | ((0x100U 
                                                                            & ((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cout_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                                                                               << 8U)) 
                                                                           | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state)))))
                                                     : 
                                                    ((0x18U 
                                                      == 
                                                      (0xffffU 
                                                       & (vlSelf->vortex_afu_shim__DOT__c0_RxHdr 
                                                          >> 0xcU)))
                                                      ? 0x590e0001040400ULL
                                                      : 0x3340901120ULL)))))))
                         : 0ULL) >> 0x20U));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT_____05Fsocket_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
    } else {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT____Vcellinp__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__valid_in) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT____Vcellinp__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__valid_in) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__flush_done = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask = 0xfU;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask = 0xfU;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
    } else {
        if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r))) {
            if (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                 | ((3U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_ready)))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
                    = (0x3fU & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__counter_r)));
            }
        } else {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        }
        if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r))) {
            if (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                 | ((3U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_ready)))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
                    = (0x3fU & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__counter_r)));
            }
        } else {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        }
        if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r))) {
            if (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                 | ((3U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_ready)))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
                    = (0x3fU & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__counter_r)));
            }
        } else {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        }
        if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r))) {
            if (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                 | ((3U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_ready)))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
                    = (0x3fU & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r)));
            }
        } else {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__flush_done 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__flush_done_n;
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_req_fire) {
            if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 0U;
                if ((0xfU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 1U;
                }
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) {
            if ((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_req_fire) {
            if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 0U;
                if ((0xfU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 1U;
                }
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) {
            if ((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_req_fire) {
            if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 0U;
                if ((0xfU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 1U;
                }
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) {
            if ((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_req_fire) {
            if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 0U;
                if ((0xfU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 1U;
                }
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) {
            if ((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__state_n;
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[4U] 
                         >> 3U));
            if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
            } else if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_core_rsp_valid))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
            }
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready
            [0U]) {
            if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
            } else if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_mem_req_valid))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
            }
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__core_rsp_in_valid) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_fire) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_addr 
            = (0x3ffffffffffULL & (1ULL + vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_addr));
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Ficache_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
    } else {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r 
            = (3U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r) 
                     + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop)));
        if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r))) {
            if (((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                 | ((3U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_ready)))) {
                vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r 
                    = (0xffU & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r)));
            }
        } else {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__counter_r = 0U;
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__flush_unit__DOT__state_n;
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_req_fire) {
            if ((1U & (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 0U;
                if ((0xfU == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                    vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 1U;
                }
            }
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__mshr_pending_size__decr) {
            if ((1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__empty_r = 1U;
            }
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_pending_size__DOT__g_size_gt1__DOT__full_r = 0U;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret = 0ULL;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__timeout_ctr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__timeout_ctr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__timeout_ctr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__timeout_ctr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_ctr = 0U;
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
            = (0x7ffffffffULL & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn);
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles = 0ULL;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks 
            = (1U | (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__rem_mask_r = 0xfU;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask = 3U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r = 0x1eU;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__grant_index_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__fence_lock = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask = 3U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U] = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U] 
            = ((0x80000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U]) 
               | (0x7fffffffU & ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[2U] 
                                  << 0x17U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[1U] 
                                               >> 9U))));
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__mscratch 
            = ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[1U] 
                << 0x18U) | (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__dcr_data__DOT__dcrs[0U] 
                             >> 8U));
    } else {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfffU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                         + VL_EXTENDS_II(12,2, ((((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__3__KET____DOT__counter__incr)) 
                                                  & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value) 
                                                     >> 3U)) 
                                                 << 1U) 
                                                | (IData)(
                                                          (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value) 
                                                            >> 3U) 
                                                           ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__3__KET____DOT__counter__incr)))))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfffU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                         + VL_EXTENDS_II(12,2, ((2U 
                                                 & (((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__2__KET____DOT__counter__incr)) 
                                                     << 1U) 
                                                    & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value) 
                                                       >> 1U))) 
                                                | (1U 
                                                   & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value) 
                                                       >> 2U) 
                                                      ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__2__KET____DOT__counter__incr)))))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfffU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                         + VL_EXTENDS_II(12,2, ((2U 
                                                 & (((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__counter__incr)) 
                                                     << 1U) 
                                                    & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value))) 
                                                | (1U 
                                                   & (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value) 
                                                       >> 1U) 
                                                      ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__counter__incr)))))));
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r 
            = (0xfffU & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__g_single_step__DOT__used_r) 
                         + VL_EXTENDS_II(12,2, ((2U 
                                                 & (((~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__counter__incr)) 
                                                     & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value)) 
                                                    << 1U)) 
                                                | (1U 
                                                   & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_pipe_reg__DOT__g_depth1__DOT__g_full_reset__DOT__value) 
                                                      ^ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__counter__incr)))))));
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg2__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret 
                = (0xfffffffffffULL & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret 
                                       + (QData)((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg2__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d))));
        }
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
             & (~ (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__3__KET__.ready)))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__timeout_ctr 
                = ((IData)(1U) + vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__timeout_ctr);
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuffer_fire) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__timeout_ctr = 0U;
        }
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
             & (~ (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__2__KET__.ready)))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__timeout_ctr 
                = ((IData)(1U) + vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__timeout_ctr);
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuffer_fire) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__timeout_ctr = 0U;
        }
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
             & (~ (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__1__KET__.ready)))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__timeout_ctr 
                = ((IData)(1U) + vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__timeout_ctr);
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuffer_fire) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__timeout_ctr = 0U;
        }
        if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
             & (~ (IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__staging_if__BRA__0__KET__.ready)))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__timeout_ctr 
                = ((IData)(1U) + vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__timeout_ctr);
        } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuffer_fire) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__timeout_ctr = 0U;
        }
        if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_enable) 
              & (0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps))) 
             & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps) 
                == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps)))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_ctr 
                = ((IData)(1U) + vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_ctr);
        } else if (((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps)) 
                    | ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps) 
                       != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps)))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__timeout_ctr = 0U;
        }
        if (((IData)(vlSymsp->TOP__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__warp_ctl_if.valid) 
             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
                >> 0x17U))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                = (0x800000000ULL | (0x7ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U])) 
                                         << 0xcU) | 
                                        ((QData)((IData)(
                                                         vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                         >> 0x14U))));
        }
        if (((IData)((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                      >> 0x23U)) & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__is_single_warp))) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                = (0x7ffffffffULL & vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn);
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT_____05Fbusy___05F__DOT__g_depth1__DOT__g_full_reset__DOT__value) {
            vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles 
                = (0xfffffffffffULL & (1ULL + vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles));
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks_n;
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
                         >> 8U));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
                         >> 8U));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
                         >> 8U));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
                         >> 8U));
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_masks_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__barrier_ctrs_n;
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[4U] 
                         >> 7U));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
                         >> 0x1dU));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__valid_in) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__rem_mask_r 
                = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT____Vcellout__stream_unpack__ready_in)
                    ? 0xfU : (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__rem_mask_n));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[5U] 
                         >> 0x12U));
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__reqq_valid_in) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_valid) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_valid) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__0__KET____DOT__buffer__valid_in) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot)) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                         [0U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                         [0U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                         [0U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                         [0U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
            } else if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_valid))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
            }
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_onehot)) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                         [0U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                         [0U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                         [0U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                         [0U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_fire_st1) {
            if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                    == (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                        >> 0x1aU)))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U];
            } else {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                      >> 0x1aU)][0U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                      >> 0x1aU)][1U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                      >> 0x1aU)][2U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                      >> 0x1aU)][3U];
            }
            if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                    == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                 >> 0x14U))))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U];
            } else {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 0x14U))][0U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 0x14U))][1U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 0x14U))][2U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 0x14U))][3U];
            }
            if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                    == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                 >> 0xeU))))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U];
            } else {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 0xeU))][0U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 0xeU))][1U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 0xeU))][2U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 0xeU))][3U];
            }
            if (((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
                 & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
                    == (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                 >> 8U))))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U];
            } else {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 8U))][0U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 8U))][1U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 8U))][2U];
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U] 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                               >> 8U))][3U];
            }
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__3__KET____DOT__buffer__valid_in) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in) 
                         >> 4U));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in) 
                         >> 4U));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in) 
                         >> 4U));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__ready
            [0U]) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in) 
                         >> 4U));
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r 
            = (0x3fU & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT____Vcellinp__pipe_reg__data_in[6U] 
                        >> 0x18U));
        if ((vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
             [0U] & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__grant_index_r 
                = (3U & ((IData)(1U) + (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arb_index)));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n
                         [0U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_ready) 
               & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_valid)) 
              & (0x180000U == (0x180000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU]))) 
             & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U])) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__fence_lock = 1U;
        }
        if ((((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in) 
              & (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                        [(1U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])])) 
             & (~ (IData)((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask_n)))))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__fence_lock = 0U;
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__v
                         [2U] | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
            } else if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_valid))) {
                vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                    = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
            }
        }
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U] 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[3U];
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
                = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                         | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellinp__csr_data__write_enable) {
        if ((0x10000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((0x8000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if ((0x4000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                if ((0x2000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x1000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    } else if ((0x800000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((0x400000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if (vlSymsp->_vm_contextp__->assertOn()) {
                                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 vlSymsp->name(),
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 12,
                                                 (0xfffU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)),
                                                 1,
                                                 (1U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x1aU)));
                                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                                }
                            }
                        } else if ((0x200000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if (vlSymsp->_vm_contextp__->assertOn()) {
                                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 vlSymsp->name(),
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 12,
                                                 (0xfffU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)),
                                                 1,
                                                 (1U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x1aU)));
                                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                                }
                            }
                        } else if ((0x100000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if (vlSymsp->_vm_contextp__->assertOn()) {
                                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 vlSymsp->name(),
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 12,
                                                 (0xfffU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)),
                                                 1,
                                                 (1U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x1aU)));
                                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                                }
                            }
                        } else if ((0x80000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if ((0x40000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                if (vlSymsp->_vm_contextp__->assertOn()) {
                                    if (VL_UNLIKELY(
                                                    vlSymsp->_vm_contextp__->assertOn())) {
                                        VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                                     64,
                                                     VL_TIME_UNITED_Q(1),
                                                     -12,
                                                     vlSymsp->name(),
                                                     64,
                                                     VL_TIME_UNITED_Q(1),
                                                     -12,
                                                     12,
                                                     (0xfffU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                         >> 0x11U)),
                                                     1,
                                                     (1U 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                         >> 0x1aU)));
                                        VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                                    }
                                }
                            } else if ((0x20000U & 
                                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                if (vlSymsp->_vm_contextp__->assertOn()) {
                                    if (VL_UNLIKELY(
                                                    vlSymsp->_vm_contextp__->assertOn())) {
                                        VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                                     64,
                                                     VL_TIME_UNITED_Q(1),
                                                     -12,
                                                     vlSymsp->name(),
                                                     64,
                                                     VL_TIME_UNITED_Q(1),
                                                     -12,
                                                     12,
                                                     (0xfffU 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                         >> 0x11U)),
                                                     1,
                                                     (1U 
                                                      & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                         >> 0x1aU)));
                                        VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                                    }
                                }
                            }
                        } else if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    } else if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if (vlSymsp->_vm_contextp__->assertOn()) {
                    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                        VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,vlSymsp->name(),
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,12,(0xfffU 
                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)),
                                     1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                              >> 0x1aU)));
                        VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                    }
                }
            } else if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((0x4000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if ((0x2000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                if ((0x1000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x800000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    } else if ((0x400000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((0x100000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if (vlSymsp->_vm_contextp__->assertOn()) {
                                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 vlSymsp->name(),
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 12,
                                                 (0xfffU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)),
                                                 1,
                                                 (1U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x1aU)));
                                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                                }
                            }
                        } else if ((0x80000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if (vlSymsp->_vm_contextp__->assertOn()) {
                                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 vlSymsp->name(),
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 12,
                                                 (0xfffU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)),
                                                 1,
                                                 (1U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x1aU)));
                                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                                }
                            }
                        } else if ((0x40000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if (vlSymsp->_vm_contextp__->assertOn()) {
                                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 vlSymsp->name(),
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 12,
                                                 (0xfffU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)),
                                                 1,
                                                 (1U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x1aU)));
                                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                                }
                            }
                        } else if ((0x20000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if (vlSymsp->_vm_contextp__->assertOn()) {
                                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 vlSymsp->name(),
                                                 64,
                                                 VL_TIME_UNITED_Q(1),
                                                 -12,
                                                 12,
                                                 (0xfffU 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)),
                                                 1,
                                                 (1U 
                                                  & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x1aU)));
                                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                                }
                            }
                        }
                    } else if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x800000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x400000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    } else if ((0x200000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    } else if ((0x100000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    } else if ((0x80000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    } else if ((0x40000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    } else if ((1U & (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                         >> 0x11U)))) {
                        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__mscratch 
                            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_write_data;
                    }
                } else if ((0x400000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x200000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x100000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x80000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x40000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    }
                } else if ((1U & (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                     >> 0x12U)))) {
                    if ((0x20000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if (vlSymsp->_vm_contextp__->assertOn()) {
                            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                                VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,vlSymsp->name(),
                                             64,VL_TIME_UNITED_Q(1),
                                             -12,12,
                                             (0xfffU 
                                              & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)),
                                             1,(1U 
                                                & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                   >> 0x1aU)));
                                VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                            }
                        }
                    }
                }
            } else if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((0x2000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if ((0x1000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                if ((0x800000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x400000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x200000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x100000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x80000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x40000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                } else if ((0x20000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if (vlSymsp->_vm_contextp__->assertOn()) {
                        if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                            VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,vlSymsp->name(),
                                         64,VL_TIME_UNITED_Q(1),
                                         -12,12,(0xfffU 
                                                 & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)),
                                         1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                  >> 0x1aU)));
                            VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                        }
                    }
                }
            } else if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((0x1000000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((0x800000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((0x400000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((0x200000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((0x100000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((0x80000U & vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if (vlSymsp->_vm_contextp__->assertOn()) {
                if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                    VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,vlSymsp->name(),
                                 64,VL_TIME_UNITED_Q(1),
                                 -12,12,(0xfffU & (
                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)),
                                 1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                          >> 0x1aU)));
                    VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                }
            }
        } else if ((1U & (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                             >> 0x12U)))) {
            if ((1U & (~ (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                          >> 0x11U)))) {
                if (vlSymsp->_vm_contextp__->assertOn()) {
                    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                        VL_WRITEF_NX("[%0t] %%Error: VX_csr_data.sv:150: Assertion failed in %Nvortex_afu_shim.afu.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.execute.sfu_unit.csr_unit.csr_data: %t: *** cluster0-socket0-core0-execute-sfu-csr invalid CSR write address: %0x (#%0#)\n",0,
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,vlSymsp->name(),
                                     64,VL_TIME_UNITED_Q(1),
                                     -12,12,(0xfffU 
                                             & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)),
                                     1,(1U & (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                              >> 0x1aU)));
                        VL_STOP_MT("/home/yonghun/vortex/hw/rtl/core/VX_csr_data.sv", 150, "");
                    }
                }
            }
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT_____05Fcore_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask = 0xfU;
    } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
        if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
        } else if ((0U != (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Ficache_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r = 0U;
    } else if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r 
            = (1U & ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__core_rsp_queue__valid_in) 
                     | (~ (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))));
    }
    if (((0U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__state)) 
         & (1U == (IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_type)))) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_ctr = 0ULL;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_done = 0U;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_fire) {
        vlSelf->__Vdly__vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_ctr 
            = (0x3ffffffffffULL & (1ULL + vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_ctr));
        if ((vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_ctr 
             == (0x3ffffffffffULL & ((((QData)((IData)(
                                                       vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[5U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlSelf->vortex_afu_shim__DOT__afu__DOT__cmd_args[4U]))) 
                                     - 1ULL)))) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__cci_mem_rd_req_done = 1U;
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT_____05Fdcache_reset__DOT__g_relay__DOT__reset_r) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state = 0U;
    } else {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state 
            = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state_n;
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
            = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)
                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT____Vcellinp__req_buf__data_in
                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
            = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)
                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in
                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
            = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)
                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in
                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
            = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)
                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in
                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
            = ((IData)(vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)
                ? vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in
                : vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer);
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[3U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xeU];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xeU];
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xeU];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xeU];
        }
    }
    if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out) {
        if (vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xeU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xfU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xfU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x10U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0x10U];
        } else {
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[1U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[2U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[3U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[4U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[5U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[6U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[7U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[8U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[9U];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xaU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xbU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xcU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xdU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xeU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xfU] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0xfU];
            vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x10U] 
                = vlSelf->vortex_afu_shim__DOT__afu__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__buffer[0x10U];
        }
    }
}
