Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: vga_display_bomb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display_bomb.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display_bomb"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_display_bomb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_control.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\Sad_Bomber.v" into library work
Parsing module <Sad_Bomber>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\pad.v" into library work
Parsing module <pad>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\HappyBomber_NoBomb.v" into library work
Parsing module <HappyBomber_NoBomb>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\HappyBomber_bomb.v" into library work
Parsing module <HappyBomber_bomb>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\Explosion.v" into library work
Parsing module <Explosion>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\bomb_sprite.v" into library work
Parsing module <bomb_sprite>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" into library work
Parsing module <vga_display_bomb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_display_bomb>.
WARNING:HDLCompiler:872 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" Line 158: Using initial value of bomb_top since it is never assigned

Elaborating module <bomb_sprite>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\bomb_sprite.v" Line 39: Empty module <bomb_sprite> remains a black box.

Elaborating module <HappyBomber_bomb>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\HappyBomber_bomb.v" Line 39: Empty module <HappyBomber_bomb> remains a black box.

Elaborating module <HappyBomber_NoBomb>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\HappyBomber_NoBomb.v" Line 39: Empty module <HappyBomber_NoBomb> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" Line 102: Assignment to hbnb_dout ignored, since the identifier is never used

Elaborating module <Sad_Bomber>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\Sad_Bomber.v" Line 39: Empty module <Sad_Bomber> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" Line 111: Assignment to sb_dout ignored, since the identifier is never used

Elaborating module <pad>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\pad.v" Line 39: Empty module <pad> remains a black box.

Elaborating module <Explosion>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\ipcore_dir\Explosion.v" Line 39: Empty module <Explosion> remains a black box.

Elaborating module <vga_controller_640_60>.
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" Line 147: Assignment to hbnb_block ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" Line 148: Assignment to sb_block ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" Line 271: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" Line 279: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" Line 287: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" Line 311: Result of 11-bit expression is truncated to fit in 10-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display_bomb>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v".
        N = 2
        M = 20
INFO:Xst:3210 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" line 97: Output port <douta> of the instance <hbnb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_display.v" line 106: Output port <douta> of the instance <sb> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk_25MHz>.
    Found 20-bit register for signal <count_tiny>.
    Found 1-bit register for signal <clk_slow>.
    Found 11-bit register for signal <hbb_lo>.
    Found 11-bit register for signal <hbb_hi>.
    Found 11-bit register for signal <pad_lo>.
    Found 11-bit register for signal <pad_hi>.
    Found 13-bit register for signal <hbb_address>.
    Found 13-bit register for signal <hbnb_address>.
    Found 13-bit register for signal <sb_address>.
    Found 16-bit register for signal <explosion_address>.
    Found 10-bit register for signal <pad_address>.
    Found 3-bit register for signal <R>.
    Found 3-bit register for signal <G>.
    Found 2-bit register for signal <B>.
    Found 10-bit register for signal <bomb_address>.
    Found 2-bit register for signal <count>.
    Found 11-bit subtractor for signal <hbb_lo[10]_GND_1_o_sub_52_OUT> created at line 195.
    Found 11-bit subtractor for signal <hbb_hi[10]_GND_1_o_sub_53_OUT> created at line 196.
    Found 11-bit subtractor for signal <pad_lo[10]_GND_1_o_sub_82_OUT> created at line 239.
    Found 11-bit subtractor for signal <pad_hi[10]_GND_1_o_sub_83_OUT> created at line 240.
    Found 2-bit adder for signal <count[1]_GND_1_o_add_1_OUT> created at line 62.
    Found 20-bit adder for signal <count_tiny[19]_GND_1_o_add_4_OUT> created at line 74.
    Found 11-bit adder for signal <hbb_lo[10]_GND_1_o_add_48_OUT> created at line 190.
    Found 11-bit adder for signal <hbb_hi[10]_GND_1_o_add_49_OUT> created at line 191.
    Found 11-bit adder for signal <pad_lo[10]_GND_1_o_add_78_OUT> created at line 234.
    Found 11-bit adder for signal <pad_hi[10]_GND_1_o_add_79_OUT> created at line 235.
    Found 10-bit adder for signal <bomb_address[9]_GND_1_o_add_103_OUT> created at line 271.
    Found 16-bit adder for signal <explosion_address[15]_GND_1_o_add_106_OUT> created at line 279.
    Found 13-bit adder for signal <hbb_address[12]_GND_1_o_add_109_OUT> created at line 287.
    Found 10-bit adder for signal <pad_address[9]_GND_1_o_add_112_OUT> created at line 311.
    Found 11-bit comparator lessequal for signal <n0006> created at line 145
    Found 11-bit comparator lessequal for signal <n0008> created at line 145
    Found 11-bit comparator lessequal for signal <n0012> created at line 145
    Found 11-bit comparator lessequal for signal <n0016> created at line 146
    Found 11-bit comparator lessequal for signal <n0018> created at line 146
    Found 11-bit comparator lessequal for signal <n0024> created at line 149
    Found 11-bit comparator lessequal for signal <n0026> created at line 149
    Found 11-bit comparator lessequal for signal <n0029> created at line 149
    Found 11-bit comparator lessequal for signal <n0032> created at line 149
    Found 11-bit comparator lessequal for signal <n0036> created at line 150
    Found 11-bit comparator lessequal for signal <n0039> created at line 150
    Found 11-bit comparator lessequal for signal <n0043> created at line 151
    Found 11-bit comparator lessequal for signal <n0046> created at line 151
    Found 11-bit comparator lessequal for signal <n0050> created at line 152
    Found 11-bit comparator lessequal for signal <n0052> created at line 152
    Found 11-bit comparator lessequal for signal <n0055> created at line 152
    Found 11-bit comparator lessequal for signal <n0058> created at line 152
    Found 11-bit comparator lessequal for signal <n0062> created at line 153
    Found 11-bit comparator lessequal for signal <n0065> created at line 153
    Found 11-bit comparator lessequal for signal <n0069> created at line 154
    Found 11-bit comparator lessequal for signal <n0072> created at line 154
    Found 11-bit comparator lessequal for signal <n0077> created at line 155
    Found 11-bit comparator lessequal for signal <n0079> created at line 155
    Found 11-bit comparator greater for signal <hbb_hi[10]_GND_1_o_LessThan_48_o> created at line 188
    Found 11-bit comparator greater for signal <GND_1_o_hbb_lo[10]_LessThan_51_o> created at line 193
    Found 11-bit comparator greater for signal <pad_hi[10]_GND_1_o_LessThan_78_o> created at line 233
    Found 11-bit comparator greater for signal <GND_1_o_pad_lo[10]_LessThan_81_o> created at line 237
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 151 D-type flip-flop(s).
	inferred  27 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <vga_display_bomb> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test_v2\VGA_control.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_8_o_add_4_OUT> created at line 28.
    Found 11-bit adder for signal <vcounter[10]_GND_8_o_add_12_OUT> created at line 36.
    Found 11-bit comparator lessequal for signal <n0014> created at line 43
    Found 11-bit comparator greater for signal <hcounter[10]_GND_8_o_LessThan_20_o> created at line 43
    Found 11-bit comparator lessequal for signal <n0020> created at line 50
    Found 11-bit comparator greater for signal <vcounter[10]_GND_8_o_LessThan_23_o> created at line 50
    Found 11-bit comparator greater for signal <hcounter[10]_GND_8_o_LessThan_24_o> created at line 55
    Found 11-bit comparator greater for signal <vcounter[10]_GND_8_o_LessThan_25_o> created at line 55
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 11-bit addsub                                         : 4
 13-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
# Registers                                            : 22
 1-bit register                                        : 5
 10-bit register                                       : 2
 11-bit register                                       : 6
 13-bit register                                       : 3
 16-bit register                                       : 1
 2-bit register                                        : 2
 20-bit register                                       : 1
 3-bit register                                        : 2
# Comparators                                          : 33
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 25
# Multiplexers                                         : 22
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/bomb_sprite.ngc>.
Reading core <ipcore_dir/HappyBomber_bomb.ngc>.
Reading core <ipcore_dir/HappyBomber_NoBomb.ngc>.
Reading core <ipcore_dir/Sad_Bomber.ngc>.
Reading core <ipcore_dir/pad.ngc>.
Reading core <ipcore_dir/Explosion.ngc>.
Loading core <bomb_sprite> for timing and area information for instance <bomb>.
Loading core <HappyBomber_bomb> for timing and area information for instance <hbb>.
Loading core <HappyBomber_NoBomb> for timing and area information for instance <hbnb>.
Loading core <Sad_Bomber> for timing and area information for instance <sb>.
Loading core <pad> for timing and area information for instance <pad>.
Loading core <Explosion> for timing and area information for instance <explosion>.
WARNING:Xst:1293 - FF/Latch <sb_address_12> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_11> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_8> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_7> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_6> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_5> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_4> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_3> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_2> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_1> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_0> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_12> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_11> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_8> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_7> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_6> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_5> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_4> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_3> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_2> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_1> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_0> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display_bomb>.
The following registers are absorbed into counter <count_tiny>: 1 register on signal <count_tiny>.
The following registers are absorbed into counter <hbb_lo>: 1 register on signal <hbb_lo>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <hbb_hi>: 1 register on signal <hbb_hi>.
The following registers are absorbed into counter <pad_lo>: 1 register on signal <pad_lo>.
The following registers are absorbed into counter <pad_hi>: 1 register on signal <pad_hi>.
The following registers are absorbed into counter <bomb_address>: 1 register on signal <bomb_address>.
Unit <vga_display_bomb> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 16-bit adder                                          : 1
# Counters                                             : 9
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 11-bit updown counter                                 : 4
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 33
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 25
# Multiplexers                                         : 22
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <hbnb_address_12> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_11> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_8> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_7> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_6> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_5> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_4> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_3> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_2> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_1> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hbnb_address_0> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_12> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_11> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_10> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_9> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_8> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_7> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_6> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_5> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_4> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_3> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_2> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_1> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sb_address_0> has a constant value of 0 in block <vga_display_bomb>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <vga_display_bomb>, Counter <count_tiny> <count> are equivalent, XST will keep only <count_tiny>.

Optimizing unit <vga_display_bomb> ...

Optimizing unit <vga_controller_640_60> ...
INFO:Xst:3203 - The FF/Latch <pad_lo_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <pad_hi_0> 
INFO:Xst:3203 - The FF/Latch <hbb_lo_0> in Unit <vga_display_bomb> is the opposite to the following FF/Latch, which will be removed : <hbb_hi_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display_bomb, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display_bomb.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 685
#      GND                         : 7
#      INV                         : 11
#      LUT1                        : 75
#      LUT2                        : 16
#      LUT3                        : 39
#      LUT4                        : 92
#      LUT5                        : 62
#      LUT6                        : 104
#      MUXCY                       : 139
#      MUXF7                       : 10
#      VCC                         : 7
#      XORCY                       : 123
# FlipFlops/Latches                : 155
#      FD                          : 61
#      FDE                         : 51
#      FDR                         : 14
#      FDRE                        : 29
# RAMS                             : 39
#      RAMB16BWER                  : 37
#      RAMB8BWER                   : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 5
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             155  out of  18224     0%  
 Number of Slice LUTs:                  399  out of   9112     4%  
    Number used as Logic:               399  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    421
   Number with an unused Flip Flop:     266  out of    421    63%  
   Number with an unused LUT:            22  out of    421     5%  
   Number of fully used LUT-FF pairs:   133  out of    421    31%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               38  out of     32   118% (*) 
    Number using Block RAM only:         38
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                               | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                               | 70    |
clk_25MHz                          | BUFG                                                                                                                                | 82    |
clk_slow                           | BUFG                                                                                                                                | 42    |
bomb/N1                            | NONE(bomb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)       | 1     |
hbb/N1                             | NONE(hbb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)       | 3     |
hbnb/N1                            | NONE(hbnb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)      | 3     |
sb/N1                              | NONE(sb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)        | 3     |
pad/N1                             | NONE(pad/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)        | 1     |
explosion/N1                       | NONE(explosion/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 28    |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.875ns (Maximum Frequency: 170.224MHz)
   Minimum input arrival time before clock: 5.100ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.046ns (frequency: 488.699MHz)
  Total number of paths / destination ports: 212 / 22
-------------------------------------------------------------------------
Delay:               2.046ns (Levels of Logic = 20)
  Source:            count_tiny_1 (FF)
  Destination:       count_tiny_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_tiny_1 to count_tiny_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.617  count_tiny_1 (count_tiny_1)
     LUT1:I0->O            1   0.205   0.000  Mcount_count_tiny_cy<1>_rt (Mcount_count_tiny_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  Mcount_count_tiny_cy<1> (Mcount_count_tiny_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<2> (Mcount_count_tiny_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<3> (Mcount_count_tiny_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<4> (Mcount_count_tiny_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<5> (Mcount_count_tiny_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<6> (Mcount_count_tiny_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<7> (Mcount_count_tiny_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<8> (Mcount_count_tiny_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<9> (Mcount_count_tiny_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<10> (Mcount_count_tiny_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<11> (Mcount_count_tiny_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<12> (Mcount_count_tiny_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<13> (Mcount_count_tiny_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<14> (Mcount_count_tiny_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<15> (Mcount_count_tiny_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<16> (Mcount_count_tiny_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_tiny_cy<17> (Mcount_count_tiny_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_count_tiny_cy<18> (Mcount_count_tiny_cy<18>)
     XORCY:CI->O           1   0.180   0.000  Mcount_count_tiny_xor<19> (Result<19>)
     FD:D                      0.102          count_tiny_19
    ----------------------------------------
    Total                      2.046ns (1.429ns logic, 0.617ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25MHz'
  Clock period: 5.875ns (frequency: 170.224MHz)
  Total number of paths / destination ports: 10648 / 151
-------------------------------------------------------------------------
Delay:               5.875ns (Levels of Logic = 4)
  Source:            vc/vcounter_4 (FF)
  Destination:       pad_address_8 (FF)
  Source Clock:      clk_25MHz rising
  Destination Clock: clk_25MHz rising

  Data Path: vc/vcounter_4 to pad_address_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   1.247  vc/vcounter_4 (vc/vcounter_4)
     LUT6:I0->O            3   0.203   0.755  explosion_block_SW0 (N10)
     LUT6:I4->O            3   0.203   0.879  explosion_block_1 (explosion_block1)
     LUT6:I3->O            4   0.205   0.684  Mmux_GND_1_o_bomb_dout[4]_mux_139_OUT4111_1 (Mmux_GND_1_o_bomb_dout[4]_mux_139_OUT4111)
     LUT6:I5->O            2   0.205   0.616  _n03161 (_n0316)
     FDRE:R                    0.430          pad_address_8
    ----------------------------------------
    Total                      5.875ns (1.693ns logic, 4.182ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_slow'
  Clock period: 5.348ns (frequency: 186.989MHz)
  Total number of paths / destination ports: 2965 / 84
-------------------------------------------------------------------------
Delay:               5.348ns (Levels of Logic = 3)
  Source:            pad_hi_7 (FF)
  Destination:       pad_lo_0 (FF)
  Source Clock:      clk_slow rising
  Destination Clock: clk_slow rising

  Data Path: pad_hi_7 to pad_lo_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   1.048  pad_hi_7 (pad_hi_7)
     LUT6:I0->O           23   0.203   1.154  pad_r_pad_hi[10]_AND_50_o_inv2 (pad_r_pad_hi[10]_AND_50_o_inv2)
     LUT4:I3->O            3   0.205   0.651  pad_r_pad_hi[10]_AND_50_o_inv3 (pad_r_pad_hi[10]_AND_50_o_inv)
     LUT4:I3->O           21   0.205   1.113  _n0369_inv3 (_n0369_inv)
     FDE:CE                    0.322          pad_lo_0
    ----------------------------------------
    Total                      5.348ns (1.382ns logic, 3.966ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_25MHz'
  Total number of paths / destination ports: 61 / 61
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       explosion_address_0 (FF)
  Destination Clock: clk_25MHz rising

  Data Path: rst to explosion_address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.421  rst_IBUF (rst_IBUF)
     LUT3:I0->O           16   0.205   1.004  _n0396_inv1 (_n0396_inv)
     FDRE:CE                   0.322          explosion_address_0
    ----------------------------------------
    Total                      4.174ns (1.749ns logic, 2.425ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_slow'
  Total number of paths / destination ports: 388 / 84
-------------------------------------------------------------------------
Offset:              5.100ns (Levels of Logic = 3)
  Source:            pad_r (PAD)
  Destination:       pad_lo_0 (FF)
  Destination Clock: clk_slow rising

  Data Path: pad_r to pad_lo_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.382  pad_r_IBUF (pad_r_IBUF)
     LUT4:I1->O            3   0.205   0.651  pad_r_pad_hi[10]_AND_50_o_inv3 (pad_r_pad_hi[10]_AND_50_o_inv)
     LUT4:I3->O           21   0.205   1.113  _n0369_inv3 (_n0369_inv)
     FDE:CE                    0.322          pad_lo_0
    ----------------------------------------
    Total                      5.100ns (1.954ns logic, 3.146ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25MHz'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            R_2 (FF)
  Destination:       R<2> (PAD)
  Source Clock:      clk_25MHz rising

  Data Path: R_2 to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  R_2 (R_2)
     OBUF:I->O                 2.571          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.046|         |         |         |
clk_25MHz      |    2.790|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.067|         |         |         |
clk_25MHz      |    5.875|         |         |         |
clk_slow       |    6.135|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_slow
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_slow       |    5.348|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.34 secs
 
--> 

Total memory usage is 261988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :    6 (   0 filtered)

