{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734192651124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734192651124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 21:40:51 2024 " "Processing started: Sat Dec 14 21:40:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734192651124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734192651124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IEEE_FPU -c IEEE_FPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IEEE_FPU -c IEEE_FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734192651124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1734192651473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_TOP " "Found entity 1: FPU_TOP" {  } { { "FPU_TOP.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FPU_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734192651522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734192651522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingmultiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file floatingmultiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatingMultiplication " "Found entity 1: FloatingMultiplication" {  } { { "FloatingMultiplication.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734192651525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734192651525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file floatingdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatingDivision " "Found entity 1: FloatingDivision" {  } { { "FloatingDivision.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingDivision.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734192651526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734192651526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingcompare.v 1 1 " "Found 1 design units, including 1 entities, in source file floatingcompare.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatingCompare " "Found entity 1: FloatingCompare" {  } { { "FloatingCompare.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingCompare.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734192651529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734192651529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingaddition.v 1 1 " "Found 1 design units, including 1 entities, in source file floatingaddition.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatingAddition " "Found entity 1: FloatingAddition" {  } { { "FloatingAddition.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734192651531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734192651531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU_TOP " "Elaborating entity \"FPU_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734192651581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatingAddition FloatingAddition:FA " "Elaborating entity \"FloatingAddition\" for hierarchy \"FloatingAddition:FA\"" {  } { { "FPU_TOP.v" "FA" { Text "C:/Users/User/Desktop/IEEE_FPU/FPU_TOP.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192651588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FloatingAddition.v(45) " "Verilog HDL assignment warning at FloatingAddition.v(45): truncated value with size 32 to match size of target (8)" {  } { { "FloatingAddition.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734192651592 "|FPU_TOP|FloatingAddition:FA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FloatingAddition.v(57) " "Verilog HDL assignment warning at FloatingAddition.v(57): truncated value with size 32 to match size of target (8)" {  } { { "FloatingAddition.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734192651592 "|FPU_TOP|FloatingAddition:FA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i FloatingAddition.v(30) " "Verilog HDL Always Construct warning at FloatingAddition.v(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "FloatingAddition.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734192651592 "|FPU_TOP|FloatingAddition:FA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatingCompare FloatingAddition:FA\|FloatingCompare:comp_abs " "Elaborating entity \"FloatingCompare\" for hierarchy \"FloatingAddition:FA\|FloatingCompare:comp_abs\"" {  } { { "FloatingAddition.v" "comp_abs" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192651593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatingMultiplication FloatingMultiplication:FM " "Elaborating entity \"FloatingMultiplication\" for hierarchy \"FloatingMultiplication:FM\"" {  } { { "FPU_TOP.v" "FM" { Text "C:/Users/User/Desktop/IEEE_FPU/FPU_TOP.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192651598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FloatingMultiplication.v(33) " "Verilog HDL assignment warning at FloatingMultiplication.v(33): truncated value with size 32 to match size of target (8)" {  } { { "FloatingMultiplication.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734192651600 "|FPU_TOP|FloatingMultiplication:FM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatingDivision FloatingDivision:FD " "Elaborating entity \"FloatingDivision\" for hierarchy \"FloatingDivision:FD\"" {  } { { "FPU_TOP.v" "FD" { Text "C:/Users/User/Desktop/IEEE_FPU/FPU_TOP.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192651601 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FloatingMultiplication:FM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FloatingMultiplication:FM\|Mult0\"" {  } { { "FloatingMultiplication.v" "Mult0" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "FloatingAddition:FS\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"FloatingAddition:FS\|Add1\"" {  } { { "FloatingAddition.v" "Add1" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 38 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FloatingDivision:FD\|FloatingMultiplication:M1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FloatingDivision:FD\|FloatingMultiplication:M1\|Mult0\"" {  } { { "FloatingMultiplication.v" "Mult0" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FloatingDivision:FD\|FloatingMultiplication:M2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FloatingDivision:FD\|FloatingMultiplication:M2\|Mult0\"" {  } { { "FloatingMultiplication.v" "Mult0" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FloatingDivision:FD\|FloatingMultiplication:M3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FloatingDivision:FD\|FloatingMultiplication:M3\|Mult0\"" {  } { { "FloatingMultiplication.v" "Mult0" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FloatingDivision:FD\|FloatingMultiplication:M4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FloatingDivision:FD\|FloatingMultiplication:M4\|Mult0\"" {  } { { "FloatingMultiplication.v" "Mult0" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "FloatingDivision:FD\|FloatingAddition:A3\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"FloatingDivision:FD\|FloatingAddition:A3\|Add1\"" {  } { { "FloatingAddition.v" "Add1" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 38 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FloatingDivision:FD\|FloatingMultiplication:M5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FloatingDivision:FD\|FloatingMultiplication:M5\|Mult0\"" {  } { { "FloatingMultiplication.v" "Mult0" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FloatingDivision:FD\|FloatingMultiplication:M6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FloatingDivision:FD\|FloatingMultiplication:M6\|Mult0\"" {  } { { "FloatingMultiplication.v" "Mult0" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "FloatingDivision:FD\|FloatingAddition:A4\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"FloatingDivision:FD\|FloatingAddition:A4\|Add1\"" {  } { { "FloatingAddition.v" "Add1" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 38 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FloatingDivision:FD\|FloatingMultiplication:M7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FloatingDivision:FD\|FloatingMultiplication:M7\|Mult0\"" {  } { { "FloatingMultiplication.v" "Mult0" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FloatingDivision:FD\|FloatingMultiplication:M8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FloatingDivision:FD\|FloatingMultiplication:M8\|Mult0\"" {  } { { "FloatingMultiplication.v" "Mult0" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664726 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1734192664726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FloatingMultiplication:FM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FloatingMultiplication:FM\|lpm_mult:Mult0\"" {  } { { "FloatingMultiplication.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FloatingMultiplication:FM\|lpm_mult:Mult0 " "Instantiated megafunction \"FloatingMultiplication:FM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664825 ""}  } { { "FloatingMultiplication.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734192664825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/User/Desktop/IEEE_FPU/db/mult_bdt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734192664944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734192664944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FloatingAddition:FS\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"FloatingAddition:FS\|lpm_add_sub:Add1\"" {  } { { "FloatingAddition.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192664996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FloatingAddition:FS\|lpm_add_sub:Add1 " "Instantiated megafunction \"FloatingAddition:FS\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192664996 ""}  } { { "FloatingAddition.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734192664996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rvi " "Found entity 1: add_sub_rvi" {  } { { "db/add_sub_rvi.tdf" "" { Text "C:/Users/User/Desktop/IEEE_FPU/db/add_sub_rvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734192665083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734192665083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FloatingDivision:FD\|FloatingMultiplication:M1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FloatingDivision:FD\|FloatingMultiplication:M1\|lpm_mult:Mult0\"" {  } { { "FloatingMultiplication.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FloatingDivision:FD\|FloatingMultiplication:M1\|lpm_mult:Mult0 " "Instantiated megafunction \"FloatingDivision:FD\|FloatingMultiplication:M1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665099 ""}  } { { "FloatingMultiplication.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734192665099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vgt " "Found entity 1: mult_vgt" {  } { { "db/mult_vgt.tdf" "" { Text "C:/Users/User/Desktop/IEEE_FPU/db/mult_vgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734192665194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734192665194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FloatingDivision:FD\|FloatingMultiplication:M2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FloatingDivision:FD\|FloatingMultiplication:M2\|lpm_mult:Mult0\"" {  } { { "FloatingMultiplication.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192665211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FloatingDivision:FD\|FloatingMultiplication:M2\|lpm_mult:Mult0 " "Instantiated megafunction \"FloatingDivision:FD\|FloatingMultiplication:M2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734192665212 ""}  } { { "FloatingMultiplication.v" "" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingMultiplication.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734192665212 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1363 " "Ignored 1363 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1363 " "Ignored 1363 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1734192666726 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1734192666726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734192702004 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734192728176 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FloatingDivision:FD\|FloatingAddition:A1\|Add2~46 " "Logic cell \"FloatingDivision:FD\|FloatingAddition:A1\|Add2~46\"" {  } { { "FloatingAddition.v" "Add2~46" { Text "C:/Users/User/Desktop/IEEE_FPU/FloatingAddition.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192728214 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1734192728214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734192729003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734192729003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6637 " "Implemented 6637 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734192730412 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734192730412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6524 " "Implemented 6524 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734192730412 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "63 " "Implemented 63 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1734192730412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734192730412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734192730500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 21:42:10 2024 " "Processing ended: Sat Dec 14 21:42:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734192730500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734192730500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734192730500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734192730500 ""}
