#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Feb  7 23:30:41 2023
# Process ID: 506209
# Current directory: /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level.vdi
# Journal file: /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'TEMAC_0'
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'TEMAC_0/inst'
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'TEMAC_0/inst'
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'TEMAC_0/inst'
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'TEMAC_0/inst'
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc:143]
INFO: [Timing 38-2] Deriving generated clocks [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc:143]
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc]
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'TEMAC_0/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:30]
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:54]
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'TEMAC_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 195 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 168 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2068.832 ; gain = 967.754 ; free physical = 27133 ; free virtual = 77626
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -2017 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2132.863 ; gain = 64.031 ; free physical = 27151 ; free virtual = 77632
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182e5eca9

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2132.863 ; gain = 0.000 ; free physical = 27153 ; free virtual = 77634
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 120 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1369d1300

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2132.863 ; gain = 0.000 ; free physical = 27153 ; free virtual = 77634
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 55 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fdaf66d9

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2132.863 ; gain = 0.000 ; free physical = 27153 ; free virtual = 77634
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 47 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fdaf66d9

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2132.863 ; gain = 0.000 ; free physical = 27153 ; free virtual = 77634
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fdaf66d9

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2132.863 ; gain = 0.000 ; free physical = 27153 ; free virtual = 77634
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.863 ; gain = 0.000 ; free physical = 27153 ; free virtual = 77634
Ending Logic Optimization Task | Checksum: fdaf66d9

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2132.863 ; gain = 0.000 ; free physical = 27153 ; free virtual = 77634

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 166b679ec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2132.863 ; gain = 0.000 ; free physical = 27153 ; free virtual = 77634
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2132.863 ; gain = 64.031 ; free physical = 27153 ; free virtual = 77634
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2132.863 ; gain = 0.000 ; free physical = 27153 ; free virtual = 77635
INFO: [Common 17-1381] The checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_opt.dcp' has been generated.
Command: report_drc -file top_level_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -2017 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2159.863 ; gain = 0.000 ; free physical = 27131 ; free virtual = 77613
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 152c2b768

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2159.863 ; gain = 0.000 ; free physical = 27131 ; free virtual = 77613
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2159.863 ; gain = 0.000 ; free physical = 27132 ; free virtual = 77615

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 130c65f9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2159.863 ; gain = 0.000 ; free physical = 27131 ; free virtual = 77614

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2aee66193

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2166.891 ; gain = 7.027 ; free physical = 27114 ; free virtual = 77597

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2aee66193

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2166.891 ; gain = 7.027 ; free physical = 27114 ; free virtual = 77597
Phase 1 Placer Initialization | Checksum: 2aee66193

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2166.891 ; gain = 7.027 ; free physical = 27114 ; free virtual = 77597

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bd156c41

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27024 ; free virtual = 77507

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bd156c41

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27025 ; free virtual = 77507

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2e320c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27026 ; free virtual = 77509

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18627ae09

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27026 ; free virtual = 77509

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a5e6ef9d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27026 ; free virtual = 77509

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 246535752

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27026 ; free virtual = 77509

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 23bc16824

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 26987 ; free virtual = 77507

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1bade891b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 26979 ; free virtual = 77500

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 158f2a40e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 26979 ; free virtual = 77500

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 158f2a40e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 26979 ; free virtual = 77500

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c2c0f248

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 26977 ; free virtual = 77496
Phase 3 Detail Placement | Checksum: 1c2c0f248

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 26978 ; free virtual = 77498

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12af8c00c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12af8c00c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 26986 ; free virtual = 77506
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.340. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ca70e647

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27016 ; free virtual = 77511
Phase 4.1 Post Commit Optimization | Checksum: ca70e647

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27016 ; free virtual = 77511

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ca70e647

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27019 ; free virtual = 77514

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ca70e647

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27020 ; free virtual = 77515

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 132ed0f83

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27020 ; free virtual = 77515
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 132ed0f83

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27020 ; free virtual = 77515
Ending Placer Task | Checksum: 122b1cd6d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27064 ; free virtual = 77559
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2222.918 ; gain = 63.055 ; free physical = 27064 ; free virtual = 77559
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2222.918 ; gain = 0.000 ; free physical = 27058 ; free virtual = 77560
INFO: [Common 17-1381] The checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2222.918 ; gain = 0.000 ; free physical = 27049 ; free virtual = 77546
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2222.918 ; gain = 0.000 ; free physical = 27060 ; free virtual = 77556
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2222.918 ; gain = 0.000 ; free physical = 27063 ; free virtual = 77560
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -2017 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 450f0733 ConstDB: 0 ShapeSum: dda2c63a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10e33135d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2460.188 ; gain = 237.270 ; free physical = 26821 ; free virtual = 77306

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10e33135d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2460.188 ; gain = 237.270 ; free physical = 26821 ; free virtual = 77306

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10e33135d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2460.188 ; gain = 237.270 ; free physical = 26785 ; free virtual = 77270

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10e33135d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2460.188 ; gain = 237.270 ; free physical = 26785 ; free virtual = 77270
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2471d7876

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2467.059 ; gain = 244.141 ; free physical = 26766 ; free virtual = 77250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.054 | TNS=-0.595 | WHS=-2.799 | THS=-936.478|

Phase 2 Router Initialization | Checksum: 20c1a1cca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2467.059 ; gain = 244.141 ; free physical = 26763 ; free virtual = 77248

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bbe3702e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26749 ; free virtual = 77233

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.702 | TNS=-506.241| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f54de370

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26751 ; free virtual = 77236

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.632 | TNS=-417.423| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14976ac17

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26748 ; free virtual = 77232

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.641 | TNS=-416.222| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1448c6ded

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26756 ; free virtual = 77240
Phase 4 Rip-up And Reroute | Checksum: 1448c6ded

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26756 ; free virtual = 77240

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1053de6b2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26756 ; free virtual = 77240
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.524 | TNS=-406.049| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10c4b12f7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26755 ; free virtual = 77240

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10c4b12f7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26755 ; free virtual = 77240
Phase 5 Delay and Skew Optimization | Checksum: 10c4b12f7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26755 ; free virtual = 77240

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d5128a92

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 2472.043 ; gain = 249.125 ; free physical = 26755 ; free virtual = 77240
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.504 | TNS=-403.629| WHS=-0.996 | THS=-53.109|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1ee4289d3

Time (s): cpu = 00:02:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3421.043 ; gain = 1198.125 ; free physical = 26525 ; free virtual = 77009
Phase 6.1 Hold Fix Iter | Checksum: 1ee4289d3

Time (s): cpu = 00:02:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3421.043 ; gain = 1198.125 ; free physical = 26525 ; free virtual = 77009

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.504 | TNS=-442.730| WHS=-0.740 | THS=-18.672|

Phase 6.2 Additional Hold Fix | Checksum: 17d0f4467

Time (s): cpu = 00:05:33 ; elapsed = 00:02:11 . Memory (MB): peak = 3921.043 ; gain = 1698.125 ; free physical = 26625 ; free virtual = 77110
WARNING: [Route 35-468] The router encountered 106 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	bridge_inst/tx_fifo_inst/queue_reg_256_319_0_2/RAMA/WE
	bridge_inst/tx_fifo_inst/queue_reg_256_319_3_5/RAMA/WE
	bridge_inst/tx_fifo_inst/queue_reg_256_319_6_8/RAMA/WE
	bridge_inst/tx_fifo_inst/queue_reg_256_319_9_9/DP/WE
	bridge_inst/tx_fifo_inst/queue_reg_0_63_6_8/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_128_191_6_8/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_192_255_6_8/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_256_319_6_8/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_320_383_6_8/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_384_447_6_8/RAMC/I
	.. and 96 more pins.

Phase 6 Post Hold Fix | Checksum: 17d0f4467

Time (s): cpu = 00:05:33 ; elapsed = 00:02:11 . Memory (MB): peak = 3921.043 ; gain = 1698.125 ; free physical = 26625 ; free virtual = 77110

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.346513 %
  Global Horizontal Routing Utilization  = 0.357133 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1ee04737c

Time (s): cpu = 00:05:33 ; elapsed = 00:02:11 . Memory (MB): peak = 3921.043 ; gain = 1698.125 ; free physical = 26640 ; free virtual = 77125

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ee04737c

Time (s): cpu = 00:05:33 ; elapsed = 00:02:11 . Memory (MB): peak = 3921.043 ; gain = 1698.125 ; free physical = 26640 ; free virtual = 77125

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dde01840

Time (s): cpu = 00:05:33 ; elapsed = 00:02:11 . Memory (MB): peak = 3921.043 ; gain = 1698.125 ; free physical = 26640 ; free virtual = 77125

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1bea01007

Time (s): cpu = 00:05:33 ; elapsed = 00:02:11 . Memory (MB): peak = 3921.043 ; gain = 1698.125 ; free physical = 26640 ; free virtual = 77125
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.504 | TNS=-467.298| WHS=-0.651 | THS=-6.430 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bea01007

Time (s): cpu = 00:05:33 ; elapsed = 00:02:11 . Memory (MB): peak = 3921.043 ; gain = 1698.125 ; free physical = 26640 ; free virtual = 77125
WARNING: [Route 35-457] Router was unable to fix hold violation on 3 pins due to run-time limitations. Such pins are:
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/queue_reg_0_63_0_2_i_3/I3
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/queue_reg_0_63_6_8_i_1/I3
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/queue_reg_0_63_3_5_i_2/I3

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-459] Router was unable to fix hold violation on 6 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[6]/D
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/D
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[2]/D
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[4]/D
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[7]/D
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[5]/D

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:34 ; elapsed = 00:02:11 . Memory (MB): peak = 3921.043 ; gain = 1698.125 ; free physical = 26808 ; free virtual = 77293

Routing Is Done.
70 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:35 ; elapsed = 00:02:32 . Memory (MB): peak = 3921.043 ; gain = 1698.125 ; free physical = 26808 ; free virtual = 77293
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3945.055 ; gain = 0.000 ; free physical = 26804 ; free virtual = 77297
INFO: [Common 17-1381] The checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_routed.dcp' has been generated.
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file top_level_methodology_drc_routed.rpt -rpx top_level_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
79 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Tue Feb  7 23:35:00 2023...
