- 👋 Hi, I’m @lewis1573
- 👀 I’m interested in chip verification
- 🌱 I’m currently learning System Verilog
- 💞️ I’m looking to collaborate on translate a System Verilog book
- 📫 How to reach me: lewis1573@outlook.com

<!---
lewis1573/lewis1573 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
