OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/a25_coprocessor/runs/second_trial_run/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/a25_coprocessor/runs/second_trial_run/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/a25_coprocessor/runs/second_trial_run/tmp/placement/15-resizer_timing.def
Notice 0: Design: a25_coprocessor
Notice 0:     Created 163 pins.
Notice 0:     Created 1257 components and 7272 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 992 nets and 2764 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/a25_coprocessor/runs/second_trial_run/tmp/placement/15-resizer_timing.def
Min routing layer: 2
Max routing layer: 6
Global adjustment: 0.0
Unidirectional routing: true
Grid origin: (0, 0)
[INFO GRT-0004] #DB Obstructions: 0
[INFO GRT-0005] #DB Obstacles: 39197
[INFO GRT-0006] #DB Macros: 0
[INFO GRT-0017] Found 0 clock nets
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 15
[INFO GRT-0018] Processing 28092 obstacles on layer 1
[INFO GRT-0019] Processing 4974 obstacles on layer 2
[INFO GRT-0022] Processing 5 obstacles on layer 5
[INFO GRT-0023] Processing 5 obstacles on layer 6
[INFO GRT-0020] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 4551, WIRELEN1 : 0
[INFO] NumSeg  : 1825
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 4554, WIRELEN1 : 4554
[INFO] NumSeg  : 1829
[INFO] NumShift: 43
[Overflow Report] Total hCap    : 12614
[Overflow Report] Total vCap    : 9790
[Overflow Report] Total Usage   : 4554
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 12614
[Overflow Report] Total vCap    : 9790
[Overflow Report] Total Usage   : 4554
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 12614
[Overflow Report] Total vCap    : 9790
[Overflow Report] Total Usage   : 4554
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 4554
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 4554
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 4554
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 4554
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 5.000000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 3771
[INFO] Via related stiner nodes 171
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 2293
    Layer 3 usage: 2277
    Layer 4 usage: 1
    Layer 5 usage: 15
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 7174
    Layer 3 capacity: 6720
    Layer 4 capacity: 4560
    Layer 5 capacity: 3070
    Layer 6 capacity: 880

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 31.96%
    Layer 3 use percentage: 33.88%
    Layer 4 use percentage: 0.02%
    Layer 5 use percentage: 0.49%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 4586
[Overflow Report] Total Capacity: 22404
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 4586
[INFO] Final number of vias : 4391
[INFO] Final usage 3D       : 17759
[INFO GRT-0018] Total wirelength: 50245 um
Repairing antennas...
[WARNING GRT-0025] No OR_DEFAULT vias defined
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 3 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
[INFO GRT-0012] #Antenna violations: 1
Design Stats
--------------------------------
total instances          1258
multi row instances         0
fixed instances           362
nets                      994
design area           18580.3 u^2
fixed area              714.4 u^2
movable area           8116.5 u^2
utilization                45 %
utilization padded         45 %
rows                       50
row height                2.7 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL         30382.3 u
legalized HPWL        30931.6 u
delta HPWL                  2 %

[INFO GRT-0015] 1 diodes inserted
Min routing layer: 2
Max routing layer: 6
Global adjustment: 0.0
Unidirectional routing: true
Grid origin: (0, 0)
[INFO GRT-0004] #DB Obstructions: 0
[INFO GRT-0005] #DB Obstacles: 39203
[INFO GRT-0006] #DB Macros: 0
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 15
[INFO GRT-0018] Processing 28095 obstacles on layer 1
[INFO GRT-0019] Processing 4976 obstacles on layer 2
[INFO GRT-0022] Processing 5 obstacles on layer 5
[INFO GRT-0023] Processing 5 obstacles on layer 6
[INFO GRT-0020] Reducing resources of layer 1 by 99%
[INFO GRT-0009] #Nets to reroute: 630

Final usage/overflow report: 

[Overflow Report] Total Usage   : 3672
[Overflow Report] Total Capacity: 21602
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 3672
[INFO] Final number of vias : 3273
[INFO] Final usage 3D       : 13491
[INFO GRT-0014] Num routed nets: 974
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 4.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 4.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _1121_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: _1121_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock i_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _1121_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.23    0.23 ^ _1121_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           fault_address[30] (net)
                  0.05    0.00    0.23 ^ _0901_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.03    0.08    0.31 ^ _0901_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _0073_ (net)
                  0.03    0.00    0.31 ^ _1121_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock i_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _1121_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01   -0.01   library hold time
                                 -0.01   data required time
-----------------------------------------------------------------------------
                                 -0.01   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: i_copro_crn[3] (input port clocked by i_clk)
Endpoint: o_cache_flush (output port clocked by i_clk)
Path Group: i_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock i_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
                  0.01    0.00    4.00 v i_copro_crn[3] (in)
     1    0.00                           i_copro_crn[3] (net)
                  0.01    0.00    4.00 v input8/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.25    4.25 v input8/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net8 (net)
                  0.17    0.01    4.26 v _0520_/A (sky130_fd_sc_hd__or2_2)
                  0.16    0.77    5.04 v _0520_/X (sky130_fd_sc_hd__or2_2)
     4    0.01                           _0184_ (net)
                  0.16    0.00    5.04 v _0944_/D (sky130_fd_sc_hd__or4_4)
                  0.19    0.93    5.97 v _0944_/X (sky130_fd_sc_hd__or4_4)
     3    0.02                           _0481_ (net)
                  0.19    0.01    5.98 v _1007_/C (sky130_fd_sc_hd__nor3_4)
                  0.29    0.30    6.28 ^ _1007_/Y (sky130_fd_sc_hd__nor3_4)
     1    0.01                           net96 (net)
                  0.29    0.00    6.28 ^ output96/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.38    6.66 ^ output96/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           o_cache_flush (net)
                  0.20    0.01    6.66 ^ o_cache_flush (out)
                                  6.66   data arrival time

                  0.00   20.00   20.00   clock i_clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.66   data arrival time
-----------------------------------------------------------------------------
                                  9.34   slack (MET)


No paths found.
wns 0.00
tns 0.00
