<profile>

<section name = "Vitis HLS Report for 'relu_combined'" level="0">
<item name = "Date">Sun May  8 16:07:35 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">relu_combined</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, ?, 10.000 ns, ?, 2, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_29_2">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 185, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 81, 106, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 139, -</column>
<column name="Register">-, -, 208, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 81, 106, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_fu_210_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln29_fu_190_p2">+, 0, 0, 38, 31, 1</column>
<column name="cmp170_fu_176_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="grp_fu_170_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln18_fu_216_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln29_fu_196_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="select_ln19_fu_234_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="dx_Addr_A_orig">14, 3, 32, 96</column>
<column name="dx_Din_A">14, 3, 32, 96</column>
<column name="dx_WEN_A">9, 2, 4, 8</column>
<column name="i_1_reg_148">9, 2, 31, 62</column>
<column name="i_reg_159">9, 2, 31, 62</column>
<column name="x_Addr_A_orig">14, 3, 32, 96</column>
<column name="y_WEN_A">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="i_1_reg_148">31, 0, 31, 0</column>
<column name="i_reg_159">31, 0, 31, 0</column>
<column name="icmp_ln1494_1_reg_285">1, 0, 1, 0</column>
<column name="icmp_ln18_reg_299">1, 0, 1, 0</column>
<column name="icmp_ln18_reg_299_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="select_ln19_reg_313">31, 0, 31, 0</column>
<column name="trunc_ln18_reg_259">31, 0, 31, 0</column>
<column name="trunc_ln29_reg_254">31, 0, 31, 0</column>
<column name="zext_ln1494_1_reg_273">10, 0, 32, 22</column>
<column name="zext_ln1494_1_reg_273_pp0_iter1_reg">10, 0, 32, 22</column>
<column name="zext_ln1494_reg_303">10, 0, 32, 22</column>
<column name="zext_ln1494_reg_303_pp1_iter1_reg">10, 0, 32, 22</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 5, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 5, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu_combined, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, relu_combined, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, relu_combined, return value</column>
<column name="x_Addr_A">out, 32, bram, x, array</column>
<column name="x_EN_A">out, 1, bram, x, array</column>
<column name="x_WEN_A">out, 4, bram, x, array</column>
<column name="x_Din_A">out, 32, bram, x, array</column>
<column name="x_Dout_A">in, 32, bram, x, array</column>
<column name="x_Clk_A">out, 1, bram, x, array</column>
<column name="x_Rst_A">out, 1, bram, x, array</column>
<column name="dx_Addr_A">out, 32, bram, dx, array</column>
<column name="dx_EN_A">out, 1, bram, dx, array</column>
<column name="dx_WEN_A">out, 4, bram, dx, array</column>
<column name="dx_Din_A">out, 32, bram, dx, array</column>
<column name="dx_Dout_A">in, 32, bram, dx, array</column>
<column name="dx_Clk_A">out, 1, bram, dx, array</column>
<column name="dx_Rst_A">out, 1, bram, dx, array</column>
<column name="y_Addr_A">out, 32, bram, y, array</column>
<column name="y_EN_A">out, 1, bram, y, array</column>
<column name="y_WEN_A">out, 4, bram, y, array</column>
<column name="y_Din_A">out, 32, bram, y, array</column>
<column name="y_Dout_A">in, 32, bram, y, array</column>
<column name="y_Clk_A">out, 1, bram, y, array</column>
<column name="y_Rst_A">out, 1, bram, y, array</column>
<column name="dy_Addr_A">out, 32, bram, dy, array</column>
<column name="dy_EN_A">out, 1, bram, dy, array</column>
<column name="dy_WEN_A">out, 4, bram, dy, array</column>
<column name="dy_Din_A">out, 32, bram, dy, array</column>
<column name="dy_Dout_A">in, 32, bram, dy, array</column>
<column name="dy_Clk_A">out, 1, bram, dy, array</column>
<column name="dy_Rst_A">out, 1, bram, dy, array</column>
</table>
</item>
</section>
</profile>
