Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 11 11:15:08 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.276        0.000                      0                  170        0.084        0.000                      0                  170        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.276        0.000                      0                  170        0.084        0.000                      0                  170        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 booleantest/FSM_onehot_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booleantest/FSM_onehot_M_state_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.828ns (23.694%)  route 2.667ns (76.306%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.624     5.208    booleantest/CLK
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.456     5.664 r  booleantest/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=11, routed)          1.163     6.827    booleantest/FSM_onehot_M_state_q_reg_n_0_[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  booleantest/M_s_reg_q[15]_i_3/O
                         net (fo=2, routed)           0.563     7.514    booleantest/edge_detector/FSM_onehot_M_state_q_reg[0]_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.638 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3/O
                         net (fo=1, routed)           0.401     8.040    booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.539     8.703    booleantest/edge_detector_n_0
    SLICE_X6Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.508    14.912    booleantest/CLK
    SLICE_X6Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[4]/C
                         clock pessimism              0.271    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X6Y51          FDRE (Setup_fdre_C_CE)      -0.169    14.979    booleantest/FSM_onehot_M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 booleantest/FSM_onehot_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booleantest/FSM_onehot_M_state_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.828ns (23.694%)  route 2.667ns (76.306%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.624     5.208    booleantest/CLK
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.456     5.664 r  booleantest/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=11, routed)          1.163     6.827    booleantest/FSM_onehot_M_state_q_reg_n_0_[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  booleantest/M_s_reg_q[15]_i_3/O
                         net (fo=2, routed)           0.563     7.514    booleantest/edge_detector/FSM_onehot_M_state_q_reg[0]_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.638 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3/O
                         net (fo=1, routed)           0.401     8.040    booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.539     8.703    booleantest/edge_detector_n_0
    SLICE_X6Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.508    14.912    booleantest/CLK
    SLICE_X6Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[5]/C
                         clock pessimism              0.271    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X6Y51          FDRE (Setup_fdre_C_CE)      -0.169    14.979    booleantest/FSM_onehot_M_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.173%)  route 2.461ns (74.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.636     5.220    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y48          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.956     7.443    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I2_O)        0.124     7.567 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.311     7.878    buttoncond_gen_0[1].buttoncond/M_booleantest_button
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.002 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.508     8.510    buttoncond_gen_0[1].buttoncond/sel
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.923    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205    14.955    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.173%)  route 2.461ns (74.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.636     5.220    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y48          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.956     7.443    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I2_O)        0.124     7.567 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.311     7.878    buttoncond_gen_0[1].buttoncond/M_booleantest_button
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.002 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.508     8.510    buttoncond_gen_0[1].buttoncond/sel
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.923    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/C
                         clock pessimism              0.272    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205    14.955    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.173%)  route 2.461ns (74.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.636     5.220    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y48          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.956     7.443    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I2_O)        0.124     7.567 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.311     7.878    buttoncond_gen_0[1].buttoncond/M_booleantest_button
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.002 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.508     8.510    buttoncond_gen_0[1].buttoncond/sel
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.923    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/C
                         clock pessimism              0.272    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205    14.955    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.173%)  route 2.461ns (74.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.636     5.220    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y48          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.956     7.443    buttoncond_gen_0[1].buttoncond/M_last_q_i_4_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I2_O)        0.124     7.567 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.311     7.878    buttoncond_gen_0[1].buttoncond/M_booleantest_button
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.002 r  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.508     8.510    buttoncond_gen_0[1].buttoncond/sel
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.518    14.923    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism              0.272    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205    14.955    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 booleantest/FSM_onehot_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booleantest/FSM_onehot_M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.054%)  route 2.477ns (74.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.624     5.208    booleantest/CLK
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.456     5.664 r  booleantest/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=11, routed)          1.163     6.827    booleantest/FSM_onehot_M_state_q_reg_n_0_[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  booleantest/M_s_reg_q[15]_i_3/O
                         net (fo=2, routed)           0.563     7.514    booleantest/edge_detector/FSM_onehot_M_state_q_reg[0]_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.638 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3/O
                         net (fo=1, routed)           0.401     8.040    booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.349     8.513    booleantest/edge_detector_n_0
    SLICE_X4Y51          FDSE                                         r  booleantest/FSM_onehot_M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.508    14.912    booleantest/CLK
    SLICE_X4Y51          FDSE                                         r  booleantest/FSM_onehot_M_state_q_reg[0]/C
                         clock pessimism              0.296    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X4Y51          FDSE (Setup_fdse_C_CE)      -0.205    14.968    booleantest/FSM_onehot_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 booleantest/FSM_onehot_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booleantest/FSM_onehot_M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.054%)  route 2.477ns (74.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.624     5.208    booleantest/CLK
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.456     5.664 r  booleantest/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=11, routed)          1.163     6.827    booleantest/FSM_onehot_M_state_q_reg_n_0_[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  booleantest/M_s_reg_q[15]_i_3/O
                         net (fo=2, routed)           0.563     7.514    booleantest/edge_detector/FSM_onehot_M_state_q_reg[0]_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.638 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3/O
                         net (fo=1, routed)           0.401     8.040    booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.349     8.513    booleantest/edge_detector_n_0
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.508    14.912    booleantest/CLK
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism              0.296    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X4Y51          FDRE (Setup_fdre_C_CE)      -0.205    14.968    booleantest/FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 booleantest/FSM_onehot_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booleantest/FSM_onehot_M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.054%)  route 2.477ns (74.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.624     5.208    booleantest/CLK
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.456     5.664 r  booleantest/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=11, routed)          1.163     6.827    booleantest/FSM_onehot_M_state_q_reg_n_0_[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  booleantest/M_s_reg_q[15]_i_3/O
                         net (fo=2, routed)           0.563     7.514    booleantest/edge_detector/FSM_onehot_M_state_q_reg[0]_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.638 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3/O
                         net (fo=1, routed)           0.401     8.040    booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.349     8.513    booleantest/edge_detector_n_0
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.508    14.912    booleantest/CLK
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[2]/C
                         clock pessimism              0.296    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X4Y51          FDRE (Setup_fdre_C_CE)      -0.205    14.968    booleantest/FSM_onehot_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 booleantest/FSM_onehot_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booleantest/FSM_onehot_M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.054%)  route 2.477ns (74.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.624     5.208    booleantest/CLK
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.456     5.664 r  booleantest/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=11, routed)          1.163     6.827    booleantest/FSM_onehot_M_state_q_reg_n_0_[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  booleantest/M_s_reg_q[15]_i_3/O
                         net (fo=2, routed)           0.563     7.514    booleantest/edge_detector/FSM_onehot_M_state_q_reg[0]_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.638 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3/O
                         net (fo=1, routed)           0.401     8.040    booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_3_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  booleantest/edge_detector/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.349     8.513    booleantest/edge_detector_n_0
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.508    14.912    booleantest/CLK
    SLICE_X4Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[3]/C
                         clock pessimism              0.296    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X4Y51          FDRE (Setup_fdre_C_CE)      -0.205    14.968    booleantest/FSM_onehot_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  6.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 booleantest/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booleantest/M_s_reg_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.213ns (45.938%)  route 0.251ns (54.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.592     1.536    booleantest/CLK
    SLICE_X6Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  booleantest/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=13, routed)          0.251     1.950    booleantest/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X4Y49          LUT5 (Prop_lut5_I2_O)        0.049     1.999 r  booleantest/M_s_reg_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.999    booleantest/M_s_reg_d[13]
    SLICE_X4Y49          FDRE                                         r  booleantest/M_s_reg_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.865     2.055    booleantest/CLK
    SLICE_X4Y49          FDRE                                         r  booleantest/M_s_reg_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.107     1.916    booleantest/M_s_reg_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 booleantest/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booleantest/M_s_reg_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.468%)  route 0.251ns (54.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.592     1.536    booleantest/CLK
    SLICE_X6Y51          FDRE                                         r  booleantest/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  booleantest/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=13, routed)          0.251     1.950    booleantest/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X4Y49          LUT4 (Prop_lut4_I2_O)        0.045     1.995 r  booleantest/M_s_reg_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.995    booleantest/M_s_reg_d[11]
    SLICE_X4Y49          FDRE                                         r  booleantest/M_s_reg_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.865     2.055    booleantest/CLK
    SLICE_X4Y49          FDRE                                         r  booleantest/M_s_reg_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.092     1.901    booleantest/M_s_reg_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.538    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.052    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.538    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.052    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.538    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.052    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.538    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_6
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.052    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.538    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X5Y51          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.052    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y51          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.538    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.063 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.063    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X5Y51          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.052    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y51          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.538    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.088 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.088    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1_n_6
    SLICE_X5Y51          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.052    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y51          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.538    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.088 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.088    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X5Y51          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.052    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X5Y51          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    booleantest/FSM_onehot_M_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    booleantest/FSM_onehot_M_state_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y52    booleantest/M_checkoff_reg_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    booleantest/M_s_reg_q_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48    seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    seg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    booleantest/FSM_onehot_M_state_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    booleantest/FSM_onehot_M_state_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    booleantest/FSM_onehot_M_state_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52    booleantest/M_checkoff_reg_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    booleantest/M_checkoff_reg_q_reg[2]/C



