module ALU(input logic [15:0] A, B,
			  input logic [1:0] S
			  output logic [15:0] C);

			  
endmodule
