INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/artem/.Xilinx/project_8/project_8.srcs/sim_1/new/lab_8_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab_8_TB'
