// Seed: 3516069023
module module_0;
  assign id_1 = 1;
  always @(1) id_1 = 1;
  assign id_1 = 1;
  always_ff @(posedge 1 ^ 1) begin
    assign id_1.id_1 = 1'b0;
  end
  initial begin
    if (id_1) begin
      id_1 <= 1;
    end
  end
endmodule
module module_1 (
    inout supply0 id_0
    , id_5,
    output wand id_1,
    input uwire id_2,
    output wire id_3
);
  assign id_3 = id_5 == id_2 - 1;
  assign id_5 = 1;
  wire id_6;
  module_0();
endmodule
