# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0" \
"../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../FPGA_TEST_PATTERN.srcs/sources_1/new/chan_par_gen.v" \
"../../../../FPGA_TEST_PATTERN.srcs/sources_1/new/clk_gen.v" \
"../../../../FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v" \
"../../../../FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v" \
"../../../../FPGA_TEST_PATTERN.srcs/sources_1/new/word_split_fifo2oserdes.v" \
"../../../../FPGA_TEST_PATTERN.srcs/sources_1/new/tb_test_pattern_gen.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
