$date
  Wed Nov 16 23:57:07 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module ram16x8_tb $end
$var reg 4 ! address[3:0] $end
$var reg 8 " data_in[7:0] $end
$var reg 1 # rdwr $end
$var reg 1 $ clock $end
$var reg 8 % data_out[7:0] $end
$scope module uut $end
$var reg 4 & address[3:0] $end
$var reg 8 ' data_in[7:0] $end
$var reg 1 ( rdwr $end
$var reg 1 ) clock $end
$var reg 8 * data_out[7:0] $end
$comment ram is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUU !
bUUUUUUUU "
U#
1$
bUUUUUUUU %
bUUUU &
bUUUUUUUU '
U(
1)
bUUUUUUUU *
#3000000
b0000 !
1#
b0000 &
1(
#5000000
0$
0)
#10000000
1$
b00000000 %
1)
b00000000 *
#13000000
b0010 !
b0010 &
#15000000
0$
0)
#20000000
1$
b00100010 %
1)
b00100010 *
#23000000
b0101 !
b0101 &
#25000000
0$
0)
#30000000
1$
b01010101 %
1)
b01010101 *
#33000000
b1010 !
b1010 &
#35000000
0$
0)
#40000000
1$
b10101010 %
1)
b10101010 *
#43000000
b0000 !
b11111111 "
0#
b0000 &
b11111111 '
0(
#45000000
0$
0)
#50000000
1$
1)
#53000000
b0010 !
b11101110 "
b0010 &
b11101110 '
#55000000
0$
0)
#60000000
1$
1)
#63000000
b0101 !
b00100010 "
b0101 &
b00100010 '
#65000000
0$
0)
#70000000
1$
1)
#73000000
b1010 !
b01010101 "
b1010 &
b01010101 '
#75000000
0$
0)
#80000000
1$
1)
#83000000
b0000 !
1#
b0000 &
1(
#85000000
0$
0)
#90000000
1$
b11111111 %
1)
b11111111 *
#93000000
b0010 !
b0010 &
#95000000
0$
0)
#100000000
1$
b11101110 %
1)
b11101110 *
#103000000
b0101 !
b0101 &
#105000000
0$
0)
#110000000
1$
b00100010 %
1)
b00100010 *
#113000000
b1010 !
b1010 &
#115000000
0$
0)
#120000000
1$
b01010101 %
1)
b01010101 *
#123000000
#125000000
0$
0)
#130000000
1$
1)
#135000000
0$
0)
#140000000
1$
1)
#145000000
0$
0)
#150000000
1$
1)
