.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SS */
.set SS__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SS__0__MASK, 0x08
.set SS__0__PC, CYREG_PRT3_PC3
.set SS__0__PORT, 3
.set SS__0__SHIFT, 3
.set SS__AG, CYREG_PRT3_AG
.set SS__AMUX, CYREG_PRT3_AMUX
.set SS__BIE, CYREG_PRT3_BIE
.set SS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SS__BYP, CYREG_PRT3_BYP
.set SS__CTL, CYREG_PRT3_CTL
.set SS__DM0, CYREG_PRT3_DM0
.set SS__DM1, CYREG_PRT3_DM1
.set SS__DM2, CYREG_PRT3_DM2
.set SS__DR, CYREG_PRT3_DR
.set SS__INP_DIS, CYREG_PRT3_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT3_LCD_EN
.set SS__MASK, 0x08
.set SS__PORT, 3
.set SS__PRT, CYREG_PRT3_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SS__PS, CYREG_PRT3_PS
.set SS__SHIFT, 3
.set SS__SLW, CYREG_PRT3_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set MISO__0__MASK, 0x01
.set MISO__0__PC, CYREG_PRT3_PC0
.set MISO__0__PORT, 3
.set MISO__0__SHIFT, 0
.set MISO__AG, CYREG_PRT3_AG
.set MISO__AMUX, CYREG_PRT3_AMUX
.set MISO__BIE, CYREG_PRT3_BIE
.set MISO__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MISO__BYP, CYREG_PRT3_BYP
.set MISO__CTL, CYREG_PRT3_CTL
.set MISO__DM0, CYREG_PRT3_DM0
.set MISO__DM1, CYREG_PRT3_DM1
.set MISO__DM2, CYREG_PRT3_DM2
.set MISO__DR, CYREG_PRT3_DR
.set MISO__INP_DIS, CYREG_PRT3_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT3_LCD_EN
.set MISO__MASK, 0x01
.set MISO__PORT, 3
.set MISO__PRT, CYREG_PRT3_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MISO__PS, CYREG_PRT3_PS
.set MISO__SHIFT, 0
.set MISO__SLW, CYREG_PRT3_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set MOSI__0__MASK, 0x02
.set MOSI__0__PC, CYREG_PRT3_PC1
.set MOSI__0__PORT, 3
.set MOSI__0__SHIFT, 1
.set MOSI__AG, CYREG_PRT3_AG
.set MOSI__AMUX, CYREG_PRT3_AMUX
.set MOSI__BIE, CYREG_PRT3_BIE
.set MOSI__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MOSI__BYP, CYREG_PRT3_BYP
.set MOSI__CTL, CYREG_PRT3_CTL
.set MOSI__DM0, CYREG_PRT3_DM0
.set MOSI__DM1, CYREG_PRT3_DM1
.set MOSI__DM2, CYREG_PRT3_DM2
.set MOSI__DR, CYREG_PRT3_DR
.set MOSI__INP_DIS, CYREG_PRT3_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT3_LCD_EN
.set MOSI__MASK, 0x02
.set MOSI__PORT, 3
.set MOSI__PRT, CYREG_PRT3_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MOSI__PS, CYREG_PRT3_PS
.set MOSI__SHIFT, 1
.set MOSI__SLW, CYREG_PRT3_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set SCLK__0__MASK, 0x80
.set SCLK__0__PC, CYREG_PRT2_PC7
.set SCLK__0__PORT, 2
.set SCLK__0__SHIFT, 7
.set SCLK__AG, CYREG_PRT2_AG
.set SCLK__AMUX, CYREG_PRT2_AMUX
.set SCLK__BIE, CYREG_PRT2_BIE
.set SCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCLK__BYP, CYREG_PRT2_BYP
.set SCLK__CTL, CYREG_PRT2_CTL
.set SCLK__DM0, CYREG_PRT2_DM0
.set SCLK__DM1, CYREG_PRT2_DM1
.set SCLK__DM2, CYREG_PRT2_DM2
.set SCLK__DR, CYREG_PRT2_DR
.set SCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set SCLK__MASK, 0x80
.set SCLK__PORT, 2
.set SCLK__PRT, CYREG_PRT2_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCLK__PS, CYREG_PRT2_PS
.set SCLK__SHIFT, 7
.set SCLK__SLW, CYREG_PRT2_SLW

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set SPIM_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B1_UDB06_A0
.set SPIM_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B1_UDB06_A1
.set SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set SPIM_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B1_UDB06_D0
.set SPIM_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B1_UDB06_D1
.set SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set SPIM_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B1_UDB06_F0
.set SPIM_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B1_UDB06_F1
.set SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set SPIM_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B1_UDB07_A0
.set SPIM_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B1_UDB07_A1
.set SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set SPIM_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B1_UDB07_D0
.set SPIM_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B1_UDB07_D1
.set SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set SPIM_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B1_UDB07_F0
.set SPIM_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B1_UDB07_F1
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB05_ST

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x02
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x04
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x04

/* Clock_out */
.set Clock_out__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Clock_out__0__MASK, 0x10
.set Clock_out__0__PC, CYREG_PRT3_PC4
.set Clock_out__0__PORT, 3
.set Clock_out__0__SHIFT, 4
.set Clock_out__AG, CYREG_PRT3_AG
.set Clock_out__AMUX, CYREG_PRT3_AMUX
.set Clock_out__BIE, CYREG_PRT3_BIE
.set Clock_out__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Clock_out__BYP, CYREG_PRT3_BYP
.set Clock_out__CTL, CYREG_PRT3_CTL
.set Clock_out__DM0, CYREG_PRT3_DM0
.set Clock_out__DM1, CYREG_PRT3_DM1
.set Clock_out__DM2, CYREG_PRT3_DM2
.set Clock_out__DR, CYREG_PRT3_DR
.set Clock_out__INP_DIS, CYREG_PRT3_INP_DIS
.set Clock_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Clock_out__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Clock_out__LCD_EN, CYREG_PRT3_LCD_EN
.set Clock_out__MASK, 0x10
.set Clock_out__PORT, 3
.set Clock_out__PRT, CYREG_PRT3_PRT
.set Clock_out__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Clock_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Clock_out__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Clock_out__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Clock_out__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Clock_out__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Clock_out__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Clock_out__PS, CYREG_PRT3_PS
.set Clock_out__SHIFT, 4
.set Clock_out__SLW, CYREG_PRT3_SLW

/* IDAC8_viDAC8 */
.set IDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set IDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set IDAC8_viDAC8__D, CYREG_DAC2_D
.set IDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_viDAC8__PM_ACT_MSK, 0x04
.set IDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_viDAC8__PM_STBY_MSK, 0x04
.set IDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set IDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set IDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set IDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set IDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set IDAC8_viDAC8__TR, CYREG_DAC2_TR
.set IDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set IDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set IDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set IDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set IDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set IDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set IDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set IDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set IDAC8_viDAC8__TST, CYREG_DAC2_TST

/* Mux0_0 */
.set Mux0_0__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Mux0_0__0__MASK, 0x80
.set Mux0_0__0__PC, CYREG_PRT1_PC7
.set Mux0_0__0__PORT, 1
.set Mux0_0__0__SHIFT, 7
.set Mux0_0__AG, CYREG_PRT1_AG
.set Mux0_0__AMUX, CYREG_PRT1_AMUX
.set Mux0_0__BIE, CYREG_PRT1_BIE
.set Mux0_0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Mux0_0__BYP, CYREG_PRT1_BYP
.set Mux0_0__CTL, CYREG_PRT1_CTL
.set Mux0_0__DM0, CYREG_PRT1_DM0
.set Mux0_0__DM1, CYREG_PRT1_DM1
.set Mux0_0__DM2, CYREG_PRT1_DM2
.set Mux0_0__DR, CYREG_PRT1_DR
.set Mux0_0__INP_DIS, CYREG_PRT1_INP_DIS
.set Mux0_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Mux0_0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Mux0_0__LCD_EN, CYREG_PRT1_LCD_EN
.set Mux0_0__MASK, 0x80
.set Mux0_0__PORT, 1
.set Mux0_0__PRT, CYREG_PRT1_PRT
.set Mux0_0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Mux0_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Mux0_0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Mux0_0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Mux0_0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Mux0_0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Mux0_0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Mux0_0__PS, CYREG_PRT1_PS
.set Mux0_0__SHIFT, 7
.set Mux0_0__SLW, CYREG_PRT1_SLW

/* Mux0_1 */
.set Mux0_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Mux0_1__0__MASK, 0x40
.set Mux0_1__0__PC, CYREG_PRT1_PC6
.set Mux0_1__0__PORT, 1
.set Mux0_1__0__SHIFT, 6
.set Mux0_1__AG, CYREG_PRT1_AG
.set Mux0_1__AMUX, CYREG_PRT1_AMUX
.set Mux0_1__BIE, CYREG_PRT1_BIE
.set Mux0_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Mux0_1__BYP, CYREG_PRT1_BYP
.set Mux0_1__CTL, CYREG_PRT1_CTL
.set Mux0_1__DM0, CYREG_PRT1_DM0
.set Mux0_1__DM1, CYREG_PRT1_DM1
.set Mux0_1__DM2, CYREG_PRT1_DM2
.set Mux0_1__DR, CYREG_PRT1_DR
.set Mux0_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Mux0_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Mux0_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Mux0_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Mux0_1__MASK, 0x40
.set Mux0_1__PORT, 1
.set Mux0_1__PRT, CYREG_PRT1_PRT
.set Mux0_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Mux0_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Mux0_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Mux0_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Mux0_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Mux0_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Mux0_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Mux0_1__PS, CYREG_PRT1_PS
.set Mux0_1__SHIFT, 6
.set Mux0_1__SLW, CYREG_PRT1_SLW

/* Mux0_2 */
.set Mux0_2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Mux0_2__0__MASK, 0x10
.set Mux0_2__0__PC, CYREG_PRT1_PC4
.set Mux0_2__0__PORT, 1
.set Mux0_2__0__SHIFT, 4
.set Mux0_2__AG, CYREG_PRT1_AG
.set Mux0_2__AMUX, CYREG_PRT1_AMUX
.set Mux0_2__BIE, CYREG_PRT1_BIE
.set Mux0_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Mux0_2__BYP, CYREG_PRT1_BYP
.set Mux0_2__CTL, CYREG_PRT1_CTL
.set Mux0_2__DM0, CYREG_PRT1_DM0
.set Mux0_2__DM1, CYREG_PRT1_DM1
.set Mux0_2__DM2, CYREG_PRT1_DM2
.set Mux0_2__DR, CYREG_PRT1_DR
.set Mux0_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Mux0_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Mux0_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Mux0_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Mux0_2__MASK, 0x10
.set Mux0_2__PORT, 1
.set Mux0_2__PRT, CYREG_PRT1_PRT
.set Mux0_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Mux0_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Mux0_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Mux0_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Mux0_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Mux0_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Mux0_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Mux0_2__PS, CYREG_PRT1_PS
.set Mux0_2__SHIFT, 4
.set Mux0_2__SLW, CYREG_PRT1_SLW

/* Mux0_3 */
.set Mux0_3__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Mux0_3__0__MASK, 0x04
.set Mux0_3__0__PC, CYREG_PRT1_PC2
.set Mux0_3__0__PORT, 1
.set Mux0_3__0__SHIFT, 2
.set Mux0_3__AG, CYREG_PRT1_AG
.set Mux0_3__AMUX, CYREG_PRT1_AMUX
.set Mux0_3__BIE, CYREG_PRT1_BIE
.set Mux0_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Mux0_3__BYP, CYREG_PRT1_BYP
.set Mux0_3__CTL, CYREG_PRT1_CTL
.set Mux0_3__DM0, CYREG_PRT1_DM0
.set Mux0_3__DM1, CYREG_PRT1_DM1
.set Mux0_3__DM2, CYREG_PRT1_DM2
.set Mux0_3__DR, CYREG_PRT1_DR
.set Mux0_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Mux0_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Mux0_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Mux0_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Mux0_3__MASK, 0x04
.set Mux0_3__PORT, 1
.set Mux0_3__PRT, CYREG_PRT1_PRT
.set Mux0_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Mux0_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Mux0_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Mux0_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Mux0_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Mux0_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Mux0_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Mux0_3__PS, CYREG_PRT1_PS
.set Mux0_3__SHIFT, 2
.set Mux0_3__SLW, CYREG_PRT1_SLW

/* Mux1_0 */
.set Mux1_0__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Mux1_0__0__MASK, 0x40
.set Mux1_0__0__PC, CYREG_PRT0_PC6
.set Mux1_0__0__PORT, 0
.set Mux1_0__0__SHIFT, 6
.set Mux1_0__AG, CYREG_PRT0_AG
.set Mux1_0__AMUX, CYREG_PRT0_AMUX
.set Mux1_0__BIE, CYREG_PRT0_BIE
.set Mux1_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Mux1_0__BYP, CYREG_PRT0_BYP
.set Mux1_0__CTL, CYREG_PRT0_CTL
.set Mux1_0__DM0, CYREG_PRT0_DM0
.set Mux1_0__DM1, CYREG_PRT0_DM1
.set Mux1_0__DM2, CYREG_PRT0_DM2
.set Mux1_0__DR, CYREG_PRT0_DR
.set Mux1_0__INP_DIS, CYREG_PRT0_INP_DIS
.set Mux1_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Mux1_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Mux1_0__LCD_EN, CYREG_PRT0_LCD_EN
.set Mux1_0__MASK, 0x40
.set Mux1_0__PORT, 0
.set Mux1_0__PRT, CYREG_PRT0_PRT
.set Mux1_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Mux1_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Mux1_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Mux1_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Mux1_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Mux1_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Mux1_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Mux1_0__PS, CYREG_PRT0_PS
.set Mux1_0__SHIFT, 6
.set Mux1_0__SLW, CYREG_PRT0_SLW

/* Mux1_1 */
.set Mux1_1__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Mux1_1__0__MASK, 0x20
.set Mux1_1__0__PC, CYREG_PRT0_PC5
.set Mux1_1__0__PORT, 0
.set Mux1_1__0__SHIFT, 5
.set Mux1_1__AG, CYREG_PRT0_AG
.set Mux1_1__AMUX, CYREG_PRT0_AMUX
.set Mux1_1__BIE, CYREG_PRT0_BIE
.set Mux1_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Mux1_1__BYP, CYREG_PRT0_BYP
.set Mux1_1__CTL, CYREG_PRT0_CTL
.set Mux1_1__DM0, CYREG_PRT0_DM0
.set Mux1_1__DM1, CYREG_PRT0_DM1
.set Mux1_1__DM2, CYREG_PRT0_DM2
.set Mux1_1__DR, CYREG_PRT0_DR
.set Mux1_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Mux1_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Mux1_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Mux1_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Mux1_1__MASK, 0x20
.set Mux1_1__PORT, 0
.set Mux1_1__PRT, CYREG_PRT0_PRT
.set Mux1_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Mux1_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Mux1_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Mux1_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Mux1_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Mux1_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Mux1_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Mux1_1__PS, CYREG_PRT0_PS
.set Mux1_1__SHIFT, 5
.set Mux1_1__SLW, CYREG_PRT0_SLW

/* Mux1_2 */
.set Mux1_2__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Mux1_2__0__MASK, 0x08
.set Mux1_2__0__PC, CYREG_PRT0_PC3
.set Mux1_2__0__PORT, 0
.set Mux1_2__0__SHIFT, 3
.set Mux1_2__AG, CYREG_PRT0_AG
.set Mux1_2__AMUX, CYREG_PRT0_AMUX
.set Mux1_2__BIE, CYREG_PRT0_BIE
.set Mux1_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Mux1_2__BYP, CYREG_PRT0_BYP
.set Mux1_2__CTL, CYREG_PRT0_CTL
.set Mux1_2__DM0, CYREG_PRT0_DM0
.set Mux1_2__DM1, CYREG_PRT0_DM1
.set Mux1_2__DM2, CYREG_PRT0_DM2
.set Mux1_2__DR, CYREG_PRT0_DR
.set Mux1_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Mux1_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Mux1_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Mux1_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Mux1_2__MASK, 0x08
.set Mux1_2__PORT, 0
.set Mux1_2__PRT, CYREG_PRT0_PRT
.set Mux1_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Mux1_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Mux1_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Mux1_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Mux1_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Mux1_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Mux1_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Mux1_2__PS, CYREG_PRT0_PS
.set Mux1_2__SHIFT, 3
.set Mux1_2__SLW, CYREG_PRT0_SLW

/* Mux1_3 */
.set Mux1_3__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Mux1_3__0__MASK, 0x02
.set Mux1_3__0__PC, CYREG_PRT0_PC1
.set Mux1_3__0__PORT, 0
.set Mux1_3__0__SHIFT, 1
.set Mux1_3__AG, CYREG_PRT0_AG
.set Mux1_3__AMUX, CYREG_PRT0_AMUX
.set Mux1_3__BIE, CYREG_PRT0_BIE
.set Mux1_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Mux1_3__BYP, CYREG_PRT0_BYP
.set Mux1_3__CTL, CYREG_PRT0_CTL
.set Mux1_3__DM0, CYREG_PRT0_DM0
.set Mux1_3__DM1, CYREG_PRT0_DM1
.set Mux1_3__DM2, CYREG_PRT0_DM2
.set Mux1_3__DR, CYREG_PRT0_DR
.set Mux1_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Mux1_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Mux1_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Mux1_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Mux1_3__MASK, 0x02
.set Mux1_3__PORT, 0
.set Mux1_3__PRT, CYREG_PRT0_PRT
.set Mux1_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Mux1_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Mux1_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Mux1_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Mux1_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Mux1_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Mux1_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Mux1_3__PS, CYREG_PRT0_PS
.set Mux1_3__SHIFT, 1
.set Mux1_3__SLW, CYREG_PRT0_SLW

/* LCD_Char_LCDPort */
.set LCD_Char_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_LCDPort__0__MASK, 0x01
.set LCD_Char_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_LCDPort__0__PORT, 2
.set LCD_Char_LCDPort__0__SHIFT, 0
.set LCD_Char_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_LCDPort__1__MASK, 0x02
.set LCD_Char_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_LCDPort__1__PORT, 2
.set LCD_Char_LCDPort__1__SHIFT, 1
.set LCD_Char_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_LCDPort__2__MASK, 0x04
.set LCD_Char_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_LCDPort__2__PORT, 2
.set LCD_Char_LCDPort__2__SHIFT, 2
.set LCD_Char_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_LCDPort__3__MASK, 0x08
.set LCD_Char_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_LCDPort__3__PORT, 2
.set LCD_Char_LCDPort__3__SHIFT, 3
.set LCD_Char_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_LCDPort__4__MASK, 0x10
.set LCD_Char_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_LCDPort__4__PORT, 2
.set LCD_Char_LCDPort__4__SHIFT, 4
.set LCD_Char_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_LCDPort__5__MASK, 0x20
.set LCD_Char_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_LCDPort__5__PORT, 2
.set LCD_Char_LCDPort__5__SHIFT, 5
.set LCD_Char_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_LCDPort__6__MASK, 0x40
.set LCD_Char_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_LCDPort__6__PORT, 2
.set LCD_Char_LCDPort__6__SHIFT, 6
.set LCD_Char_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_LCDPort__MASK, 0x7F
.set LCD_Char_LCDPort__PORT, 2
.set LCD_Char_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_LCDPort__SHIFT, 0
.set LCD_Char_LCDPort__SLW, CYREG_PRT2_SLW

/* ADC_SAR_0_ADC_SAR */
.set ADC_SAR_0_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_0_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_0_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_0_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_0_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_0_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_0_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_0_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_0_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_0_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_0_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_0_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_0_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_0_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_0_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_0_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_0_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_0_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_0_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_0_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_0_IRQ */
.set ADC_SAR_0_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_0_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_0_IRQ__INTC_MASK, 0x01
.set ADC_SAR_0_IRQ__INTC_NUMBER, 0
.set ADC_SAR_0_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_0_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_0_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_0_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_0_theACLK */
.set ADC_SAR_0_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_0_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_0_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_0_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_0_theACLK__INDEX, 0x00
.set ADC_SAR_0_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_0_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_0_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_0_theACLK__PM_STBY_MSK, 0x01

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x01
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x02

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_1_Dp */
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x04
.set USBUART_1_ep_1__INTC_NUMBER, 2
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x08
.set USBUART_1_ep_2__INTC_NUMBER, 3
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x10
.set USBUART_1_ep_3__INTC_NUMBER, 4
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ord_int */
.set USBUART_1_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ord_int__INTC_MASK, 0x2000000
.set USBUART_1_ord_int__INTC_NUMBER, 25
.set USBUART_1_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_1_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_1_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Pin_Ground */
.set Pin_Ground__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_Ground__0__MASK, 0x01
.set Pin_Ground__0__PC, CYREG_PRT0_PC0
.set Pin_Ground__0__PORT, 0
.set Pin_Ground__0__SHIFT, 0
.set Pin_Ground__AG, CYREG_PRT0_AG
.set Pin_Ground__AMUX, CYREG_PRT0_AMUX
.set Pin_Ground__BIE, CYREG_PRT0_BIE
.set Pin_Ground__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Ground__BYP, CYREG_PRT0_BYP
.set Pin_Ground__CTL, CYREG_PRT0_CTL
.set Pin_Ground__DM0, CYREG_PRT0_DM0
.set Pin_Ground__DM1, CYREG_PRT0_DM1
.set Pin_Ground__DM2, CYREG_PRT0_DM2
.set Pin_Ground__DR, CYREG_PRT0_DR
.set Pin_Ground__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Ground__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Ground__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Ground__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Ground__MASK, 0x01
.set Pin_Ground__PORT, 0
.set Pin_Ground__PRT, CYREG_PRT0_PRT
.set Pin_Ground__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Ground__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Ground__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Ground__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Ground__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Ground__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Ground__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Ground__PS, CYREG_PRT0_PS
.set Pin_Ground__SHIFT, 0
.set Pin_Ground__SLW, CYREG_PRT0_SLW

/* Current_Source */
.set Current_Source__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Current_Source__0__MASK, 0x80
.set Current_Source__0__PC, CYREG_PRT0_PC7
.set Current_Source__0__PORT, 0
.set Current_Source__0__SHIFT, 7
.set Current_Source__AG, CYREG_PRT0_AG
.set Current_Source__AMUX, CYREG_PRT0_AMUX
.set Current_Source__BIE, CYREG_PRT0_BIE
.set Current_Source__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Current_Source__BYP, CYREG_PRT0_BYP
.set Current_Source__CTL, CYREG_PRT0_CTL
.set Current_Source__DM0, CYREG_PRT0_DM0
.set Current_Source__DM1, CYREG_PRT0_DM1
.set Current_Source__DM2, CYREG_PRT0_DM2
.set Current_Source__DR, CYREG_PRT0_DR
.set Current_Source__INP_DIS, CYREG_PRT0_INP_DIS
.set Current_Source__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Current_Source__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Current_Source__LCD_EN, CYREG_PRT0_LCD_EN
.set Current_Source__MASK, 0x80
.set Current_Source__PORT, 0
.set Current_Source__PRT, CYREG_PRT0_PRT
.set Current_Source__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Current_Source__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Current_Source__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Current_Source__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Current_Source__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Current_Source__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Current_Source__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Current_Source__PS, CYREG_PRT0_PS
.set Current_Source__SHIFT, 7
.set Current_Source__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 33000000
.set BCLK__BUS_CLK__KHZ, 33000
.set BCLK__BUS_CLK__MHZ, 33
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
