

================================================================
== Vitis HLS Report for 'clarke_inverse_float_s'
================================================================
* Date:           Wed Oct 19 22:36:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     333|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|     710|     698|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     260|    -|
|Register         |        -|     -|     284|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|     994|    1291|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U92     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U93     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U94     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U95     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U88   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U89   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U86  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U87  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |sitofp_32s_32_4_no_dsp_1_U90        |sitofp_32s_32_4_no_dsp_1        |        0|   0|    0|    0|    0|
    |sitofp_32s_32_4_no_dsp_1_U91        |sitofp_32s_32_4_no_dsp_1        |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  710|  698|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |sub_ln12_3_fu_332_p2   |         -|   0|  0|   9|           2|           2|
    |sub_ln12_4_fu_377_p2   |         -|   0|  0|   9|           2|           2|
    |sub_ln12_fu_179_p2     |         -|   0|  0|   9|           2|           2|
    |sub_ln24_fu_197_p2     |         -|   0|  0|  24|          17|          17|
    |sub_ln28_fu_350_p2     |         -|   0|  0|  24|          17|          17|
    |sub_ln32_fu_395_p2     |         -|   0|  0|  24|          17|          17|
    |and_ln12_10_fu_361_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln12_11_fu_369_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln12_7_fu_171_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln12_8_fu_316_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln12_9_fu_324_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln12_fu_163_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln23_fu_208_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln27_fu_406_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln31_fu_418_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_1_fu_151_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln23_fu_145_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_1_fu_256_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_fu_250_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln31_1_fu_304_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln31_fu_298_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln23_fu_157_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln27_fu_262_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln31_fu_310_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln23_fu_212_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_fu_410_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln31_fu_422_p3  |    select|   0|  0|  32|           1|          32|
    |xor_ln21_fu_107_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 333|         197|         207|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  81|         17|    1|         17|
    |ap_return_0       |   9|          2|   32|         64|
    |ap_return_1       |   9|          2|   32|         64|
    |ap_return_2       |   9|          2|   32|         64|
    |grp_fu_53_p0      |  14|          3|   32|         96|
    |grp_fu_53_p1      |  14|          3|   32|         96|
    |grp_fu_65_p0      |  14|          3|   32|         96|
    |grp_fu_71_p0      |  20|          4|   32|        128|
    |grp_fu_71_p1      |  14|          3|   32|         96|
    |grp_fu_76_opcode  |  14|          3|    5|         15|
    |grp_fu_76_p0      |  20|          4|   32|        128|
    |grp_fu_76_p1      |  14|          3|   32|         96|
    |grp_fu_82_opcode  |  14|          3|    5|         15|
    |grp_fu_82_p0      |  14|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 260|         55|  363|       1071|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  16|   0|   16|          0|
    |ap_return_0_preg     |  32|   0|   32|          0|
    |ap_return_1_preg     |  32|   0|   32|          0|
    |ap_return_2_preg     |  32|   0|   32|          0|
    |dc_10_reg_511        |  32|   0|   32|          0|
    |or_ln23_reg_469      |   1|   0|    1|          0|
    |or_ln27_reg_524      |   1|   0|    1|          0|
    |or_ln31_reg_546      |   1|   0|    1|          0|
    |reg_95               |  32|   0|   32|          0|
    |select_ln23_reg_506  |  32|   0|   32|          0|
    |sub3_reg_501         |  32|   0|   32|          0|
    |sub_reg_496          |  32|   0|   32|          0|
    |tmp_24_reg_476       |   1|   0|    1|          0|
    |tmp_25_reg_481       |   1|   0|    1|          0|
    |tmp_27_reg_563       |   1|   0|    1|          0|
    |tmp_28_reg_531       |   1|   0|    1|          0|
    |tmp_29_reg_536       |   1|   0|    1|          0|
    |tmp_31_reg_573       |   1|   0|    1|          0|
    |tmp_32_reg_553       |   1|   0|    1|          0|
    |tmp_33_reg_558       |   1|   0|    1|          0|
    |tmp_s_reg_486        |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 284|   0|  284|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------+-----+-----+------------+-----------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  clarke_inverse<float>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  clarke_inverse<float>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  clarke_inverse<float>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  clarke_inverse<float>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  clarke_inverse<float>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  clarke_inverse<float>|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  clarke_inverse<float>|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|  clarke_inverse<float>|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|  clarke_inverse<float>|  return value|
|Valpha       |   in|   32|     ap_none|                 Valpha|        scalar|
|Vbeta        |   in|   32|     ap_none|                  Vbeta|        scalar|
+-------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Vbeta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vbeta" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10]   --->   Operation 17 'read' 'Vbeta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (7.01ns)   --->   "%Vbeta_temp = fmul i32 %Vbeta_read, i32 1.732" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19]   --->   Operation 18 'fmul' 'Vbeta_temp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 19 [2/3] (7.01ns)   --->   "%Vbeta_temp = fmul i32 %Vbeta_read, i32 1.732" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19]   --->   Operation 19 'fmul' 'Vbeta_temp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 20 [1/3] (7.01ns)   --->   "%Vbeta_temp = fmul i32 %Vbeta_read, i32 1.732" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19]   --->   Operation 20 'fmul' 'Vbeta_temp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.78>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%Valpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Valpha" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10]   --->   Operation 21 'read' 'Valpha_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [4/4] (6.43ns)   --->   "%sub = fsub i32 %Vbeta_temp, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 22 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 23 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.35ns)   --->   "%xor_ln21 = xor i32 %data_V, i32 2147483648" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 24 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %xor_ln21" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 25 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [4/4] (6.43ns)   --->   "%sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 26 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %data_V"   --->   Operation 27 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_s"   --->   Operation 28 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln354 = bitcast i32 %zext_ln368" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 29 'bitcast' 'bitcast_ln354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %data_V" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 31 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 32 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (1.05ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 33 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 34 'or' 'or_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [2/2] (2.78ns)   --->   "%tmp_24 = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 35 'fcmp' 'tmp_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %Valpha_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 36 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %Valpha_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 37 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 38 [3/4] (6.43ns)   --->   "%sub = fsub i32 %Vbeta_temp, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 38 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [3/4] (6.43ns)   --->   "%sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 39 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/2] (2.78ns)   --->   "%tmp_24 = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 40 'fcmp' 'tmp_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %Valpha_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 41 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %Valpha_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 42 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 43 [2/4] (6.43ns)   --->   "%sub = fsub i32 %Vbeta_temp, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 43 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [2/4] (6.43ns)   --->   "%sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 44 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12 = and i1 %or_ln23, i1 %tmp_25" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 45 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12 = zext i1 %and_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 46 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12_7 = and i1 %or_ln23, i1 %tmp_s" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 47 'and' 'and_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12_7 = zext i1 %and_ln12_7" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 48 'zext' 'zext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_7" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 49 'sub' 'sub_ln12' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i2 %sub_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 50 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.86ns)   --->   "%sub_ln24 = sub i17 %shl_ln, i17 %sext_ln24" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 52 'sub' 'sub_ln24' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i17 %sub_ln24" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 53 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [4/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln24_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 54 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 55 [1/4] (6.43ns)   --->   "%sub = fsub i32 %Vbeta_temp, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 55 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/4] (6.43ns)   --->   "%sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 56 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln24_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 57 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 58 [3/3] (7.01ns)   --->   "%dc = fmul i32 %sub, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 58 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [3/3] (7.01ns)   --->   "%dc_10 = fmul i32 %sub3, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 59 'fmul' 'dc_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln24_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 60 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 61 [2/3] (7.01ns)   --->   "%dc = fmul i32 %sub, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 61 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [2/3] (7.01ns)   --->   "%dc_10 = fmul i32 %sub3, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 62 'fmul' 'dc_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%and_ln23 = and i1 %or_ln23, i1 %tmp_24" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 63 'and' 'and_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln24_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24]   --->   Operation 64 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %and_ln23, i32 %conv, i32 %Valpha_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23]   --->   Operation 65 'select' 'select_ln23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 66 [1/3] (7.01ns)   --->   "%dc = fmul i32 %sub, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20]   --->   Operation 66 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/3] (7.01ns)   --->   "%dc_10 = fmul i32 %sub3, i32 0.5" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21]   --->   Operation 67 'fmul' 'dc_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 68 [2/2] (2.78ns)   --->   "%tmp_28 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 68 'fcmp' 'tmp_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 69 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [2/2] (2.78ns)   --->   "%tmp_32 = fcmp_ogt  i32 %dc_10, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 70 'fcmp' 'tmp_32' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [2/2] (2.78ns)   --->   "%tmp_33 = fcmp_olt  i32 %dc_10, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 71 'fcmp' 'tmp_33' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%data_V_9 = bitcast i32 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 72 'bitcast' 'data_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_10 = trunc i32 %data_V_9"   --->   Operation 73 'trunc' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln368_3 = zext i31 %p_Result_10"   --->   Operation 74 'zext' 'zext_ln368_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln354_3 = bitcast i32 %zext_ln368_3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 75 'bitcast' 'bitcast_ln354_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_9, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 76 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %data_V_9" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 77 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_26, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 78 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (1.05ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 79 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.28ns)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 80 'or' 'or_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 81 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/2] (2.78ns)   --->   "%tmp_28 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 82 'fcmp' 'tmp_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 83 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%data_V_10 = bitcast i32 %dc_10" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 84 'bitcast' 'data_V_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_11 = trunc i32 %data_V_10"   --->   Operation 85 'trunc' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln368_4 = zext i31 %p_Result_11"   --->   Operation 86 'zext' 'zext_ln368_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln354_4 = bitcast i32 %zext_ln368_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 87 'bitcast' 'bitcast_ln354_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_10, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 88 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %data_V_10" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 89 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.84ns)   --->   "%icmp_ln31 = icmp_ne  i8 %tmp_30, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 90 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (1.05ns)   --->   "%icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 91 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.28ns)   --->   "%or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 92 'or' 'or_ln31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [2/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %bitcast_ln354_4, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 93 'fcmp' 'tmp_31' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/2] (2.78ns)   --->   "%tmp_32 = fcmp_ogt  i32 %dc_10, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 94 'fcmp' 'tmp_32' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/2] (2.78ns)   --->   "%tmp_33 = fcmp_olt  i32 %dc_10, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 95 'fcmp' 'tmp_33' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 96 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 96 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_3)   --->   "%and_ln12_8 = and i1 %or_ln27, i1 %tmp_28" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 97 'and' 'and_ln12_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_3)   --->   "%zext_ln12_8 = zext i1 %and_ln12_8" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 98 'zext' 'zext_ln12_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_3)   --->   "%and_ln12_9 = and i1 %or_ln27, i1 %tmp_29" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 99 'and' 'and_ln12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_3)   --->   "%zext_ln12_9 = zext i1 %and_ln12_9" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 100 'zext' 'zext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12_3 = sub i2 %zext_ln12_8, i2 %zext_ln12_9" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 101 'sub' 'sub_ln12_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i2 %sub_ln12_3" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 102 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_3, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 103 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.86ns)   --->   "%sub_ln28 = sub i17 %shl_ln3, i17 %sext_ln28" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 104 'sub' 'sub_ln28' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i17 %sub_ln28" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 105 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [4/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln28_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 106 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 107 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %bitcast_ln354_4, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 107 'fcmp' 'tmp_31' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_4)   --->   "%and_ln12_10 = and i1 %or_ln31, i1 %tmp_32" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 108 'and' 'and_ln12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_4)   --->   "%zext_ln12_10 = zext i1 %and_ln12_10" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 109 'zext' 'zext_ln12_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_4)   --->   "%and_ln12_11 = and i1 %or_ln31, i1 %tmp_33" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 110 'and' 'and_ln12_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_4)   --->   "%zext_ln12_11 = zext i1 %and_ln12_11" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 111 'zext' 'zext_ln12_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12_4 = sub i2 %zext_ln12_10, i2 %zext_ln12_11" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 112 'sub' 'sub_ln12_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i2 %sub_ln12_4" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 113 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_4, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 114 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.86ns)   --->   "%sub_ln32 = sub i17 %shl_ln4, i17 %sext_ln32" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 115 'sub' 'sub_ln32' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i17 %sub_ln32" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 116 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [4/4] (5.19ns)   --->   "%conv4 = sitofp i32 %sext_ln32_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 117 'sitofp' 'conv4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.19>
ST_14 : Operation 118 [3/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln28_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 118 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 119 [3/4] (5.19ns)   --->   "%conv4 = sitofp i32 %sext_ln32_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 119 'sitofp' 'conv4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.19>
ST_15 : Operation 120 [2/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln28_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 120 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 121 [2/4] (5.19ns)   --->   "%conv4 = sitofp i32 %sext_ln32_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 121 'sitofp' 'conv4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.64>
ST_16 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_27" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 122 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln28_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28]   --->   Operation 123 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %and_ln27, i32 %conv3, i32 %dc" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:27]   --->   Operation 124 'select' 'select_ln27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%and_ln31 = and i1 %or_ln31, i1 %tmp_31" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 125 'and' 'and_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/4] (5.19ns)   --->   "%conv4 = sitofp i32 %sext_ln32_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32]   --->   Operation 126 'sitofp' 'conv4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %and_ln31, i32 %conv4, i32 %dc_10" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:31]   --->   Operation 127 'select' 'select_ln31' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %select_ln23" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:35]   --->   Operation 128 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i32 %select_ln27" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:35]   --->   Operation 129 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i32 %select_ln31" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:35]   --->   Operation 130 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln35 = ret i96 %mrv_2" [foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:35]   --->   Operation 131 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Valpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Vbeta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Vbeta_read      (read          ) [ 00110000000000000]
Vbeta_temp      (fmul          ) [ 00001111000000000]
Valpha_read     (read          ) [ 00000111110000000]
data_V          (bitcast       ) [ 00000000000000000]
xor_ln21        (xor           ) [ 00000000000000000]
bitcast_ln21_1  (bitcast       ) [ 00000111000000000]
p_Result_s      (trunc         ) [ 00000000000000000]
zext_ln368      (zext          ) [ 00000000000000000]
bitcast_ln354   (bitcast       ) [ 00000100000000000]
tmp             (partselect    ) [ 00000000000000000]
trunc_ln23      (trunc         ) [ 00000000000000000]
icmp_ln23       (icmp          ) [ 00000000000000000]
icmp_ln23_1     (icmp          ) [ 00000000000000000]
or_ln23         (or            ) [ 00000111110000000]
tmp_24          (fcmp          ) [ 00000011110000000]
tmp_25          (fcmp          ) [ 00000010000000000]
tmp_s           (fcmp          ) [ 00000010000000000]
and_ln12        (and           ) [ 00000000000000000]
zext_ln12       (zext          ) [ 00000000000000000]
and_ln12_7      (and           ) [ 00000000000000000]
zext_ln12_7     (zext          ) [ 00000000000000000]
sub_ln12        (sub           ) [ 00000000000000000]
sext_ln24       (sext          ) [ 00000000000000000]
shl_ln          (bitconcatenate) [ 00000000000000000]
sub_ln24        (sub           ) [ 00000000000000000]
sext_ln24_1     (sext          ) [ 00000001110000000]
sub             (fsub          ) [ 00000000111000000]
sub3            (fsub          ) [ 00000000111000000]
and_ln23        (and           ) [ 00000000000000000]
conv            (sitofp        ) [ 00000000000000000]
select_ln23     (select        ) [ 00000000001111111]
dc              (fmul          ) [ 00000000000111111]
dc_10           (fmul          ) [ 00000000000111111]
data_V_9        (bitcast       ) [ 00000000000000000]
p_Result_10     (trunc         ) [ 00000000000000000]
zext_ln368_3    (zext          ) [ 00000000000000000]
bitcast_ln354_3 (bitcast       ) [ 00000000000001000]
tmp_26          (partselect    ) [ 00000000000000000]
trunc_ln27      (trunc         ) [ 00000000000000000]
icmp_ln27       (icmp          ) [ 00000000000000000]
icmp_ln27_1     (icmp          ) [ 00000000000000000]
or_ln27         (or            ) [ 00000000000001111]
tmp_28          (fcmp          ) [ 00000000000001000]
tmp_29          (fcmp          ) [ 00000000000001000]
data_V_10       (bitcast       ) [ 00000000000000000]
p_Result_11     (trunc         ) [ 00000000000000000]
zext_ln368_4    (zext          ) [ 00000000000000000]
bitcast_ln354_4 (bitcast       ) [ 00000000000001000]
tmp_30          (partselect    ) [ 00000000000000000]
trunc_ln31      (trunc         ) [ 00000000000000000]
icmp_ln31       (icmp          ) [ 00000000000000000]
icmp_ln31_1     (icmp          ) [ 00000000000000000]
or_ln31         (or            ) [ 00000000000001111]
tmp_32          (fcmp          ) [ 00000000000001000]
tmp_33          (fcmp          ) [ 00000000000001000]
tmp_27          (fcmp          ) [ 00000000000000111]
and_ln12_8      (and           ) [ 00000000000000000]
zext_ln12_8     (zext          ) [ 00000000000000000]
and_ln12_9      (and           ) [ 00000000000000000]
zext_ln12_9     (zext          ) [ 00000000000000000]
sub_ln12_3      (sub           ) [ 00000000000000000]
sext_ln28       (sext          ) [ 00000000000000000]
shl_ln3         (bitconcatenate) [ 00000000000000000]
sub_ln28        (sub           ) [ 00000000000000000]
sext_ln28_1     (sext          ) [ 00000000000000111]
tmp_31          (fcmp          ) [ 00000000000000111]
and_ln12_10     (and           ) [ 00000000000000000]
zext_ln12_10    (zext          ) [ 00000000000000000]
and_ln12_11     (and           ) [ 00000000000000000]
zext_ln12_11    (zext          ) [ 00000000000000000]
sub_ln12_4      (sub           ) [ 00000000000000000]
sext_ln32       (sext          ) [ 00000000000000000]
shl_ln4         (bitconcatenate) [ 00000000000000000]
sub_ln32        (sub           ) [ 00000000000000000]
sext_ln32_1     (sext          ) [ 00000000000000111]
and_ln27        (and           ) [ 00000000000000000]
conv3           (sitofp        ) [ 00000000000000000]
select_ln27     (select        ) [ 00000000000000000]
and_ln31        (and           ) [ 00000000000000000]
conv4           (sitofp        ) [ 00000000000000000]
select_ln31     (select        ) [ 00000000000000000]
mrv             (insertvalue   ) [ 00000000000000000]
mrv_1           (insertvalue   ) [ 00000000000000000]
mrv_2           (insertvalue   ) [ 00000000000000000]
ret_ln35        (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Valpha">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Valpha"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Vbeta">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vbeta"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i2.i15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="Vbeta_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Vbeta_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="Valpha_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Valpha_read/4 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="1"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="1"/>
<pin id="52" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub3/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="Vbeta_temp/1 dc/8 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="1"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc_10/8 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="17" slack="0"/>
<pin id="67" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/6 conv3/13 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="17" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv4/13 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_24/4 tmp_28/11 tmp_27/12 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/4 tmp_29/11 tmp_31/12 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/4 tmp_32/11 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_33/11 "/>
</bind>
</comp>

<comp id="95" class="1005" name="reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Vbeta_temp dc "/>
</bind>
</comp>

<comp id="103" class="1004" name="data_V_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="xor_ln21_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="bitcast_ln21_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_1/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Result_s_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln368_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="bitcast_ln354_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln354/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="0" index="3" bw="6" slack="0"/>
<pin id="136" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln23_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln23_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln23_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="23" slack="0"/>
<pin id="153" dir="0" index="1" bw="23" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="or_ln23_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="and_ln12_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="2"/>
<pin id="165" dir="0" index="1" bw="1" slack="1"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln12_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="and_ln12_7_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="2"/>
<pin id="173" dir="0" index="1" bw="1" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_7/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln12_7_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_7/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sub_ln12_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln24_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sub_ln24_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="0"/>
<pin id="199" dir="0" index="1" bw="2" slack="0"/>
<pin id="200" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln24_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln23_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="5"/>
<pin id="210" dir="0" index="1" bw="1" slack="4"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln23_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="5"/>
<pin id="216" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="data_V_9_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_9/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_10_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_10/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln368_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_3/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="bitcast_ln354_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln354_3/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_26_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln27_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln27_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln27_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="23" slack="0"/>
<pin id="258" dir="0" index="1" bw="23" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln27_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="data_V_10_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_10/12 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Result_11_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_11/12 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln368_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_4/12 "/>
</bind>
</comp>

<comp id="279" class="1004" name="bitcast_ln354_4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln354_4/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_30_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="0" index="3" bw="6" slack="0"/>
<pin id="289" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln31_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln31_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln31_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="23" slack="0"/>
<pin id="306" dir="0" index="1" bw="23" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/12 "/>
</bind>
</comp>

<comp id="310" class="1004" name="or_ln31_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln12_8_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="1" slack="1"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_8/13 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln12_8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_8/13 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln12_9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="1" slack="1"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_9/13 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln12_9_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_9/13 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sub_ln12_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12_3/13 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln28_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/13 "/>
</bind>
</comp>

<comp id="342" class="1004" name="shl_ln3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="17" slack="0"/>
<pin id="344" dir="0" index="1" bw="2" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/13 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sub_ln28_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="17" slack="0"/>
<pin id="352" dir="0" index="1" bw="2" slack="0"/>
<pin id="353" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/13 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln28_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="17" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/13 "/>
</bind>
</comp>

<comp id="361" class="1004" name="and_ln12_10_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="1" slack="1"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_10/13 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln12_10_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_10/13 "/>
</bind>
</comp>

<comp id="369" class="1004" name="and_ln12_11_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="1" slack="1"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_11/13 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln12_11_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_11/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sub_ln12_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12_4/13 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln32_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/13 "/>
</bind>
</comp>

<comp id="387" class="1004" name="shl_ln4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="17" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/13 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sub_ln32_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="17" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln32_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="17" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/13 "/>
</bind>
</comp>

<comp id="406" class="1004" name="and_ln27_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="4"/>
<pin id="408" dir="0" index="1" bw="1" slack="3"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/16 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln27_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="6"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/16 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln31_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="4"/>
<pin id="420" dir="0" index="1" bw="1" slack="3"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/16 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln31_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="6"/>
<pin id="426" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/16 "/>
</bind>
</comp>

<comp id="429" class="1004" name="mrv_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="96" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="7"/>
<pin id="432" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/16 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mrv_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="96" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/16 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mrv_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="96" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/16 "/>
</bind>
</comp>

<comp id="446" class="1005" name="Vbeta_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Vbeta_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="Valpha_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Valpha_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="bitcast_ln21_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="bitcast_ln354_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln354 "/>
</bind>
</comp>

<comp id="469" class="1005" name="or_ln23_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="2"/>
<pin id="471" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln23 "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_24_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="4"/>
<pin id="478" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_25_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_s_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="491" class="1005" name="sext_ln24_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="sub_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="501" class="1005" name="sub3_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub3 "/>
</bind>
</comp>

<comp id="506" class="1005" name="select_ln23_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="7"/>
<pin id="508" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="511" class="1005" name="dc_10_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_10 "/>
</bind>
</comp>

<comp id="519" class="1005" name="bitcast_ln354_3_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln354_3 "/>
</bind>
</comp>

<comp id="524" class="1005" name="or_ln27_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln27 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_28_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_29_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="541" class="1005" name="bitcast_ln354_4_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln354_4 "/>
</bind>
</comp>

<comp id="546" class="1005" name="or_ln31_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln31 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_32_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_33_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_27_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="3"/>
<pin id="565" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="568" class="1005" name="sext_ln28_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_31_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="3"/>
<pin id="575" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="578" class="1005" name="sext_ln32_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="57"><net_src comp="32" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="59"><net_src comp="28" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="38" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="38" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="98"><net_src comp="53" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="100"><net_src comp="95" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="101"><net_src comp="95" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="106"><net_src comp="38" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="103" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="144"><net_src comp="103" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="131" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="141" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="145" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="170"><net_src comp="163" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="171" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="167" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="179" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="185" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="65" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="95" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="219" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="219" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="236" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="246" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="268" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="268" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="284" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="294" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="298" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="323"><net_src comp="316" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="324" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="320" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="332" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="338" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="368"><net_src comp="361" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="369" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="365" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="24" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="377" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="26" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="383" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="65" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="95" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="68" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="410" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="422" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="32" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="454"><net_src comp="38" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="462"><net_src comp="113" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="467"><net_src comp="126" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="472"><net_src comp="157" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="479"><net_src comp="71" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="484"><net_src comp="76" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="489"><net_src comp="82" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="494"><net_src comp="203" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="499"><net_src comp="44" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="504"><net_src comp="49" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="509"><net_src comp="212" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="514"><net_src comp="60" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="518"><net_src comp="511" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="522"><net_src comp="231" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="527"><net_src comp="262" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="534"><net_src comp="71" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="539"><net_src comp="76" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="544"><net_src comp="279" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="549"><net_src comp="310" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="556"><net_src comp="82" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="561"><net_src comp="89" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="566"><net_src comp="71" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="571"><net_src comp="356" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="576"><net_src comp="76" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="581"><net_src comp="401" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: clarke_inverse<float> : Valpha | {4 }
	Port: clarke_inverse<float> : Vbeta | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		xor_ln21 : 1
		bitcast_ln21_1 : 1
		sub3 : 2
		p_Result_s : 1
		zext_ln368 : 2
		bitcast_ln354 : 3
		tmp : 1
		trunc_ln23 : 1
		icmp_ln23 : 2
		icmp_ln23_1 : 2
		or_ln23 : 3
		tmp_24 : 4
	State 5
	State 6
		sub_ln12 : 1
		sext_ln24 : 2
		shl_ln : 2
		sub_ln24 : 3
		sext_ln24_1 : 4
		conv : 5
	State 7
	State 8
	State 9
		select_ln23 : 1
	State 10
	State 11
	State 12
		p_Result_10 : 1
		zext_ln368_3 : 2
		bitcast_ln354_3 : 3
		tmp_26 : 1
		trunc_ln27 : 1
		icmp_ln27 : 2
		icmp_ln27_1 : 2
		or_ln27 : 3
		tmp_27 : 4
		p_Result_11 : 1
		zext_ln368_4 : 2
		bitcast_ln354_4 : 3
		tmp_30 : 1
		trunc_ln31 : 1
		icmp_ln31 : 2
		icmp_ln31_1 : 2
		or_ln31 : 3
		tmp_31 : 4
	State 13
		sub_ln12_3 : 1
		sext_ln28 : 2
		shl_ln3 : 2
		sub_ln28 : 3
		sext_ln28_1 : 4
		conv3 : 5
		sub_ln12_4 : 1
		sext_ln32 : 2
		shl_ln4 : 2
		sub_ln32 : 3
		sext_ln32_1 : 4
		conv4 : 5
	State 14
	State 15
	State 16
		select_ln27 : 1
		select_ln31 : 1
		mrv_1 : 2
		mrv_2 : 3
		ret_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |        grp_fu_44       |    2    |   227   |   214   |
|          |        grp_fu_49       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|   fmul   |        grp_fu_53       |    3    |   128   |   135   |
|          |        grp_fu_60       |    3    |   128   |   135   |
|----------|------------------------|---------|---------|---------|
|          |     sub_ln12_fu_179    |    0    |    0    |    9    |
|          |     sub_ln24_fu_197    |    0    |    0    |    24   |
|    sub   |    sub_ln12_3_fu_332   |    0    |    0    |    9    |
|          |     sub_ln28_fu_350    |    0    |    0    |    24   |
|          |    sub_ln12_4_fu_377   |    0    |    0    |    9    |
|          |     sub_ln32_fu_395    |    0    |    0    |    24   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln23_fu_212   |    0    |    0    |    32   |
|  select  |   select_ln27_fu_410   |    0    |    0    |    32   |
|          |   select_ln31_fu_422   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln23_fu_145    |    0    |    0    |    11   |
|          |   icmp_ln23_1_fu_151   |    0    |    0    |    16   |
|   icmp   |    icmp_ln27_fu_250    |    0    |    0    |    11   |
|          |   icmp_ln27_1_fu_256   |    0    |    0    |    16   |
|          |    icmp_ln31_fu_298    |    0    |    0    |    11   |
|          |   icmp_ln31_1_fu_304   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln21_fu_107    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |     and_ln12_fu_163    |    0    |    0    |    2    |
|          |    and_ln12_7_fu_171   |    0    |    0    |    2    |
|          |     and_ln23_fu_208    |    0    |    0    |    2    |
|          |    and_ln12_8_fu_316   |    0    |    0    |    2    |
|    and   |    and_ln12_9_fu_324   |    0    |    0    |    2    |
|          |   and_ln12_10_fu_361   |    0    |    0    |    2    |
|          |   and_ln12_11_fu_369   |    0    |    0    |    2    |
|          |     and_ln27_fu_406    |    0    |    0    |    2    |
|          |     and_ln31_fu_418    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln23_fu_157     |    0    |    0    |    2    |
|    or    |     or_ln27_fu_262     |    0    |    0    |    2    |
|          |     or_ln31_fu_310     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |  Vbeta_read_read_fu_32 |    0    |    0    |    0    |
|          | Valpha_read_read_fu_38 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  sitofp  |        grp_fu_65       |    0    |    0    |    0    |
|          |        grp_fu_68       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |        grp_fu_71       |    0    |    0    |    0    |
|   fcmp   |        grp_fu_76       |    0    |    0    |    0    |
|          |        grp_fu_82       |    0    |    0    |    0    |
|          |        grp_fu_89       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_118   |    0    |    0    |    0    |
|          |    trunc_ln23_fu_141   |    0    |    0    |    0    |
|   trunc  |   p_Result_10_fu_223   |    0    |    0    |    0    |
|          |    trunc_ln27_fu_246   |    0    |    0    |    0    |
|          |   p_Result_11_fu_271   |    0    |    0    |    0    |
|          |    trunc_ln31_fu_294   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln368_fu_122   |    0    |    0    |    0    |
|          |    zext_ln12_fu_167    |    0    |    0    |    0    |
|          |   zext_ln12_7_fu_175   |    0    |    0    |    0    |
|          |   zext_ln368_3_fu_227  |    0    |    0    |    0    |
|   zext   |   zext_ln368_4_fu_275  |    0    |    0    |    0    |
|          |   zext_ln12_8_fu_320   |    0    |    0    |    0    |
|          |   zext_ln12_9_fu_328   |    0    |    0    |    0    |
|          |   zext_ln12_10_fu_365  |    0    |    0    |    0    |
|          |   zext_ln12_11_fu_373  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_131       |    0    |    0    |    0    |
|partselect|      tmp_26_fu_236     |    0    |    0    |    0    |
|          |      tmp_30_fu_284     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln24_fu_185    |    0    |    0    |    0    |
|          |   sext_ln24_1_fu_203   |    0    |    0    |    0    |
|   sext   |    sext_ln28_fu_338    |    0    |    0    |    0    |
|          |   sext_ln28_1_fu_356   |    0    |    0    |    0    |
|          |    sext_ln32_fu_383    |    0    |    0    |    0    |
|          |   sext_ln32_1_fu_401   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_189     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln3_fu_342     |    0    |    0    |    0    |
|          |     shl_ln4_fu_387     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       mrv_fu_429       |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_434      |    0    |    0    |    0    |
|          |      mrv_2_fu_440      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    10   |   710   |   1030  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  Valpha_read_reg_451  |   32   |
|   Vbeta_read_reg_446  |   32   |
| bitcast_ln21_1_reg_459|   32   |
|bitcast_ln354_3_reg_519|   32   |
|bitcast_ln354_4_reg_541|   32   |
| bitcast_ln354_reg_464 |   32   |
|     dc_10_reg_511     |   32   |
|    or_ln23_reg_469    |    1   |
|    or_ln27_reg_524    |    1   |
|    or_ln31_reg_546    |    1   |
|         reg_95        |   32   |
|  select_ln23_reg_506  |   32   |
|  sext_ln24_1_reg_491  |   32   |
|  sext_ln28_1_reg_568  |   32   |
|  sext_ln32_1_reg_578  |   32   |
|      sub3_reg_501     |   32   |
|      sub_reg_496      |   32   |
|     tmp_24_reg_476    |    1   |
|     tmp_25_reg_481    |    1   |
|     tmp_27_reg_563    |    1   |
|     tmp_28_reg_531    |    1   |
|     tmp_29_reg_536    |    1   |
|     tmp_31_reg_573    |    1   |
|     tmp_32_reg_553    |    1   |
|     tmp_33_reg_558    |    1   |
|     tmp_s_reg_486     |    1   |
+-----------------------+--------+
|         Total         |   460  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_44 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_49 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_53 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_53 |  p1  |   2  |  32  |   64   |
| grp_fu_65 |  p0  |   4  |  17  |   68   ||    20   |
| grp_fu_68 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_71 |  p0  |   5  |  32  |   160  ||    26   |
| grp_fu_71 |  p1  |   2  |  32  |   64   |
| grp_fu_76 |  p0  |   5  |  32  |   160  ||    26   |
| grp_fu_76 |  p1  |   2  |  32  |   64   |
| grp_fu_82 |  p0  |   3  |  32  |   96   ||    14   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   934  ||  5.187  ||   127   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   710  |  1030  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   127  |
|  Register |    -   |    -   |   460  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    5   |  1170  |  1157  |
+-----------+--------+--------+--------+--------+
