Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Oct 20 00:43:38 2023
| Host         : r7cad-tsmc40r2 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
| Design       : ember_fpga_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.711        0.000                      0                11121        0.060        0.000                      0                11121        1.100        0.000                       0                  4135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sclk                             {0.000 5.000}        10.000          100.000         
sys_diff_clock_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_ember_fpga_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_ember_fpga_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk                                   0.711        0.000                      0                 8161        0.060        0.000                      0                 8161        4.600        0.000                       0                  4128  
sys_diff_clock_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_ember_fpga_clk_wiz_0        0.751        0.000                      0                 8161        0.260        0.000                      0                 8161        4.600        0.000                       0                  4130  
  clkfbout_ember_fpga_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_ember_fpga_clk_wiz_0  clk_out1_ember_fpga_clk_wiz_0        5.120        0.000                      0                 2959        0.567        0.000                      0                 2959  
**async_default**              sclk                           sclk                                 4.851        0.000                      0                 2959        0.367        0.000                      0                 2959  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 2.474ns (27.630%)  route 6.480ns (72.370%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y325        FDCE (Prop_fdce_C_Q)         0.259     6.000 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/Q
                         net (fo=128, routed)         1.473     7.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_157_0
    SLICE_X47Y329        LUT6 (Prop_lut6_I2_O)        0.043     7.516 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73/O
                         net (fo=1, routed)           0.000     7.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73_n_0
    SLICE_X47Y329        MUXF7 (Prop_muxf7_I0_O)      0.107     7.623 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48/O
                         net (fo=1, routed)           0.000     7.623    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48_n_0
    SLICE_X47Y329        MUXF8 (Prop_muxf8_I1_O)      0.043     7.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.646     8.312    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_dac_rst_lvl_step[3]
    SLICE_X21Y329        LUT6 (Prop_lut6_I1_O)        0.126     8.438 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21/O
                         net (fo=1, routed)           0.000     8.438    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21_n_0
    SLICE_X21Y329        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.631 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.631    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11_n_0
    SLICE_X21Y330        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[1]
                         net (fo=10, routed)          0.564     9.361    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[5]
    SLICE_X25Y328        LUT4 (Prop_lut4_I1_O)        0.123     9.484 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.484    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33_n_0
    SLICE_X25Y328        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.880    10.559    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_35_0[0]
    SLICE_X36Y321        LUT3 (Prop_lut3_I1_O)        0.052    10.611 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_135/O
                         net (fo=1, routed)           0.195    10.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_135_n_0
    SLICE_X39Y320        LUT6 (Prop_lut6_I1_O)        0.136    10.942 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_68/O
                         net (fo=1, routed)           0.375    11.317    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_68_n_0
    SLICE_X38Y320        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.600 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.600    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_41_n_0
    SLICE_X38Y321        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_17/O[0]
                         net (fo=14, routed)          0.616    12.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_30[0]
    SLICE_X26Y321        LUT3 (Prop_lut3_I1_O)        0.132    12.456 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[1]_i_24/O
                         net (fo=2, routed)           0.367    12.823    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25_0
    SLICE_X26Y321        LUT6 (Prop_lut6_I3_O)        0.132    12.955 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_30/O
                         net (fo=1, routed)           0.188    13.143    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_30_n_0
    SLICE_X26Y322        LUT5 (Prop_lut5_I2_O)        0.043    13.186 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25/O
                         net (fo=5, routed)           0.553    13.739    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25_n_0
    SLICE_X26Y323        LUT3 (Prop_lut3_I1_O)        0.050    13.789 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_12/O
                         net (fo=1, routed)           0.299    14.088    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_12_n_0
    SLICE_X26Y323        LUT6 (Prop_lut6_I3_O)        0.132    14.220 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6/O
                         net (fo=1, routed)           0.324    14.544    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6_n_0
    SLICE_X24Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.587 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3/O
                         net (fo=1, routed)           0.000    14.587    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_n_0
    SLICE_X24Y322        MUXF7 (Prop_muxf7_I1_O)      0.108    14.695 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.695    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_2[3]
    SLICE_X24Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.392    15.248    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/C
                         clock pessimism              0.445    15.693    
                         clock uncertainty           -0.335    15.358    
    SLICE_X24Y322        FDCE (Setup_fdce_C_D)        0.048    15.406    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 1.681ns (18.970%)  route 7.181ns (81.030%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns = ( 15.250 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     7.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     7.432 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     7.432    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     7.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     8.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     8.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     8.945 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.569     9.515    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y321        LUT3 (Prop_lut3_I1_O)        0.051     9.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321/O
                         net (fo=1, routed)           0.443    10.009    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321_n_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I5_O)        0.136    10.145 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=16, routed)          0.451    10.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_212
    SLICE_X34Y319        LUT3 (Prop_lut3_I1_O)        0.054    10.649 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_136/O
                         net (fo=4, routed)           0.425    11.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132_4
    SLICE_X37Y318        LUT4 (Prop_lut4_I1_O)        0.137    11.211 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215/O
                         net (fo=1, routed)           0.000    11.211    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.470 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.414    11.885    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X35Y319        LUT6 (Prop_lut6_I0_O)        0.043    11.928 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_58/O
                         net (fo=19, routed)          0.711    12.639    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X22Y327        LUT3 (Prop_lut3_I1_O)        0.043    12.682 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_12/O
                         net (fo=3, routed)           0.375    13.056    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[1]
    SLICE_X22Y325        LUT4 (Prop_lut4_I1_O)        0.043    13.099 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131/O
                         net (fo=1, routed)           0.000    13.099    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131_n_0
    SLICE_X22Y325        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.345 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.407    13.752    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X22Y327        LUT6 (Prop_lut6_I5_O)        0.043    13.795 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.376    14.171    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X20Y326        LUT6 (Prop_lut6_I4_O)        0.043    14.214 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_4/O
                         net (fo=1, routed)           0.351    14.565    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_4_n_0
    SLICE_X20Y325        LUT6 (Prop_lut6_I2_O)        0.043    14.608 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_1/O
                         net (fo=1, routed)           0.000    14.608    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/D[0]
    SLICE_X20Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.394    15.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/C
                         clock pessimism              0.445    15.695    
                         clock uncertainty           -0.335    15.360    
    SLICE_X20Y325        FDCE (Setup_fdce_C_D)        0.064    15.424    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 1.681ns (18.981%)  route 7.175ns (81.019%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns = ( 15.250 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     7.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     7.432 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     7.432    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     7.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     8.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     8.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     8.945 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.569     9.515    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y321        LUT3 (Prop_lut3_I1_O)        0.051     9.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321/O
                         net (fo=1, routed)           0.443    10.009    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321_n_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I5_O)        0.136    10.145 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=16, routed)          0.451    10.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_212
    SLICE_X34Y319        LUT3 (Prop_lut3_I1_O)        0.054    10.649 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_136/O
                         net (fo=4, routed)           0.425    11.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132_4
    SLICE_X37Y318        LUT4 (Prop_lut4_I1_O)        0.137    11.211 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215/O
                         net (fo=1, routed)           0.000    11.211    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.470 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.414    11.885    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X35Y319        LUT6 (Prop_lut6_I0_O)        0.043    11.928 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_58/O
                         net (fo=19, routed)          0.711    12.639    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X22Y327        LUT3 (Prop_lut3_I1_O)        0.043    12.682 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_12/O
                         net (fo=3, routed)           0.375    13.056    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[1]
    SLICE_X22Y325        LUT4 (Prop_lut4_I1_O)        0.043    13.099 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131/O
                         net (fo=1, routed)           0.000    13.099    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131_n_0
    SLICE_X22Y325        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.345 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.407    13.752    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X22Y327        LUT6 (Prop_lut6_I5_O)        0.043    13.795 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.357    14.152    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X21Y325        LUT6 (Prop_lut6_I4_O)        0.043    14.195 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_4/O
                         net (fo=1, routed)           0.365    14.559    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_4_n_0
    SLICE_X20Y325        LUT6 (Prop_lut6_I2_O)        0.043    14.602 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_1/O
                         net (fo=1, routed)           0.000    14.602    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/D[3]
    SLICE_X20Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.394    15.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/C
                         clock pessimism              0.445    15.695    
                         clock uncertainty           -0.335    15.360    
    SLICE_X20Y325        FDCE (Setup_fdce_C_D)        0.065    15.425    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.681ns (19.056%)  route 7.140ns (80.944%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     7.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     7.432 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     7.432    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     7.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     8.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     8.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     8.945 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.569     9.515    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y321        LUT3 (Prop_lut3_I1_O)        0.051     9.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321/O
                         net (fo=1, routed)           0.443    10.009    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321_n_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I5_O)        0.136    10.145 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=16, routed)          0.451    10.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_212
    SLICE_X34Y319        LUT3 (Prop_lut3_I1_O)        0.054    10.649 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_136/O
                         net (fo=4, routed)           0.425    11.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132_4
    SLICE_X37Y318        LUT4 (Prop_lut4_I1_O)        0.137    11.211 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215/O
                         net (fo=1, routed)           0.000    11.211    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.470 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.414    11.885    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X35Y319        LUT6 (Prop_lut6_I0_O)        0.043    11.928 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_58/O
                         net (fo=19, routed)          0.711    12.639    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X22Y327        LUT3 (Prop_lut3_I1_O)        0.043    12.682 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_12/O
                         net (fo=3, routed)           0.375    13.056    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[1]
    SLICE_X22Y325        LUT4 (Prop_lut4_I1_O)        0.043    13.099 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131/O
                         net (fo=1, routed)           0.000    13.099    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131_n_0
    SLICE_X22Y325        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.345 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.407    13.752    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X22Y327        LUT6 (Prop_lut6_I5_O)        0.043    13.795 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.502    14.297    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X24Y328        LUT6 (Prop_lut6_I4_O)        0.043    14.340 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_4/O
                         net (fo=1, routed)           0.184    14.524    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_4_n_0
    SLICE_X24Y327        LUT6 (Prop_lut6_I2_O)        0.043    14.567 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_1/O
                         net (fo=1, routed)           0.000    14.567    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/D[5]
    SLICE_X24Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.392    15.248    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/C
                         clock pessimism              0.445    15.693    
                         clock uncertainty           -0.335    15.358    
    SLICE_X24Y327        FDCE (Setup_fdce_C_D)        0.033    15.391    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 1.720ns (19.547%)  route 7.079ns (80.453%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 15.246 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     7.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     7.432 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     7.432    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     7.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     8.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     8.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     8.945 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.361     9.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I4_O)        0.043     9.350 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142/O
                         net (fo=2, routed)           0.371     9.721    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142_n_0
    SLICE_X27Y322        LUT5 (Prop_lut5_I4_O)        0.043     9.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=13, routed)          0.693    10.457    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y328        LUT3 (Prop_lut3_I1_O)        0.043    10.500 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.356    10.856    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X21Y328        LUT4 (Prop_lut4_I1_O)        0.043    10.899 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66/O
                         net (fo=1, routed)           0.000    10.899    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66_n_0
    SLICE_X21Y328        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.158 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.942    12.100    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X34Y320        LUT3 (Prop_lut3_I1_O)        0.052    12.152 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229/O
                         net (fo=1, routed)           0.261    12.413    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229_n_0
    SLICE_X35Y320        LUT6 (Prop_lut6_I1_O)        0.136    12.549 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141/O
                         net (fo=1, routed)           0.287    12.836    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    13.033 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.033    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.144 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.346    13.490    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X36Y318        LUT5 (Prop_lut5_I3_O)        0.124    13.614 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17/O
                         net (fo=1, routed)           0.335    13.948    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17_n_0
    SLICE_X36Y318        LUT5 (Prop_lut5_I4_O)        0.043    13.991 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_9/O
                         net (fo=1, routed)           0.159    14.150    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_9_n_0
    SLICE_X36Y318        LUT6 (Prop_lut6_I5_O)        0.043    14.193 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3/O
                         net (fo=1, routed)           0.309    14.502    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3_n_0
    SLICE_X36Y320        LUT5 (Prop_lut5_I2_O)        0.043    14.545 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_1/O
                         net (fo=1, routed)           0.000    14.545    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[2]
    SLICE_X36Y320        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.390    15.246    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X36Y320        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/C
                         clock pessimism              0.445    15.691    
                         clock uncertainty           -0.335    15.356    
    SLICE_X36Y320        FDCE (Setup_fdce_C_D)        0.033    15.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 2.477ns (28.284%)  route 6.280ns (71.716%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 15.249 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y325        FDCE (Prop_fdce_C_Q)         0.259     6.000 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/Q
                         net (fo=128, routed)         1.473     7.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_157_0
    SLICE_X47Y329        LUT6 (Prop_lut6_I2_O)        0.043     7.516 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73/O
                         net (fo=1, routed)           0.000     7.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73_n_0
    SLICE_X47Y329        MUXF7 (Prop_muxf7_I0_O)      0.107     7.623 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48/O
                         net (fo=1, routed)           0.000     7.623    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48_n_0
    SLICE_X47Y329        MUXF8 (Prop_muxf8_I1_O)      0.043     7.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.646     8.312    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_dac_rst_lvl_step[3]
    SLICE_X21Y329        LUT6 (Prop_lut6_I1_O)        0.126     8.438 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21/O
                         net (fo=1, routed)           0.000     8.438    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21_n_0
    SLICE_X21Y329        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.631 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.631    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11_n_0
    SLICE_X21Y330        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[1]
                         net (fo=10, routed)          0.564     9.361    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[5]
    SLICE_X25Y328        LUT4 (Prop_lut4_I1_O)        0.123     9.484 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.484    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33_n_0
    SLICE_X25Y328        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.880    10.559    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_35_0[0]
    SLICE_X36Y321        LUT3 (Prop_lut3_I1_O)        0.052    10.611 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_135/O
                         net (fo=1, routed)           0.195    10.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_135_n_0
    SLICE_X39Y320        LUT6 (Prop_lut6_I1_O)        0.136    10.942 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_68/O
                         net (fo=1, routed)           0.375    11.317    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_68_n_0
    SLICE_X38Y320        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.600 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.600    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_41_n_0
    SLICE_X38Y321        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_17/O[0]
                         net (fo=14, routed)          0.616    12.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_30[0]
    SLICE_X26Y321        LUT3 (Prop_lut3_I1_O)        0.132    12.456 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[1]_i_24/O
                         net (fo=2, routed)           0.367    12.823    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25_0
    SLICE_X26Y321        LUT6 (Prop_lut6_I3_O)        0.132    12.955 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_30/O
                         net (fo=1, routed)           0.188    13.143    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_30_n_0
    SLICE_X26Y322        LUT5 (Prop_lut5_I2_O)        0.043    13.186 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25/O
                         net (fo=5, routed)           0.468    13.654    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25_n_0
    SLICE_X28Y321        LUT3 (Prop_lut3_I1_O)        0.049    13.703 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_12/O
                         net (fo=1, routed)           0.237    13.940    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_12_n_0
    SLICE_X28Y321        LUT6 (Prop_lut6_I3_O)        0.136    14.076 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_6/O
                         net (fo=1, routed)           0.271    14.347    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_6_n_0
    SLICE_X24Y321        LUT5 (Prop_lut5_I4_O)        0.043    14.390 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_3/O
                         net (fo=1, routed)           0.000    14.390    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_3_n_0
    SLICE_X24Y321        MUXF7 (Prop_muxf7_I1_O)      0.108    14.498 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.498    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_2[2]
    SLICE_X24Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.393    15.249    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[2]/C
                         clock pessimism              0.445    15.694    
                         clock uncertainty           -0.335    15.359    
    SLICE_X24Y321        FDCE (Setup_fdce_C_D)        0.048    15.407    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[2]
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 1.720ns (19.699%)  route 7.012ns (80.301%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 15.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     7.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     7.432 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     7.432    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     7.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     8.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     8.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     8.945 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.361     9.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I4_O)        0.043     9.350 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142/O
                         net (fo=2, routed)           0.371     9.721    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142_n_0
    SLICE_X27Y322        LUT5 (Prop_lut5_I4_O)        0.043     9.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=13, routed)          0.693    10.457    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y328        LUT3 (Prop_lut3_I1_O)        0.043    10.500 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.356    10.856    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X21Y328        LUT4 (Prop_lut4_I1_O)        0.043    10.899 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66/O
                         net (fo=1, routed)           0.000    10.899    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66_n_0
    SLICE_X21Y328        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.158 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.942    12.100    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X34Y320        LUT3 (Prop_lut3_I1_O)        0.052    12.152 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229/O
                         net (fo=1, routed)           0.261    12.413    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229_n_0
    SLICE_X35Y320        LUT6 (Prop_lut6_I1_O)        0.136    12.549 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141/O
                         net (fo=1, routed)           0.287    12.836    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    13.033 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.033    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.144 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.315    13.459    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X41Y319        LUT6 (Prop_lut6_I1_O)        0.124    13.583 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_19/O
                         net (fo=1, routed)           0.278    13.860    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_19_n_0
    SLICE_X42Y318        LUT6 (Prop_lut6_I5_O)        0.043    13.903 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_9/O
                         net (fo=1, routed)           0.244    14.148    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_9_n_0
    SLICE_X42Y318        LUT6 (Prop_lut6_I5_O)        0.043    14.191 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_3/O
                         net (fo=1, routed)           0.244    14.435    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_3_n_0
    SLICE_X40Y318        LUT5 (Prop_lut5_I2_O)        0.043    14.478 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_1/O
                         net (fo=1, routed)           0.000    14.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[5]
    SLICE_X40Y318        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.389    15.245    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X40Y318        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/C
                         clock pessimism              0.445    15.690    
                         clock uncertainty           -0.335    15.355    
    SLICE_X40Y318        FDCE (Setup_fdce_C_D)        0.034    15.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.720ns (19.679%)  route 7.020ns (80.321%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 15.246 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     7.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     7.432 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     7.432    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     7.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     8.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     8.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     8.945 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.361     9.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I4_O)        0.043     9.350 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142/O
                         net (fo=2, routed)           0.371     9.721    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142_n_0
    SLICE_X27Y322        LUT5 (Prop_lut5_I4_O)        0.043     9.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=13, routed)          0.693    10.457    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y328        LUT3 (Prop_lut3_I1_O)        0.043    10.500 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.356    10.856    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X21Y328        LUT4 (Prop_lut4_I1_O)        0.043    10.899 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66/O
                         net (fo=1, routed)           0.000    10.899    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66_n_0
    SLICE_X21Y328        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.158 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.942    12.100    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X34Y320        LUT3 (Prop_lut3_I1_O)        0.052    12.152 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229/O
                         net (fo=1, routed)           0.261    12.413    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229_n_0
    SLICE_X35Y320        LUT6 (Prop_lut6_I1_O)        0.136    12.549 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141/O
                         net (fo=1, routed)           0.287    12.836    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    13.033 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.033    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.144 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.307    13.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X34Y320        LUT6 (Prop_lut6_I1_O)        0.124    13.574 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_19/O
                         net (fo=1, routed)           0.243    13.817    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_19_n_0
    SLICE_X34Y319        LUT6 (Prop_lut6_I5_O)        0.043    13.860 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9/O
                         net (fo=1, routed)           0.338    14.198    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9_n_0
    SLICE_X36Y318        LUT6 (Prop_lut6_I5_O)        0.043    14.241 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3/O
                         net (fo=1, routed)           0.203    14.443    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3_n_0
    SLICE_X38Y317        LUT5 (Prop_lut5_I2_O)        0.043    14.486 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_1/O
                         net (fo=1, routed)           0.000    14.486    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[3]
    SLICE_X38Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.390    15.246    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X38Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/C
                         clock pessimism              0.445    15.691    
                         clock uncertainty           -0.335    15.356    
    SLICE_X38Y317        FDCE (Setup_fdce_C_D)        0.064    15.420    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]
  -------------------------------------------------------------------
                         required time                         15.420    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 2.292ns (26.351%)  route 6.406ns (73.649%))
  Logic Levels:           18  (CARRY4=4 LUT3=2 LUT4=2 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y325        FDCE (Prop_fdce_C_Q)         0.259     6.000 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/Q
                         net (fo=128, routed)         1.473     7.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_157_0
    SLICE_X47Y329        LUT6 (Prop_lut6_I2_O)        0.043     7.516 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73/O
                         net (fo=1, routed)           0.000     7.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73_n_0
    SLICE_X47Y329        MUXF7 (Prop_muxf7_I0_O)      0.107     7.623 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48/O
                         net (fo=1, routed)           0.000     7.623    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48_n_0
    SLICE_X47Y329        MUXF8 (Prop_muxf8_I1_O)      0.043     7.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.646     8.312    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_dac_rst_lvl_step[3]
    SLICE_X21Y329        LUT6 (Prop_lut6_I1_O)        0.126     8.438 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21/O
                         net (fo=1, routed)           0.000     8.438    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21_n_0
    SLICE_X21Y329        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.631 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.631    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11_n_0
    SLICE_X21Y330        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.797 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[1]
                         net (fo=10, routed)          0.564     9.361    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[5]
    SLICE_X25Y328        LUT4 (Prop_lut4_I1_O)        0.123     9.484 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.484    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33_n_0
    SLICE_X25Y328        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.679 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.755    10.435    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_74[0]
    SLICE_X27Y321        LUT3 (Prop_lut3_I1_O)        0.052    10.487 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_27/O
                         net (fo=2, routed)           0.286    10.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43_0
    SLICE_X28Y320        LUT6 (Prop_lut6_I5_O)        0.132    10.905 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74/O
                         net (fo=2, routed)           0.232    11.137    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_74_n_0
    SLICE_X29Y320        LUT5 (Prop_lut5_I2_O)        0.054    11.191 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43/O
                         net (fo=20, routed)          0.576    11.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_43_n_0
    SLICE_X39Y319        LUT3 (Prop_lut3_I1_O)        0.143    11.911 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_15/O
                         net (fo=3, routed)           0.457    12.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_15_n_0
    SLICE_X38Y318        LUT4 (Prop_lut4_I1_O)        0.136    12.504 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_36/O
                         net (fo=1, routed)           0.000    12.504    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_36_n_0
    SLICE_X38Y318        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.750 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[5]_i_17/CO[3]
                         net (fo=11, routed)          0.574    13.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[5]_i_17_n_0
    SLICE_X40Y320        LUT5 (Prop_lut5_I3_O)        0.052    13.376 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_19/O
                         net (fo=1, routed)           0.230    13.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_19_n_0
    SLICE_X41Y321        LUT5 (Prop_lut5_I2_O)        0.136    13.742 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9/O
                         net (fo=1, routed)           0.342    14.084    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9_n_0
    SLICE_X41Y321        LUT6 (Prop_lut6_I5_O)        0.043    14.127 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3/O
                         net (fo=1, routed)           0.269    14.396    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3_n_0
    SLICE_X41Y320        LUT5 (Prop_lut5_I2_O)        0.043    14.439 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_1/O
                         net (fo=1, routed)           0.000    14.439    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[7]
    SLICE_X41Y320        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.388    15.244    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X41Y320        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/C
                         clock pessimism              0.445    15.689    
                         clock uncertainty           -0.335    15.354    
    SLICE_X41Y320        FDCE (Setup_fdce_C_D)        0.034    15.388    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.681ns (19.360%)  route 7.002ns (80.640%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 15.252 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598     5.746    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223     5.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     7.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     7.432 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     7.432    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     7.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     8.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     8.902    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     8.945 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.569     9.515    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y321        LUT3 (Prop_lut3_I1_O)        0.051     9.566 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321/O
                         net (fo=1, routed)           0.443    10.009    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321_n_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I5_O)        0.136    10.145 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=16, routed)          0.451    10.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_212
    SLICE_X34Y319        LUT3 (Prop_lut3_I1_O)        0.054    10.649 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_136/O
                         net (fo=4, routed)           0.425    11.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132_4
    SLICE_X37Y318        LUT4 (Prop_lut4_I1_O)        0.137    11.211 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215/O
                         net (fo=1, routed)           0.000    11.211    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.470 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.414    11.885    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X35Y319        LUT6 (Prop_lut6_I0_O)        0.043    11.928 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_58/O
                         net (fo=19, routed)          0.711    12.639    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X22Y327        LUT3 (Prop_lut3_I1_O)        0.043    12.682 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_12/O
                         net (fo=3, routed)           0.375    13.056    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[1]
    SLICE_X22Y325        LUT4 (Prop_lut4_I1_O)        0.043    13.099 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131/O
                         net (fo=1, routed)           0.000    13.099    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131_n_0
    SLICE_X22Y325        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.345 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.407    13.752    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X22Y327        LUT6 (Prop_lut6_I5_O)        0.043    13.795 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.363    14.158    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X21Y326        LUT6 (Prop_lut6_I4_O)        0.043    14.201 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_4/O
                         net (fo=1, routed)           0.185    14.386    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_4_n_0
    SLICE_X21Y327        LUT6 (Prop_lut6_I2_O)        0.043    14.429 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_1/O
                         net (fo=1, routed)           0.000    14.429    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/D[2]
    SLICE_X21Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.396    15.252    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X21Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]/C
                         clock pessimism              0.445    15.697    
                         clock uncertainty           -0.335    15.362    
    SLICE_X21Y327        FDCE (Setup_fdce_C_D)        0.034    15.396    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  0.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][10]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.156ns (35.710%)  route 0.281ns (64.290%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.770     2.391    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X7Y301         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y301         FDCE (Prop_fdce_C_Q)         0.100     2.491 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/Q
                         net (fo=12, routed)          0.212     2.703    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]_0[10]
    SLICE_X0Y296         LUT6 (Prop_lut6_I4_O)        0.028     2.731 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_3/O
                         net (fo=3, routed)           0.069     2.800    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_3_n_0
    SLICE_X0Y296         LUT6 (Prop_lut6_I4_O)        0.028     2.828 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_1/O
                         net (fo=1, routed)           0.000     2.828    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_1_n_0
    SLICE_X0Y296         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.915     2.815    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X0Y296         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][10]/C
                         clock pessimism             -0.307     2.508    
                         clock uncertainty            0.200     2.708    
    SLICE_X0Y296         FDCE (Hold_fdce_C_D)         0.060     2.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.156ns (35.703%)  route 0.281ns (64.297%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.770     2.391    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X7Y301         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y301         FDCE (Prop_fdce_C_Q)         0.100     2.491 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/Q
                         net (fo=12, routed)          0.212     2.703    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]_0[10]
    SLICE_X0Y296         LUT6 (Prop_lut6_I4_O)        0.028     2.731 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_3/O
                         net (fo=3, routed)           0.069     2.800    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_3_n_0
    SLICE_X0Y296         LUT6 (Prop_lut6_I4_O)        0.028     2.828 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][10]_i_1/O
                         net (fo=1, routed)           0.000     2.828    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][10]_i_1_n_0
    SLICE_X0Y296         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.915     2.815    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X0Y296         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][10]/C
                         clock pessimism             -0.307     2.508    
                         clock uncertainty            0.200     2.708    
    SLICE_X0Y296         FDCE (Hold_fdce_C_D)         0.060     2.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.594%)  route 0.205ns (58.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.738     2.359    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X12Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y302        FDCE (Prop_fdce_C_Q)         0.118     2.477 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/Q
                         net (fo=3, routed)           0.205     2.682    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[3]
    SLICE_X12Y302        LUT6 (Prop_lut6_I5_O)        0.028     2.710 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][3]_i_1/O
                         net (fo=1, routed)           0.000     2.710    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][3]_i_1_n_0
    SLICE_X12Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.984     2.884    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X12Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/C
                         clock pessimism             -0.525     2.359    
                         clock uncertainty            0.200     2.559    
    SLICE_X12Y302        FDCE (Hold_fdce_C_D)         0.087     2.646    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.420%)  route 0.197ns (60.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.768     2.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y308         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y308         FDCE (Prop_fdce_C_Q)         0.100     2.489 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/Q
                         net (fo=3, routed)           0.197     2.686    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[44]
    SLICE_X5Y308         LUT6 (Prop_lut6_I5_O)        0.028     2.714 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][44]_i_1/O
                         net (fo=1, routed)           0.000     2.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][44]_i_1_n_0
    SLICE_X5Y308         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.013     2.913    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y308         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/C
                         clock pessimism             -0.524     2.389    
                         clock uncertainty            0.200     2.589    
    SLICE_X5Y308         FDCE (Hold_fdce_C_D)         0.060     2.649    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.406%)  route 0.197ns (60.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.690     2.311    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X1Y293         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y293         FDCE (Prop_fdce_C_Q)         0.100     2.411 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/Q
                         net (fo=3, routed)           0.197     2.608    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[1]
    SLICE_X1Y293         LUT6 (Prop_lut6_I5_O)        0.028     2.636 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][1]_i_1_n_0
    SLICE_X1Y293         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.915     2.815    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X1Y293         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
                         clock pessimism             -0.504     2.311    
                         clock uncertainty            0.200     2.511    
    SLICE_X1Y293         FDCE (Hold_fdce_C_D)         0.060     2.571    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.315%)  route 0.198ns (60.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.770     2.391    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X1Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y304         FDCE (Prop_fdce_C_Q)         0.100     2.491 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/Q
                         net (fo=3, routed)           0.198     2.688    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[29]
    SLICE_X1Y304         LUT6 (Prop_lut6_I5_O)        0.028     2.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][29]_i_1/O
                         net (fo=1, routed)           0.000     2.716    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][29]_i_1_n_0
    SLICE_X1Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.015     2.915    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X1Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/C
                         clock pessimism             -0.524     2.391    
                         clock uncertainty            0.200     2.591    
    SLICE_X1Y304         FDCE (Hold_fdce_C_D)         0.060     2.651    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.763%)  route 0.202ns (61.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.768     2.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y307         FDCE (Prop_fdce_C_Q)         0.100     2.489 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/Q
                         net (fo=3, routed)           0.202     2.691    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[43]
    SLICE_X4Y307         LUT6 (Prop_lut6_I5_O)        0.028     2.719 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][43]_i_1/O
                         net (fo=1, routed)           0.000     2.719    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][43]_i_1_n_0
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.013     2.913    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/C
                         clock pessimism             -0.524     2.389    
                         clock uncertainty            0.200     2.589    
    SLICE_X4Y307         FDCE (Hold_fdce_C_D)         0.061     2.650    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.741%)  route 0.202ns (61.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.768     2.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y307         FDCE (Prop_fdce_C_Q)         0.100     2.489 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/Q
                         net (fo=3, routed)           0.202     2.691    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[43]
    SLICE_X4Y307         LUT6 (Prop_lut6_I5_O)        0.028     2.719 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][43]_i_1/O
                         net (fo=1, routed)           0.000     2.719    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][43]_i_1_n_0
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.013     2.913    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/C
                         clock pessimism             -0.524     2.389    
                         clock uncertainty            0.200     2.589    
    SLICE_X4Y307         FDCE (Hold_fdce_C_D)         0.060     2.649    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.544%)  route 0.204ns (61.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.689     2.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y295         FDCE (Prop_fdce_C_Q)         0.100     2.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/Q
                         net (fo=3, routed)           0.204     2.614    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[9]
    SLICE_X4Y295         LUT6 (Prop_lut6_I5_O)        0.028     2.642 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][9]_i_1/O
                         net (fo=1, routed)           0.000     2.642    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][9]_i_1_n_0
    SLICE_X4Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.914     2.814    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/C
                         clock pessimism             -0.504     2.310    
                         clock uncertainty            0.200     2.510    
    SLICE_X4Y295         FDCE (Hold_fdce_C_D)         0.061     2.571    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.639%)  route 0.203ns (61.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.733     2.354    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y302        FDCE (Prop_fdce_C_Q)         0.100     2.454 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/Q
                         net (fo=3, routed)           0.203     2.657    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[36]
    SLICE_X24Y302        LUT6 (Prop_lut6_I5_O)        0.028     2.685 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][36]_i_1/O
                         net (fo=1, routed)           0.000     2.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][36]_i_1_n_0
    SLICE_X24Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.978     2.878    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/C
                         clock pessimism             -0.524     2.354    
                         clock uncertainty            0.200     2.554    
    SLICE_X24Y302        FDCE (Hold_fdce_C_D)         0.060     2.614    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PROG_SCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X8Y315   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X40Y311  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][145]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X47Y318  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][82]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X16Y326  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][90]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X34Y327  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][91]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X16Y326  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][93]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X2Y327   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][95]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X49Y324  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][158]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X29Y317  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_bits_counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X11Y325  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X40Y311  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][145]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X16Y326  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][90]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X16Y326  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][93]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X2Y327   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][95]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X4Y320   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][28]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X4Y320   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][29]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X4Y320   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][32]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X4Y297   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[21]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y228  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y228  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y325  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y325  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X8Y315   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X8Y315   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X8Y315   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep__0/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X24Y320  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep__1/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X30Y319  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X30Y319  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 sa_do[10]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 1.838ns (20.603%)  route 7.085ns (79.397%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT6=9)
  Input Delay:            4.000ns
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    C17                                               0.000    -1.799 f  sa_do[10] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[10]
    C17                  IBUF (Prop_ibuf_I_O)         1.307    -0.492 f  sa_do_IBUF[10]_inst/O
                         net (fo=7, routed)           3.444     2.952    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[10]
    SLICE_X3Y301         LUT2 (Prop_lut2_I0_O)        0.051     3.003 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[10]_i_6/O
                         net (fo=2, routed)           0.474     3.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[10]_i_6_n_0
    SLICE_X9Y301         LUT6 (Prop_lut6_I4_O)        0.136     3.613 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_48/O
                         net (fo=1, routed)           0.311     3.924    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_48_n_0
    SLICE_X16Y301        LUT6 (Prop_lut6_I5_O)        0.043     3.967 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_39/O
                         net (fo=1, routed)           0.312     4.279    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_39_n_0
    SLICE_X11Y303        LUT6 (Prop_lut6_I5_O)        0.043     4.322 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_18/O
                         net (fo=1, routed)           0.337     4.659    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_18_n_0
    SLICE_X15Y304        LUT6 (Prop_lut6_I0_O)        0.043     4.702 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_11/O
                         net (fo=2, routed)           0.622     5.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_11_n_0
    SLICE_X24Y307        LUT6 (Prop_lut6_I1_O)        0.043     5.367 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_4/O
                         net (fo=1, routed)           0.416     5.783    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_4_n_0
    SLICE_X31Y309        LUT6 (Prop_lut6_I4_O)        0.043     5.826 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_1/O
                         net (fo=6, routed)           0.426     6.252    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]_0[4]
    SLICE_X27Y302        LUT6 (Prop_lut6_I5_O)        0.043     6.295 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_9/O
                         net (fo=1, routed)           0.238     6.533    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_9_n_0
    SLICE_X26Y301        LUT6 (Prop_lut6_I1_O)        0.043     6.576 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_5/O
                         net (fo=1, routed)           0.505     7.081    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_5_n_0
    SLICE_X29Y310        LUT6 (Prop_lut6_I3_O)        0.043     7.124 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     7.124    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[5]
    SLICE_X29Y310        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.401     8.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X29Y310        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/C
                         clock pessimism             -0.830     7.907    
                         clock uncertainty           -0.066     7.840    
    SLICE_X29Y310        FDCE (Setup_fdce_C_D)        0.034     7.874    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 2.474ns (27.630%)  route 6.480ns (72.370%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.071ns = ( 8.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y325        FDCE (Prop_fdce_C_Q)         0.259    -1.257 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/Q
                         net (fo=128, routed)         1.473     0.216    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_157_0
    SLICE_X47Y329        LUT6 (Prop_lut6_I2_O)        0.043     0.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73/O
                         net (fo=1, routed)           0.000     0.259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73_n_0
    SLICE_X47Y329        MUXF7 (Prop_muxf7_I0_O)      0.107     0.366 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48/O
                         net (fo=1, routed)           0.000     0.366    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48_n_0
    SLICE_X47Y329        MUXF8 (Prop_muxf8_I1_O)      0.043     0.409 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.646     1.054    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_dac_rst_lvl_step[3]
    SLICE_X21Y329        LUT6 (Prop_lut6_I1_O)        0.126     1.180 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21/O
                         net (fo=1, routed)           0.000     1.180    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21_n_0
    SLICE_X21Y329        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     1.373 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.373    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11_n_0
    SLICE_X21Y330        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[1]
                         net (fo=10, routed)          0.564     2.104    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[5]
    SLICE_X25Y328        LUT4 (Prop_lut4_I1_O)        0.123     2.227 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     2.227    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33_n_0
    SLICE_X25Y328        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     2.422 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.880     3.302    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_35_0[0]
    SLICE_X36Y321        LUT3 (Prop_lut3_I1_O)        0.052     3.354 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_135/O
                         net (fo=1, routed)           0.195     3.549    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_135_n_0
    SLICE_X39Y320        LUT6 (Prop_lut6_I1_O)        0.136     3.685 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_68/O
                         net (fo=1, routed)           0.375     4.060    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_68_n_0
    SLICE_X38Y320        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     4.343 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.343    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_41_n_0
    SLICE_X38Y321        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.451 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_17/O[0]
                         net (fo=14, routed)          0.616     5.067    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_30[0]
    SLICE_X26Y321        LUT3 (Prop_lut3_I1_O)        0.132     5.199 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[1]_i_24/O
                         net (fo=2, routed)           0.367     5.566    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25_0
    SLICE_X26Y321        LUT6 (Prop_lut6_I3_O)        0.132     5.698 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_30/O
                         net (fo=1, routed)           0.188     5.886    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_30_n_0
    SLICE_X26Y322        LUT5 (Prop_lut5_I2_O)        0.043     5.929 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25/O
                         net (fo=5, routed)           0.553     6.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25_n_0
    SLICE_X26Y323        LUT3 (Prop_lut3_I1_O)        0.050     6.532 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_12/O
                         net (fo=1, routed)           0.299     6.830    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_12_n_0
    SLICE_X26Y323        LUT6 (Prop_lut6_I3_O)        0.132     6.962 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6/O
                         net (fo=1, routed)           0.324     7.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6_n_0
    SLICE_X24Y322        LUT5 (Prop_lut5_I4_O)        0.043     7.330 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3/O
                         net (fo=1, routed)           0.000     7.330    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_n_0
    SLICE_X24Y322        MUXF7 (Prop_muxf7_I1_O)      0.108     7.438 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.438    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_2[3]
    SLICE_X24Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.392     8.929    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/C
                         clock pessimism             -0.494     8.436    
                         clock uncertainty           -0.066     8.369    
    SLICE_X24Y322        FDCE (Setup_fdce_C_D)        0.048     8.417    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 1.681ns (18.970%)  route 7.181ns (81.030%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.069ns = ( 8.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598    -1.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223    -1.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     0.132    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     0.175 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     0.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     0.869 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     1.645    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     1.688 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.569     2.258    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y321        LUT3 (Prop_lut3_I1_O)        0.051     2.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321/O
                         net (fo=1, routed)           0.443     2.751    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321_n_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I5_O)        0.136     2.887 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=16, routed)          0.451     3.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_212
    SLICE_X34Y319        LUT3 (Prop_lut3_I1_O)        0.054     3.392 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_136/O
                         net (fo=4, routed)           0.425     3.817    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132_4
    SLICE_X37Y318        LUT4 (Prop_lut4_I1_O)        0.137     3.954 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215/O
                         net (fo=1, routed)           0.000     3.954    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.213 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.414     4.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X35Y319        LUT6 (Prop_lut6_I0_O)        0.043     4.670 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_58/O
                         net (fo=19, routed)          0.711     5.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X22Y327        LUT3 (Prop_lut3_I1_O)        0.043     5.424 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_12/O
                         net (fo=3, routed)           0.375     5.799    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[1]
    SLICE_X22Y325        LUT4 (Prop_lut4_I1_O)        0.043     5.842 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131/O
                         net (fo=1, routed)           0.000     5.842    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131_n_0
    SLICE_X22Y325        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.088 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.407     6.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X22Y327        LUT6 (Prop_lut6_I5_O)        0.043     6.538 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.376     6.913    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X20Y326        LUT6 (Prop_lut6_I4_O)        0.043     6.956 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_4/O
                         net (fo=1, routed)           0.351     7.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_4_n_0
    SLICE_X20Y325        LUT6 (Prop_lut6_I2_O)        0.043     7.350 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_1/O
                         net (fo=1, routed)           0.000     7.350    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/D[0]
    SLICE_X20Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.394     8.931    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/C
                         clock pessimism             -0.494     8.438    
                         clock uncertainty           -0.066     8.371    
    SLICE_X20Y325        FDCE (Setup_fdce_C_D)        0.064     8.435    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 1.681ns (18.981%)  route 7.175ns (81.019%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.069ns = ( 8.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598    -1.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223    -1.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     0.132    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     0.175 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     0.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     0.869 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     1.645    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     1.688 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.569     2.258    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y321        LUT3 (Prop_lut3_I1_O)        0.051     2.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321/O
                         net (fo=1, routed)           0.443     2.751    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321_n_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I5_O)        0.136     2.887 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=16, routed)          0.451     3.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_212
    SLICE_X34Y319        LUT3 (Prop_lut3_I1_O)        0.054     3.392 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_136/O
                         net (fo=4, routed)           0.425     3.817    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132_4
    SLICE_X37Y318        LUT4 (Prop_lut4_I1_O)        0.137     3.954 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215/O
                         net (fo=1, routed)           0.000     3.954    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.213 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.414     4.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X35Y319        LUT6 (Prop_lut6_I0_O)        0.043     4.670 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_58/O
                         net (fo=19, routed)          0.711     5.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X22Y327        LUT3 (Prop_lut3_I1_O)        0.043     5.424 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_12/O
                         net (fo=3, routed)           0.375     5.799    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[1]
    SLICE_X22Y325        LUT4 (Prop_lut4_I1_O)        0.043     5.842 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131/O
                         net (fo=1, routed)           0.000     5.842    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131_n_0
    SLICE_X22Y325        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.088 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.407     6.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X22Y327        LUT6 (Prop_lut6_I5_O)        0.043     6.538 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.357     6.894    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X21Y325        LUT6 (Prop_lut6_I4_O)        0.043     6.937 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_4/O
                         net (fo=1, routed)           0.365     7.302    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_4_n_0
    SLICE_X20Y325        LUT6 (Prop_lut6_I2_O)        0.043     7.345 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_1/O
                         net (fo=1, routed)           0.000     7.345    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/D[3]
    SLICE_X20Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.394     8.931    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/C
                         clock pessimism             -0.494     8.438    
                         clock uncertainty           -0.066     8.371    
    SLICE_X20Y325        FDCE (Setup_fdce_C_D)        0.065     8.436    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.681ns (19.056%)  route 7.140ns (80.944%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.071ns = ( 8.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598    -1.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223    -1.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     0.132    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     0.175 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     0.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     0.869 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     1.645    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     1.688 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.569     2.258    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y321        LUT3 (Prop_lut3_I1_O)        0.051     2.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321/O
                         net (fo=1, routed)           0.443     2.751    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_321_n_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I5_O)        0.136     2.887 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=16, routed)          0.451     3.338    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_212
    SLICE_X34Y319        LUT3 (Prop_lut3_I1_O)        0.054     3.392 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_136/O
                         net (fo=4, routed)           0.425     3.817    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132_4
    SLICE_X37Y318        LUT4 (Prop_lut4_I1_O)        0.137     3.954 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215/O
                         net (fo=1, routed)           0.000     3.954    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_215_n_0
    SLICE_X37Y318        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.213 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.414     4.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X35Y319        LUT6 (Prop_lut6_I0_O)        0.043     4.670 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_58/O
                         net (fo=19, routed)          0.711     5.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X22Y327        LUT3 (Prop_lut3_I1_O)        0.043     5.424 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_12/O
                         net (fo=3, routed)           0.375     5.799    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[1]
    SLICE_X22Y325        LUT4 (Prop_lut4_I1_O)        0.043     5.842 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131/O
                         net (fo=1, routed)           0.000     5.842    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_131_n_0
    SLICE_X22Y325        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.088 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.407     6.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X22Y327        LUT6 (Prop_lut6_I5_O)        0.043     6.538 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.502     7.040    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X24Y328        LUT6 (Prop_lut6_I4_O)        0.043     7.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_4/O
                         net (fo=1, routed)           0.184     7.267    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_4_n_0
    SLICE_X24Y327        LUT6 (Prop_lut6_I2_O)        0.043     7.310 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_1/O
                         net (fo=1, routed)           0.000     7.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/D[5]
    SLICE_X24Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.392     8.929    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/C
                         clock pessimism             -0.494     8.436    
                         clock uncertainty           -0.066     8.369    
    SLICE_X24Y327        FDCE (Setup_fdce_C_D)        0.033     8.402    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 1.720ns (19.547%)  route 7.079ns (80.453%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 8.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598    -1.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223    -1.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     0.132    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     0.175 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     0.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     0.869 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     1.645    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     1.688 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.361     2.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I4_O)        0.043     2.092 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142/O
                         net (fo=2, routed)           0.371     2.463    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142_n_0
    SLICE_X27Y322        LUT5 (Prop_lut5_I4_O)        0.043     2.506 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=13, routed)          0.693     3.199    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y328        LUT3 (Prop_lut3_I1_O)        0.043     3.242 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.356     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X21Y328        LUT4 (Prop_lut4_I1_O)        0.043     3.641 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66/O
                         net (fo=1, routed)           0.000     3.641    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66_n_0
    SLICE_X21Y328        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.942     4.843    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X34Y320        LUT3 (Prop_lut3_I1_O)        0.052     4.895 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229/O
                         net (fo=1, routed)           0.261     5.156    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229_n_0
    SLICE_X35Y320        LUT6 (Prop_lut6_I1_O)        0.136     5.292 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141/O
                         net (fo=1, routed)           0.287     5.578    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.775 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.775    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.886 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.346     6.232    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X36Y318        LUT5 (Prop_lut5_I3_O)        0.124     6.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17/O
                         net (fo=1, routed)           0.335     6.691    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17_n_0
    SLICE_X36Y318        LUT5 (Prop_lut5_I4_O)        0.043     6.734 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_9/O
                         net (fo=1, routed)           0.159     6.893    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_9_n_0
    SLICE_X36Y318        LUT6 (Prop_lut6_I5_O)        0.043     6.936 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3/O
                         net (fo=1, routed)           0.309     7.245    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3_n_0
    SLICE_X36Y320        LUT5 (Prop_lut5_I2_O)        0.043     7.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_1/O
                         net (fo=1, routed)           0.000     7.288    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[2]
    SLICE_X36Y320        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.390     8.927    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X36Y320        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/C
                         clock pessimism             -0.494     8.434    
                         clock uncertainty           -0.066     8.367    
    SLICE_X36Y320        FDCE (Setup_fdce_C_D)        0.033     8.400    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 2.477ns (28.284%)  route 6.280ns (71.716%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 8.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y325        FDCE (Prop_fdce_C_Q)         0.259    -1.257 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/Q
                         net (fo=128, routed)         1.473     0.216    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_157_0
    SLICE_X47Y329        LUT6 (Prop_lut6_I2_O)        0.043     0.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73/O
                         net (fo=1, routed)           0.000     0.259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_73_n_0
    SLICE_X47Y329        MUXF7 (Prop_muxf7_I0_O)      0.107     0.366 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48/O
                         net (fo=1, routed)           0.000     0.366    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_48_n_0
    SLICE_X47Y329        MUXF8 (Prop_muxf8_I1_O)      0.043     0.409 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[3]_i_35/O
                         net (fo=1, routed)           0.646     1.054    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_dac_rst_lvl_step[3]
    SLICE_X21Y329        LUT6 (Prop_lut6_I1_O)        0.126     1.180 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21/O
                         net (fo=1, routed)           0.000     1.180    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[3]_i_21_n_0
    SLICE_X21Y329        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     1.373 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.373    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]_i_11_n_0
    SLICE_X21Y330        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_13/O[1]
                         net (fo=10, routed)          0.564     2.104    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_wl_loop0[5]
    SLICE_X25Y328        LUT4 (Prop_lut4_I1_O)        0.123     2.227 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     2.227    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_33_n_0
    SLICE_X25Y328        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     2.422 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_12/CO[3]
                         net (fo=53, routed)          0.880     3.302    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_35_0[0]
    SLICE_X36Y321        LUT3 (Prop_lut3_I1_O)        0.052     3.354 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_135/O
                         net (fo=1, routed)           0.195     3.549    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_135_n_0
    SLICE_X39Y320        LUT6 (Prop_lut6_I1_O)        0.136     3.685 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_68/O
                         net (fo=1, routed)           0.375     4.060    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_68_n_0
    SLICE_X38Y320        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     4.343 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.343    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_41_n_0
    SLICE_X38Y321        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.451 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_17/O[0]
                         net (fo=14, routed)          0.616     5.067    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_30[0]
    SLICE_X26Y321        LUT3 (Prop_lut3_I1_O)        0.132     5.199 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[1]_i_24/O
                         net (fo=2, routed)           0.367     5.566    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25_0
    SLICE_X26Y321        LUT6 (Prop_lut6_I3_O)        0.132     5.698 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_30/O
                         net (fo=1, routed)           0.188     5.886    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_30_n_0
    SLICE_X26Y322        LUT5 (Prop_lut5_I2_O)        0.043     5.929 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25/O
                         net (fo=5, routed)           0.468     6.397    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_25_n_0
    SLICE_X28Y321        LUT3 (Prop_lut3_I1_O)        0.049     6.446 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_12/O
                         net (fo=1, routed)           0.237     6.683    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_12_n_0
    SLICE_X28Y321        LUT6 (Prop_lut6_I3_O)        0.136     6.819 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_6/O
                         net (fo=1, routed)           0.271     7.090    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_6_n_0
    SLICE_X24Y321        LUT5 (Prop_lut5_I4_O)        0.043     7.133 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_3/O
                         net (fo=1, routed)           0.000     7.133    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[2]_i_3_n_0
    SLICE_X24Y321        MUXF7 (Prop_muxf7_I1_O)      0.108     7.241 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.241    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_2[2]
    SLICE_X24Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.393     8.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[2]/C
                         clock pessimism             -0.494     8.437    
                         clock uncertainty           -0.066     8.370    
    SLICE_X24Y321        FDCE (Setup_fdce_C_D)        0.048     8.418    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[2]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 1.720ns (19.699%)  route 7.012ns (80.301%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 8.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598    -1.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223    -1.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     0.132    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     0.175 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     0.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     0.869 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     1.645    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     1.688 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.361     2.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I4_O)        0.043     2.092 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142/O
                         net (fo=2, routed)           0.371     2.463    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142_n_0
    SLICE_X27Y322        LUT5 (Prop_lut5_I4_O)        0.043     2.506 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=13, routed)          0.693     3.199    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y328        LUT3 (Prop_lut3_I1_O)        0.043     3.242 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.356     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X21Y328        LUT4 (Prop_lut4_I1_O)        0.043     3.641 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66/O
                         net (fo=1, routed)           0.000     3.641    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66_n_0
    SLICE_X21Y328        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.942     4.843    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X34Y320        LUT3 (Prop_lut3_I1_O)        0.052     4.895 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229/O
                         net (fo=1, routed)           0.261     5.156    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229_n_0
    SLICE_X35Y320        LUT6 (Prop_lut6_I1_O)        0.136     5.292 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141/O
                         net (fo=1, routed)           0.287     5.578    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.775 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.775    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.886 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.315     6.201    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X41Y319        LUT6 (Prop_lut6_I1_O)        0.124     6.325 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_19/O
                         net (fo=1, routed)           0.278     6.603    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_19_n_0
    SLICE_X42Y318        LUT6 (Prop_lut6_I5_O)        0.043     6.646 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_9/O
                         net (fo=1, routed)           0.244     6.890    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_9_n_0
    SLICE_X42Y318        LUT6 (Prop_lut6_I5_O)        0.043     6.933 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_3/O
                         net (fo=1, routed)           0.244     7.177    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_3_n_0
    SLICE_X40Y318        LUT5 (Prop_lut5_I2_O)        0.043     7.220 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_1/O
                         net (fo=1, routed)           0.000     7.220    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[5]
    SLICE_X40Y318        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.389     8.926    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X40Y318        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/C
                         clock pessimism             -0.494     8.433    
                         clock uncertainty           -0.066     8.366    
    SLICE_X40Y318        FDCE (Setup_fdce_C_D)        0.034     8.400    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.720ns (19.679%)  route 7.020ns (80.321%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 8.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.598    -1.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y320         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y320         FDCE (Prop_fdce_C_Q)         0.223    -1.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/Q
                         net (fo=96, routed)          1.420     0.132    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[0]_i_11_0
    SLICE_X45Y299        LUT6 (Prop_lut6_I4_O)        0.043     0.175 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32/O
                         net (fo=1, routed)           0.000     0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_32_n_0
    SLICE_X45Y299        MUXF7 (Prop_muxf7_I0_O)      0.107     0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28/O
                         net (fo=1, routed)           0.463     0.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_28_n_0
    SLICE_X44Y304        LUT6 (Prop_lut6_I0_O)        0.124     0.869 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.776     1.645    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_142
    SLICE_X29Y319        LUT2 (Prop_lut2_I1_O)        0.043     1.688 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_23/O
                         net (fo=10, routed)          0.361     2.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_0
    SLICE_X29Y319        LUT6 (Prop_lut6_I4_O)        0.043     2.092 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142/O
                         net (fo=2, routed)           0.371     2.463    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_142_n_0
    SLICE_X27Y322        LUT5 (Prop_lut5_I4_O)        0.043     2.506 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=13, routed)          0.693     3.199    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y328        LUT3 (Prop_lut3_I1_O)        0.043     3.242 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.356     3.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X21Y328        LUT4 (Prop_lut4_I1_O)        0.043     3.641 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66/O
                         net (fo=1, routed)           0.000     3.641    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_66_n_0
    SLICE_X21Y328        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.942     4.843    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X34Y320        LUT3 (Prop_lut3_I1_O)        0.052     4.895 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229/O
                         net (fo=1, routed)           0.261     5.156    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_229_n_0
    SLICE_X35Y320        LUT6 (Prop_lut6_I1_O)        0.136     5.292 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141/O
                         net (fo=1, routed)           0.287     5.578    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_141_n_0
    SLICE_X37Y319        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.775 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.775    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X37Y320        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.886 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.307     6.193    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X34Y320        LUT6 (Prop_lut6_I1_O)        0.124     6.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_19/O
                         net (fo=1, routed)           0.243     6.560    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_19_n_0
    SLICE_X34Y319        LUT6 (Prop_lut6_I5_O)        0.043     6.603 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9/O
                         net (fo=1, routed)           0.338     6.940    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9_n_0
    SLICE_X36Y318        LUT6 (Prop_lut6_I5_O)        0.043     6.983 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3/O
                         net (fo=1, routed)           0.203     7.186    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3_n_0
    SLICE_X38Y317        LUT5 (Prop_lut5_I2_O)        0.043     7.229 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_1/O
                         net (fo=1, routed)           0.000     7.229    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[3]
    SLICE_X38Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.390     8.927    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X38Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/C
                         clock pessimism             -0.494     8.434    
                         clock uncertainty           -0.066     8.367    
    SLICE_X38Y317        FDCE (Setup_fdce_C_D)        0.064     8.431    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 sa_do[10]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 1.838ns (21.705%)  route 6.631ns (78.295%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT6=9)
  Input Delay:            4.000ns
  Clock Path Skew:        3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 8.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    C17                                               0.000    -1.799 f  sa_do[10] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[10]
    C17                  IBUF (Prop_ibuf_I_O)         1.307    -0.492 f  sa_do_IBUF[10]_inst/O
                         net (fo=7, routed)           3.444     2.952    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[10]
    SLICE_X3Y301         LUT2 (Prop_lut2_I0_O)        0.051     3.003 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[10]_i_6/O
                         net (fo=2, routed)           0.474     3.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[10]_i_6_n_0
    SLICE_X9Y301         LUT6 (Prop_lut6_I4_O)        0.136     3.613 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_48/O
                         net (fo=1, routed)           0.311     3.924    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_48_n_0
    SLICE_X16Y301        LUT6 (Prop_lut6_I5_O)        0.043     3.967 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_39/O
                         net (fo=1, routed)           0.312     4.279    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_39_n_0
    SLICE_X11Y303        LUT6 (Prop_lut6_I5_O)        0.043     4.322 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_18/O
                         net (fo=1, routed)           0.337     4.659    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_18_n_0
    SLICE_X15Y304        LUT6 (Prop_lut6_I0_O)        0.043     4.702 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_11/O
                         net (fo=2, routed)           0.564     5.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_11_n_0
    SLICE_X29Y306        LUT6 (Prop_lut6_I3_O)        0.043     5.309 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_11/O
                         net (fo=1, routed)           0.232     5.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_11_n_0
    SLICE_X29Y307        LUT6 (Prop_lut6_I2_O)        0.043     5.584 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_3/O
                         net (fo=2, routed)           0.331     5.915    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_3_n_0
    SLICE_X29Y305        LUT6 (Prop_lut6_I2_O)        0.043     5.958 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[6]_i_11/O
                         net (fo=1, routed)           0.292     6.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]_0
    SLICE_X28Y301        LUT6 (Prop_lut6_I4_O)        0.043     6.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_4/O
                         net (fo=1, routed)           0.335     6.627    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_4_n_0
    SLICE_X28Y301        LUT6 (Prop_lut6_I3_O)        0.043     6.670 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_1/O
                         net (fo=1, routed)           0.000     6.670    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[6]
    SLICE_X28Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.404     8.739    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X28Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/C
                         clock pessimism             -0.830     7.910    
                         clock uncertainty           -0.066     7.843    
    SLICE_X28Y301        FDCE (Setup_fdce_C_D)        0.034     7.877    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  1.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.156ns (35.710%)  route 0.281ns (64.290%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.278ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.770    -0.278    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X7Y301         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y301         FDCE (Prop_fdce_C_Q)         0.100    -0.178 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/Q
                         net (fo=12, routed)          0.212     0.034    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]_0[10]
    SLICE_X0Y296         LUT6 (Prop_lut6_I4_O)        0.028     0.062 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_3/O
                         net (fo=3, routed)           0.069     0.131    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_3_n_0
    SLICE_X0Y296         LUT6 (Prop_lut6_I4_O)        0.028     0.159 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_1/O
                         net (fo=1, routed)           0.000     0.159    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_1_n_0
    SLICE_X0Y296         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.915    -0.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X0Y296         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][10]/C
                         clock pessimism              0.204    -0.161    
    SLICE_X0Y296         FDCE (Hold_fdce_C_D)         0.060    -0.101    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][10]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.156ns (35.703%)  route 0.281ns (64.297%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.278ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.770    -0.278    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X7Y301         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y301         FDCE (Prop_fdce_C_Q)         0.100    -0.178 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[10]/Q
                         net (fo=12, routed)          0.212     0.034    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]_0[10]
    SLICE_X0Y296         LUT6 (Prop_lut6_I4_O)        0.028     0.062 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_3/O
                         net (fo=3, routed)           0.069     0.131    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][10]_i_3_n_0
    SLICE_X0Y296         LUT6 (Prop_lut6_I4_O)        0.028     0.159 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][10]_i_1/O
                         net (fo=1, routed)           0.000     0.159    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][10]_i_1_n_0
    SLICE_X0Y296         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.915    -0.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X0Y296         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][10]/C
                         clock pessimism              0.204    -0.161    
    SLICE_X0Y296         FDCE (Hold_fdce_C_D)         0.060    -0.101    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][10]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.594%)  route 0.205ns (58.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.738    -0.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X12Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y302        FDCE (Prop_fdce_C_Q)         0.118    -0.192 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/Q
                         net (fo=3, routed)           0.205     0.013    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[3]
    SLICE_X12Y302        LUT6 (Prop_lut6_I5_O)        0.028     0.041 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][3]_i_1/O
                         net (fo=1, routed)           0.000     0.041    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][3]_i_1_n_0
    SLICE_X12Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.984    -0.295    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X12Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]/C
                         clock pessimism             -0.014    -0.310    
    SLICE_X12Y302        FDCE (Hold_fdce_C_D)         0.087    -0.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.420%)  route 0.197ns (60.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.768    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y308         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y308         FDCE (Prop_fdce_C_Q)         0.100    -0.180 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/Q
                         net (fo=3, routed)           0.197     0.017    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[44]
    SLICE_X5Y308         LUT6 (Prop_lut6_I5_O)        0.028     0.045 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][44]_i_1/O
                         net (fo=1, routed)           0.000     0.045    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][44]_i_1_n_0
    SLICE_X5Y308         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.013    -0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y308         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]/C
                         clock pessimism             -0.013    -0.280    
    SLICE_X5Y308         FDCE (Hold_fdce_C_D)         0.060    -0.220    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][44]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.406%)  route 0.197ns (60.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.690    -0.358    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X1Y293         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y293         FDCE (Prop_fdce_C_Q)         0.100    -0.258 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/Q
                         net (fo=3, routed)           0.197    -0.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[1]
    SLICE_X1Y293         LUT6 (Prop_lut6_I5_O)        0.028    -0.033 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][1]_i_1_n_0
    SLICE_X1Y293         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.915    -0.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X1Y293         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
                         clock pessimism              0.007    -0.358    
    SLICE_X1Y293         FDCE (Hold_fdce_C_D)         0.060    -0.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.315%)  route 0.198ns (60.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.278ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.770    -0.278    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X1Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y304         FDCE (Prop_fdce_C_Q)         0.100    -0.178 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/Q
                         net (fo=3, routed)           0.198     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[29]
    SLICE_X1Y304         LUT6 (Prop_lut6_I5_O)        0.028     0.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][29]_i_1/O
                         net (fo=1, routed)           0.000     0.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][29]_i_1_n_0
    SLICE_X1Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.015    -0.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X1Y304         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]/C
                         clock pessimism             -0.013    -0.278    
    SLICE_X1Y304         FDCE (Hold_fdce_C_D)         0.060    -0.218    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][29]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.763%)  route 0.202ns (61.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.768    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y307         FDCE (Prop_fdce_C_Q)         0.100    -0.180 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/Q
                         net (fo=3, routed)           0.202     0.023    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[43]
    SLICE_X4Y307         LUT6 (Prop_lut6_I5_O)        0.028     0.051 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][43]_i_1/O
                         net (fo=1, routed)           0.000     0.051    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][43]_i_1_n_0
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.013    -0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]/C
                         clock pessimism             -0.013    -0.280    
    SLICE_X4Y307         FDCE (Hold_fdce_C_D)         0.061    -0.219    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][43]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.741%)  route 0.202ns (61.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.768    -0.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y307         FDCE (Prop_fdce_C_Q)         0.100    -0.180 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/Q
                         net (fo=3, routed)           0.202     0.023    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[43]
    SLICE_X4Y307         LUT6 (Prop_lut6_I5_O)        0.028     0.051 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][43]_i_1/O
                         net (fo=1, routed)           0.000     0.051    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][43]_i_1_n_0
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         1.013    -0.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y307         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]/C
                         clock pessimism             -0.013    -0.280    
    SLICE_X4Y307         FDCE (Hold_fdce_C_D)         0.060    -0.220    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][43]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.544%)  route 0.204ns (61.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.689    -0.359    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y295         FDCE (Prop_fdce_C_Q)         0.100    -0.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/Q
                         net (fo=3, routed)           0.204    -0.054    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[9]
    SLICE_X4Y295         LUT6 (Prop_lut6_I5_O)        0.028    -0.026 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][9]_i_1_n_0
    SLICE_X4Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.914    -0.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X4Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]/C
                         clock pessimism              0.007    -0.359    
    SLICE_X4Y295         FDCE (Hold_fdce_C_D)         0.061    -0.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][9]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.639%)  route 0.203ns (61.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.733    -0.315    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y302        FDCE (Prop_fdce_C_Q)         0.100    -0.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/Q
                         net (fo=3, routed)           0.203    -0.011    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[36]
    SLICE_X24Y302        LUT6 (Prop_lut6_I5_O)        0.028     0.017 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][36]_i_1/O
                         net (fo=1, routed)           0.000     0.017    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][36]_i_1_n_0
    SLICE_X24Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=794, routed)         0.978    -0.301    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]/C
                         clock pessimism             -0.013    -0.315    
    SLICE_X24Y302        FDCE (Hold_fdce_C_D)         0.060    -0.255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][36]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y15   ember_fpga_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0    ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I1
Min Period        n/a     BUFGCTRL/I0         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X8Y315     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X40Y311    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][145]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X47Y318    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][82]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X16Y326    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][90]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X34Y327    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][91]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X16Y326    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][93]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X34Y327    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][91]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X2Y327     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][95]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X1Y324     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][95]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X3Y321     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][96]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X2Y323     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][96]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X52Y313    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][99]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X28Y331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][54]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X36Y325    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][55]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X16Y330    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][66]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X37Y325    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][121]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X11Y318    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X10Y325    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X10Y325    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X6Y313     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X6Y320     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X18Y317    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X6Y320     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X8Y315     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X6Y313     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X8Y315     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ember_fpga_clk_wiz_0
  To Clock:  clkfbout_ember_fpga_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y2    ember_fpga_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][104]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.266ns (5.846%)  route 4.284ns (94.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 8.730 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.710     2.815    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X44Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.395     8.730    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X44Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][104]/C
                         clock pessimism             -0.517     8.214    
                         clock uncertainty           -0.066     8.147    
    SLICE_X44Y306        FDCE (Recov_fdce_C_CLR)     -0.212     7.935    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][104]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][73]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.266ns (5.848%)  route 4.282ns (94.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 8.730 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.707     2.813    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.395     8.730    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][73]/C
                         clock pessimism             -0.517     8.214    
                         clock uncertainty           -0.066     8.147    
    SLICE_X45Y306        FDCE (Recov_fdce_C_CLR)     -0.212     7.935    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][73]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][104]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.266ns (5.881%)  route 4.257ns (94.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 8.731 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.682     2.788    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X44Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396     8.731    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X44Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][104]/C
                         clock pessimism             -0.517     8.215    
                         clock uncertainty           -0.066     8.148    
    SLICE_X44Y305        FDCE (Recov_fdce_C_CLR)     -0.212     7.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][104]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][74]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.266ns (5.881%)  route 4.257ns (94.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 8.731 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.682     2.788    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X44Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396     8.731    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X44Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][74]/C
                         clock pessimism             -0.517     8.215    
                         clock uncertainty           -0.066     8.148    
    SLICE_X44Y305        FDCE (Recov_fdce_C_CLR)     -0.212     7.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][74]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][104]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.266ns (5.883%)  route 4.255ns (94.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 8.731 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.680     2.786    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396     8.731    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][104]/C
                         clock pessimism             -0.517     8.215    
                         clock uncertainty           -0.066     8.148    
    SLICE_X45Y305        FDCE (Recov_fdce_C_CLR)     -0.212     7.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][104]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][107]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.266ns (5.883%)  route 4.255ns (94.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 8.731 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.680     2.786    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396     8.731    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][107]/C
                         clock pessimism             -0.517     8.215    
                         clock uncertainty           -0.066     8.148    
    SLICE_X45Y305        FDCE (Recov_fdce_C_CLR)     -0.212     7.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][107]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][108]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.266ns (5.883%)  route 4.255ns (94.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 8.731 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.680     2.786    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][108]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396     8.731    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][108]/C
                         clock pessimism             -0.517     8.215    
                         clock uncertainty           -0.066     8.148    
    SLICE_X45Y305        FDCE (Recov_fdce_C_CLR)     -0.212     7.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][108]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][74]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.266ns (5.883%)  route 4.255ns (94.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 8.731 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.680     2.786    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396     8.731    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][74]/C
                         clock pessimism             -0.517     8.215    
                         clock uncertainty           -0.066     8.148    
    SLICE_X45Y305        FDCE (Recov_fdce_C_CLR)     -0.212     7.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][74]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][74]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.266ns (5.877%)  route 4.260ns (94.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.685     2.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X46Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.393     8.728    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X46Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][74]/C
                         clock pessimism             -0.517     8.212    
                         clock uncertainty           -0.066     8.145    
    SLICE_X46Y306        FDCE (Recov_fdce_C_CLR)     -0.154     7.991    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][74]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][103]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.266ns (5.997%)  route 4.170ns (94.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599    -1.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223    -1.512 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575    -0.937    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043    -0.894 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.595     2.700    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X46Y307        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.393     8.728    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X46Y307        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][103]/C
                         clock pessimism             -0.517     8.212    
                         clock uncertainty           -0.066     8.145    
    SLICE_X46Y307        FDCE (Recov_fdce_C_CLR)     -0.154     7.991    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][103]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  5.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][69]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.128ns (20.828%)  route 0.487ns (79.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.185     0.233    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X36Y293        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.872    -0.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y293        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][69]/C
                         clock pessimism              0.212    -0.265    
    SLICE_X36Y293        FDCE (Remov_fdce_C_CLR)     -0.069    -0.334    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][69]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][141]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.994%)  route 0.546ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.244     0.292    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X38Y294        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.870    -0.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y294        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][141]/C
                         clock pessimism              0.212    -0.267    
    SLICE_X38Y294        FDCE (Remov_fdce_C_CLR)     -0.050    -0.317    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][141]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][69]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.268%)  route 0.536ns (80.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.234     0.283    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X37Y294        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.872    -0.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y294        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][69]/C
                         clock pessimism              0.212    -0.265    
    SLICE_X37Y294        FDCE (Remov_fdce_C_CLR)     -0.069    -0.334    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][69]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.128ns (19.207%)  route 0.538ns (80.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.236     0.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X36Y294        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.872    -0.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y294        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/C
                         clock pessimism              0.212    -0.265    
    SLICE_X36Y294        FDCE (Remov_fdce_C_CLR)     -0.069    -0.334    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][141]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.994%)  route 0.546ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.244     0.292    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X39Y294        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.870    -0.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y294        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][141]/C
                         clock pessimism              0.212    -0.267    
    SLICE_X39Y294        FDCE (Remov_fdce_C_CLR)     -0.069    -0.336    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][141]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][11]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.140%)  route 0.578ns (81.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.276     0.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X33Y292        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X33Y292        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][11]/C
                         clock pessimism              0.212    -0.264    
    SLICE_X33Y292        FDCE (Remov_fdce_C_CLR)     -0.069    -0.333    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][11]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][138]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.749%)  route 0.593ns (82.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.291     0.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X42Y297        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.869    -0.479    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X42Y297        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][138]/C
                         clock pessimism              0.212    -0.268    
    SLICE_X42Y297        FDCE (Remov_fdce_C_CLR)     -0.050    -0.318    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][138]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][11]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.128ns (18.086%)  route 0.580ns (81.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.278     0.326    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X32Y292        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X32Y292        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][11]/C
                         clock pessimism              0.212    -0.264    
    SLICE_X32Y292        FDCE (Remov_fdce_C_CLR)     -0.069    -0.333    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][11]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.128ns (18.018%)  route 0.582ns (81.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.280     0.329    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X35Y293        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.874    -0.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X35Y293        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/C
                         clock pessimism              0.212    -0.263    
    SLICE_X35Y293        FDCE (Remov_fdce_C_CLR)     -0.069    -0.332    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][69]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.128ns (17.965%)  route 0.584ns (82.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     0.048 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.283     0.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X34Y293        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.874    -0.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X34Y293        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][69]/C
                         clock pessimism              0.212    -0.263    
    SLICE_X34Y293        FDCE (Remov_fdce_C_CLR)     -0.069    -0.332    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][69]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.662    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        4.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][104]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.266ns (5.846%)  route 4.284ns (94.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.710    10.072    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X44Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.395    15.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X44Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][104]/C
                         clock pessimism              0.422    15.471    
                         clock uncertainty           -0.335    15.136    
    SLICE_X44Y306        FDCE (Recov_fdce_C_CLR)     -0.212    14.924    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][104]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][73]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.266ns (5.848%)  route 4.282ns (94.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.707    10.070    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.395    15.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][73]/C
                         clock pessimism              0.422    15.471    
                         clock uncertainty           -0.335    15.136    
    SLICE_X45Y306        FDCE (Recov_fdce_C_CLR)     -0.212    14.924    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][73]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][104]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.266ns (5.881%)  route 4.257ns (94.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.682    10.045    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X44Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396    15.050    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X44Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][104]/C
                         clock pessimism              0.422    15.472    
                         clock uncertainty           -0.335    15.137    
    SLICE_X44Y305        FDCE (Recov_fdce_C_CLR)     -0.212    14.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][104]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][74]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.266ns (5.881%)  route 4.257ns (94.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.682    10.045    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X44Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396    15.050    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X44Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][74]/C
                         clock pessimism              0.422    15.472    
                         clock uncertainty           -0.335    15.137    
    SLICE_X44Y305        FDCE (Recov_fdce_C_CLR)     -0.212    14.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][74]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][104]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.266ns (5.883%)  route 4.255ns (94.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.680    10.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396    15.050    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][104]/C
                         clock pessimism              0.422    15.472    
                         clock uncertainty           -0.335    15.137    
    SLICE_X45Y305        FDCE (Recov_fdce_C_CLR)     -0.212    14.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][104]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][107]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.266ns (5.883%)  route 4.255ns (94.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.680    10.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396    15.050    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][107]/C
                         clock pessimism              0.422    15.472    
                         clock uncertainty           -0.335    15.137    
    SLICE_X45Y305        FDCE (Recov_fdce_C_CLR)     -0.212    14.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][107]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][108]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.266ns (5.883%)  route 4.255ns (94.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.680    10.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][108]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396    15.050    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][108]/C
                         clock pessimism              0.422    15.472    
                         clock uncertainty           -0.335    15.137    
    SLICE_X45Y305        FDCE (Recov_fdce_C_CLR)     -0.212    14.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][108]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][74]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.266ns (5.883%)  route 4.255ns (94.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.680    10.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X45Y305        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.396    15.050    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X45Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][74]/C
                         clock pessimism              0.422    15.472    
                         clock uncertainty           -0.335    15.137    
    SLICE_X45Y305        FDCE (Recov_fdce_C_CLR)     -0.212    14.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][74]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][74]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.266ns (5.877%)  route 4.260ns (94.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.685    10.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X46Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.393    15.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X46Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][74]/C
                         clock pessimism              0.422    15.469    
                         clock uncertainty           -0.335    15.134    
    SLICE_X46Y306        FDCE (Recov_fdce_C_CLR)     -0.154    14.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][74]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][103]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.266ns (5.997%)  route 4.170ns (94.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.599     5.522    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.223     5.745 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.575     6.320    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.363 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        3.595     9.958    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X46Y307        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        1.393    15.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X46Y307        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][103]/C
                         clock pessimism              0.422    15.469    
                         clock uncertainty           -0.335    15.134    
    SLICE_X46Y307        FDCE (Recov_fdce_C_CLR)     -0.154    14.980    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][103]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][69]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.128ns (20.828%)  route 0.487ns (79.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.185     2.901    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X36Y293        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.872     2.703    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y293        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][69]/C
                         clock pessimism             -0.299     2.404    
                         clock uncertainty            0.200     2.604    
    SLICE_X36Y293        FDCE (Remov_fdce_C_CLR)     -0.069     2.535    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][69]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][141]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.994%)  route 0.546ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.244     2.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X38Y294        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.870     2.701    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y294        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][141]/C
                         clock pessimism             -0.299     2.402    
                         clock uncertainty            0.200     2.602    
    SLICE_X38Y294        FDCE (Remov_fdce_C_CLR)     -0.050     2.552    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][141]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][69]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.268%)  route 0.536ns (80.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.234     2.951    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X37Y294        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.872     2.703    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y294        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][69]/C
                         clock pessimism             -0.299     2.404    
                         clock uncertainty            0.200     2.604    
    SLICE_X37Y294        FDCE (Remov_fdce_C_CLR)     -0.069     2.535    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][69]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.128ns (19.207%)  route 0.538ns (80.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.236     2.953    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X36Y294        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.872     2.703    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y294        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]/C
                         clock pessimism             -0.299     2.404    
                         clock uncertainty            0.200     2.604    
    SLICE_X36Y294        FDCE (Remov_fdce_C_CLR)     -0.069     2.535    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][69]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][141]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.994%)  route 0.546ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.244     2.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X39Y294        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.870     2.701    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y294        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][141]/C
                         clock pessimism             -0.299     2.402    
                         clock uncertainty            0.200     2.602    
    SLICE_X39Y294        FDCE (Remov_fdce_C_CLR)     -0.069     2.533    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][141]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][11]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.140%)  route 0.578ns (81.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.276     2.992    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X33Y292        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X33Y292        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][11]/C
                         clock pessimism             -0.299     2.405    
                         clock uncertainty            0.200     2.605    
    SLICE_X33Y292        FDCE (Remov_fdce_C_CLR)     -0.069     2.536    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][138]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.749%)  route 0.593ns (82.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.291     3.008    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X42Y297        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.869     2.700    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X42Y297        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][138]/C
                         clock pessimism             -0.299     2.401    
                         clock uncertainty            0.200     2.601    
    SLICE_X42Y297        FDCE (Remov_fdce_C_CLR)     -0.050     2.551    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][138]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][11]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.128ns (18.086%)  route 0.580ns (81.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.278     2.995    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X32Y292        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X32Y292        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][11]/C
                         clock pessimism             -0.299     2.405    
                         clock uncertainty            0.200     2.605    
    SLICE_X32Y292        FDCE (Remov_fdce_C_CLR)     -0.069     2.536    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][11]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.128ns (18.018%)  route 0.582ns (81.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.280     2.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X35Y293        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.874     2.705    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X35Y293        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]/C
                         clock pessimism             -0.299     2.406    
                         clock uncertainty            0.200     2.606    
    SLICE_X35Y293        FDCE (Remov_fdce_C_CLR)     -0.069     2.537    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][69]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][69]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.128ns (17.965%)  route 0.584ns (82.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X36Y302        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDPE (Prop_fdpe_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.302     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X36Y292        LUT2 (Prop_lut2_I0_O)        0.028     2.717 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2959, routed)        0.283     2.999    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_4
    SLICE_X34Y293        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3336, routed)        0.874     2.705    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X34Y293        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][69]/C
                         clock pessimism             -0.299     2.406    
                         clock uncertainty            0.200     2.606    
    SLICE_X34Y293        FDCE (Remov_fdce_C_CLR)     -0.069     2.537    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][69]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.462    





