Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 17:23:45 2019
| Host         : ManoharVohra-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file compute_weight_wrapper_timing_summary_routed.rpt -pb compute_weight_wrapper_timing_summary_routed.pb -rpx compute_weight_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : compute_weight_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.254        0.000                      0                30654        0.016        0.000                      0                30654        3.750        0.000                       0                 11447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.254        0.000                      0                30654        0.016        0.000                      0                30654        3.750        0.000                       0                 11447  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_123_8_reg_3372_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 7.297ns (79.128%)  route 1.925ns (20.872%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.833     3.127    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1_n_112
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2/P[0]
                         net (fo=2, routed)           0.993     9.846    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2_n_111
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.970 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4/O
                         net (fo=1, routed)           0.000     9.970    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4_n_6
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1_n_6
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1_n_6
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1_n_6
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1_n_6
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1_n_6
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1_n_6
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.419 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[27]_i_1/O[3]
                         net (fo=16, routed)          0.929    12.348    compute_weight_i/compute_weight_2_0/U0/p_0_in[27]
    SLICE_X13Y20         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_8_reg_3372_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.569    12.748    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X13Y20         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_8_reg_3372_reg[27]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)       -0.222    12.602    compute_weight_i/compute_weight_2_0/U0/tmp_123_8_reg_3372_reg[27]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_123_23_reg_3612_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 7.338ns (79.401%)  route 1.904ns (20.599%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.833     3.127    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1_n_112
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2/P[0]
                         net (fo=2, routed)           0.993     9.846    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2_n_111
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.970 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4/O
                         net (fo=1, routed)           0.000     9.970    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4_n_6
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1_n_6
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1_n_6
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1_n_6
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1_n_6
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1_n_6
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1_n_6
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[27]_i_1_n_6
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.460 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[31]_i_1/O[2]
                         net (fo=16, routed)          0.908    12.368    compute_weight_i/compute_weight_2_0/U0/p_0_in[30]
    SLICE_X12Y22         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_23_reg_3612_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.566    12.745    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X12Y22         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_23_reg_3612_reg[30]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)       -0.191    12.630    compute_weight_i/compute_weight_2_0/U0/tmp_123_23_reg_3612_reg[30]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_123_13_reg_3462_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 7.411ns (80.444%)  route 1.802ns (19.556%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.833     3.127    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1_n_112
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2/P[0]
                         net (fo=2, routed)           0.993     9.846    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2_n_111
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.970 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4/O
                         net (fo=1, routed)           0.000     9.970    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4_n_6
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1_n_6
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1_n_6
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1_n_6
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1_n_6
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1_n_6
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1_n_6
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[27]_i_1_n_6
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.533 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[31]_i_1/O[3]
                         net (fo=16, routed)          0.806    12.339    compute_weight_i/compute_weight_2_0/U0/p_0_in[31]
    SLICE_X8Y19          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_13_reg_3462_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.569    12.748    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X8Y19          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_13_reg_3462_reg[31]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)       -0.210    12.614    compute_weight_i/compute_weight_2_0/U0/tmp_123_13_reg_3462_reg[31]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_87_reg_3252_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 7.183ns (78.496%)  route 1.968ns (21.504%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.833     3.127    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1_n_112
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2/P[0]
                         net (fo=2, routed)           0.993     9.846    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2_n_111
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.970 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4/O
                         net (fo=1, routed)           0.000     9.970    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4_n_6
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1_n_6
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1_n_6
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1_n_6
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1_n_6
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1_n_6
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.305 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1/O[3]
                         net (fo=16, routed)          0.972    12.277    compute_weight_i/compute_weight_2_0/U0/p_0_in[23]
    SLICE_X11Y22         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_87_reg_3252_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.567    12.747    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X11Y22         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_87_reg_3252_reg[23]/C
                         clock pessimism              0.266    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)       -0.249    12.609    compute_weight_i/compute_weight_2_0/U0/tmp_87_reg_3252_reg[23]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_123_21_reg_3582_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 7.430ns (81.078%)  route 1.734ns (18.922%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.833     3.127    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1_n_112
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2/P[0]
                         net (fo=2, routed)           0.993     9.846    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2_n_111
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.970 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4/O
                         net (fo=1, routed)           0.000     9.970    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4_n_6
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1_n_6
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1_n_6
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1_n_6
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1_n_6
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1_n_6
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1_n_6
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[27]_i_1_n_6
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.552 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[31]_i_1/O[1]
                         net (fo=16, routed)          0.739    12.291    compute_weight_i/compute_weight_2_0/U0/p_0_in[29]
    SLICE_X12Y19         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_21_reg_3582_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.569    12.748    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X12Y19         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_21_reg_3582_reg[29]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)       -0.195    12.629    compute_weight_i/compute_weight_2_0/U0/tmp_123_21_reg_3582_reg[29]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_123_s_reg_3402_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 7.203ns (79.194%)  route 1.892ns (20.806%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.833     3.127    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1_n_112
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2/P[0]
                         net (fo=2, routed)           0.993     9.846    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2_n_111
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.970 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4/O
                         net (fo=1, routed)           0.000     9.970    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4_n_6
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1_n_6
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1_n_6
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1_n_6
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1_n_6
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1_n_6
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1_n_6
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.325 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[27]_i_1/O[0]
                         net (fo=16, routed)          0.897    12.222    compute_weight_i/compute_weight_2_0/U0/p_0_in[24]
    SLICE_X13Y21         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_s_reg_3402_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.568    12.747    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X13Y21         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_s_reg_3402_reg[24]/C
                         clock pessimism              0.230    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)       -0.242    12.581    compute_weight_i/compute_weight_2_0/U0/tmp_123_s_reg_3402_reg[24]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_123_1_reg_3257_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 7.339ns (81.083%)  route 1.712ns (18.917%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.844     3.138    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y4           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.344 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.346    compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1_n_112
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.864 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__2/P[0]
                         net (fo=2, routed)           0.893     9.757    compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__2_n_111
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687[3]_i_4/O
                         net (fo=1, routed)           0.000     9.881    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687[3]_i_4_n_6
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.414 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.414    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[3]_i_1_n_6
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.531 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[7]_i_1_n_6
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.648 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.648    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[11]_i_1_n_6
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.765 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[15]_i_1_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.882 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.882    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[19]_i_1_n_6
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.999 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.999    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[23]_i_1_n_6
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.116 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.116    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[27]_i_1_n_6
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.372 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[31]_i_1/O[2]
                         net (fo=16, routed)          0.817    12.189    compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__3[46]
    SLICE_X9Y18          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_1_reg_3257_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.570    12.750    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X9Y18          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_1_reg_3257_reg[30]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)       -0.269    12.556    compute_weight_i/compute_weight_2_0/U0/tmp_123_1_reg_3257_reg[30]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_87_reg_3252_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 7.316ns (79.683%)  route 1.865ns (20.317%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.833     3.127    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__1_n_112
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2/P[0]
                         net (fo=2, routed)           0.993     9.846    compute_weight_i/compute_weight_2_0/U0/p_Val2_5_fu_1883_p2__2_n_111
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.970 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4/O
                         net (fo=1, routed)           0.000     9.970    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682[3]_i_4_n_6
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[3]_i_1_n_6
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[7]_i_1_n_6
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[11]_i_1_n_6
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[15]_i_1_n_6
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[19]_i_1_n_6
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[23]_i_1_n_6
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.438 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_29_reg_3682_reg[27]_i_1/O[1]
                         net (fo=16, routed)          0.870    12.308    compute_weight_i/compute_weight_2_0/U0/p_0_in[25]
    SLICE_X4Y18          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_87_reg_3252_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.648    12.827    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X4Y18          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_87_reg_3252_reg[25]/C
                         clock pessimism              0.230    13.057    
                         clock uncertainty           -0.154    12.903    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)       -0.224    12.679    compute_weight_i/compute_weight_2_0/U0/tmp_87_reg_3252_reg[25]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_123_24_reg_3617_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 7.420ns (80.953%)  route 1.746ns (19.047%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.844     3.138    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y4           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.344 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.346    compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1_n_112
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.864 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__2/P[0]
                         net (fo=2, routed)           0.893     9.757    compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__2_n_111
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687[3]_i_4/O
                         net (fo=1, routed)           0.000     9.881    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687[3]_i_4_n_6
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.414 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.414    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[3]_i_1_n_6
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.531 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[7]_i_1_n_6
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.648 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.648    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[11]_i_1_n_6
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.765 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[15]_i_1_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.882 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.882    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[19]_i_1_n_6
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.999 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.999    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[23]_i_1_n_6
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.116 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.116    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[27]_i_1_n_6
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.453 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[31]_i_1/O[1]
                         net (fo=16, routed)          0.850    12.303    compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__3[45]
    SLICE_X5Y15          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_24_reg_3617_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.652    12.832    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X5Y15          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_24_reg_3617_reg[29]/C
                         clock pessimism              0.230    13.061    
                         clock uncertainty           -0.154    12.907    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.229    12.678    compute_weight_i/compute_weight_2_0/U0/tmp_123_24_reg_3617_reg[29]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/tmp_123_9_reg_3377_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 7.420ns (80.793%)  route 1.764ns (19.207%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.844     3.138    compute_weight_i/compute_weight_2_0/U0/ap_clk
    DSP48_X0Y4           DSP48E1                                      r  compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.344 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.346    compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__1_n_112
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.864 r  compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__2/P[0]
                         net (fo=2, routed)           0.893     9.757    compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__2_n_111
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124     9.881 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687[3]_i_4/O
                         net (fo=1, routed)           0.000     9.881    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687[3]_i_4_n_6
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.414 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.414    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[3]_i_1_n_6
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.531 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[7]_i_1_n_6
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.648 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.648    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[11]_i_1_n_6
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.765 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[15]_i_1_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.882 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.882    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[19]_i_1_n_6
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.999 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.999    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[23]_i_1_n_6
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.116 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.116    compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[27]_i_1_n_6
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.453 r  compute_weight_i/compute_weight_2_0/U0/tmp_123_30_reg_3687_reg[31]_i_1/O[1]
                         net (fo=16, routed)          0.868    12.321    compute_weight_i/compute_weight_2_0/U0/p_Val2_75_10_fu_2192_p2__3[45]
    SLICE_X2Y14          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_9_reg_3377_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       1.654    12.833    compute_weight_i/compute_weight_2_0/U0/ap_clk
    SLICE_X2Y14          FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/tmp_123_9_reg_3377_reg[29]/C
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)       -0.210    12.699    compute_weight_i/compute_weight_2_0/U0/tmp_123_9_reg_3377_reg[29]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1053]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1053]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.590%)  route 0.175ns (48.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.592     0.928    compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X27Y49         FDRE                                         r  compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1053]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1053]/Q
                         net (fo=1, routed)           0.175     1.243    compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg_n_0_[1053]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.288 r  compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1053]_i_1/O
                         net (fo=1, routed)           0.000     1.288    compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1053]_i_1_n_0
    SLICE_X27Y50         FDRE                                         r  compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1053]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.844     1.210    compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X27Y50         FDRE                                         r  compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1053]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092     1.272    compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1053]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.019%)  route 0.226ns (57.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.569     0.905    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X54Y25         FDRE                                         r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[2]/Q
                         net (fo=1, routed)           0.226     1.295    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X3Y6          RAMB36E1                                     r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.883     1.249    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.967    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     1.263    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/sel_tmp28_reg_4240_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/sel_tmp35_reg_4277_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.689%)  route 0.223ns (61.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.556     0.891    compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/ap_clk
    SLICE_X52Y10         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/sel_tmp28_reg_4240_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/sel_tmp28_reg_4240_reg[7]/Q
                         net (fo=6, routed)           0.223     1.256    compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/sel_tmp28_reg_4240[7]
    SLICE_X49Y11         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/sel_tmp35_reg_4277_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.827     1.193    compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/ap_clk
    SLICE_X49Y11         FDRE                                         r  compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/sel_tmp35_reg_4277_reg[7]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.066     1.224    compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/sel_tmp35_reg_4277_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.019%)  route 0.226ns (57.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.570     0.906    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X54Y26         FDRE                                         r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[24]/Q
                         net (fo=1, routed)           0.226     1.296    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X3Y6          RAMB36E1                                     r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.883     1.249    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.967    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.296     1.263    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.262%)  route 0.220ns (59.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.552     0.888    compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X50Y54         FDRE                                         r  compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1092]/Q
                         net (fo=1, routed)           0.220     1.255    compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA1
    SLICE_X46Y54         RAMD32                                       r  compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.824     1.190    compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X46Y54         RAMD32                                       r  compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.222    compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.701%)  route 0.214ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.552     0.888    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y28         FDRE                                         r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]/Q
                         net (fo=2, routed)           0.214     1.243    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[31]_0[5]
    SLICE_X50Y28         FDRE                                         r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.813     1.179    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y28         FDRE                                         r  compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[5]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.063     1.207    compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 compute_weight_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.597     0.933    compute_weight_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y47         FDRE                                         r  compute_weight_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  compute_weight_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.129    compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X10Y47         RAMD32                                       r  compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.866     1.232    compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X10Y47         RAMD32                                       r  compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.286     0.946    
    SLICE_X10Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 compute_weight_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.624     0.960    compute_weight_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y42          FDRE                                         r  compute_weight_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  compute_weight_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.156    compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X4Y42          RAMD32                                       r  compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.893     1.259    compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X4Y42          RAMD32                                       r  compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X4Y42          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.120    compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.563     0.899    compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X35Y41         FDRE                                         r  compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.095    compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X34Y41         RAMD32                                       r  compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.829     1.195    compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X34Y41         RAMD32                                       r  compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.283     0.912    
    SLICE_X34Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.563     0.899    compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X35Y42         FDRE                                         r  compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.095    compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X34Y42         RAMD32                                       r  compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    compute_weight_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  compute_weight_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11458, routed)       0.829     1.195    compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X34Y42         RAMD32                                       r  compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.283     0.912    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compute_weight_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y5    compute_weight_i/compute_weight_2_0/U0/tmp_81_cast_reg_2985_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y7    compute_weight_i/compute_weight_2_0/U0/tmp_81_cast_reg_2985_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   compute_weight_i/compute_weight_2_0/U0/output_temp_V_U/compute_weight_2_dEe_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   compute_weight_i/compute_weight_2_0/U0/output_temp_V_U/compute_weight_2_dEe_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   compute_weight_i/compute_weight_2_0/U0/output_temp_V_U/compute_weight_2_dEe_ram_U/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   compute_weight_i/compute_weight_2_0/U0/output_temp_V_U/compute_weight_2_dEe_ram_U/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   compute_weight_i/compute_weight_2_0/U0/v_in_V_U/compute_weight_2_cud_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   compute_weight_i/compute_weight_2_0/U0/v_in_V_U/compute_weight_2_cud_ram_U/ram_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y40   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y40   compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK



