   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "adc_queue_conf.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .global ADC_QUEUE_G0_reqsrc_config_0
  20              	 .section .rodata.ADC_QUEUE_G0_reqsrc_config_0,"a",%progbits
  21              	 .align 2
  24              	ADC_QUEUE_G0_reqsrc_config_0:
  25 0000 12000000 	 .word 18
  26 0004 32000000 	 .word 50
  27 0008 00000000 	 .word 0
  28 000c 01       	 .byte 1
  29 000d 000000   	 .space 3
  30              	 .global ADC_QUEUE_G0_init_config_0
  31              	 .section .rodata.ADC_QUEUE_G0_init_config_0,"a",%progbits
  32              	 .align 2
  35              	ADC_QUEUE_G0_init_config_0:
  36 0000 0D       	 .byte 13
  37 0001 000000   	 .space 3
  38 0004 00       	 .space 1
  39 0005 42       	 .byte 66
  40 0006 00       	 .byte 0
  41 0007 00       	 .byte 0
  42 0008 04       	 .byte 4
  43 0009 000000   	 .space 3
  44              	 .global ADC_QUEUE_G0
  45              	 .section .data.ADC_QUEUE_G0,"aw",%progbits
  46              	 .align 2
  49              	ADC_QUEUE_G0:
  50 0000 06       	 .byte 6
  51 0001 00       	 .byte 0
  52 0002 0000     	 .space 2
  53 0004 00000000 	 .word ADC_QUEUE_G0_init_config_0
  54 0008 00000000 	 .word GLOBAL_ADC_0
  55 000c 00440040 	 .word 1073759232
  56 0010 01       	 .byte 1
  57 0011 000000   	 .space 3
  58 0014 00000000 	 .word CPU_CTRL_XMC4_0
  59 0018 00000000 	 .word ADC_QUEUE_G0_reqsrc_config_0
  60 001c 00       	 .byte 0
  61 001d 02       	 .byte 2
  62 001e 00       	 .byte 0
  63 001f 01       	 .byte 1
  64 0020 00       	 .byte 0
  65 0021 000000   	 .space 3
  66              	 .comm adc_queue_list_ch_index_0,96,4
  67              	 .comm adc_queue_list_pos_index_0,96,4
  68              	 .global ADC_QUEUE_G1_reqsrc_config_1
  69              	 .section .rodata.ADC_QUEUE_G1_reqsrc_config_1,"a",%progbits
  70              	 .align 2
  73              	ADC_QUEUE_G1_reqsrc_config_1:
  74 0000 00000000 	 .space 16
  74      00000000 
  74      00000000 
  74      00000000 
  75              	 .global ADC_QUEUE_G1_init_config_1
  76              	 .section .rodata.ADC_QUEUE_G1_init_config_1,"a",%progbits
  77              	 .align 2
  80              	ADC_QUEUE_G1_init_config_1:
  81 0000 0D       	 .byte 13
  82 0001 000000   	 .space 3
  83 0004 00       	 .space 1
  84 0005 42       	 .byte 66
  85 0006 00       	 .byte 0
  86 0007 00       	 .byte 0
  87 0008 04       	 .byte 4
  88 0009 000000   	 .space 3
  89              	 .global ADC_QUEUE_G1
  90              	 .section .data.ADC_QUEUE_G1,"aw",%progbits
  91              	 .align 2
  94              	ADC_QUEUE_G1:
  95 0000 06       	 .byte 6
  96 0001 00       	 .byte 0
  97 0002 0000     	 .space 2
  98 0004 00000000 	 .word ADC_QUEUE_G1_init_config_1
  99 0008 00000000 	 .word GLOBAL_ADC_0
 100 000c 00480040 	 .word 1073760256
 101 0010 01       	 .byte 1
 102 0011 000000   	 .space 3
 103 0014 00000000 	 .word 0
 104 0018 00000000 	 .word ADC_QUEUE_G1_reqsrc_config_1
 105 001c 00       	 .byte 0
 106 001d 02       	 .byte 2
 107 001e 01       	 .byte 1
 108 001f 01       	 .byte 1
 109 0020 01       	 .byte 1
 110 0021 000000   	 .space 3
 111              	 .comm adc_queue_list_ch_index_1,96,4
 112              	 .comm adc_queue_list_pos_index_1,96,4
 113              	 .section .text.VADC0_G0_0_IRQHandler,"ax",%progbits
 114              	 .align 2
 115              	 .global VADC0_G0_0_IRQHandler
 116              	 .thumb
 117              	 .thumb_func
 119              	VADC0_G0_0_IRQHandler:
 120              	.LFB213:
 121              	 .file 1 "../Dave/Generated/ADC_QUEUE/adc_queue_conf.c"
   1:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**************************************************************************************************
   2:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** * DAVE APP Name : ADC_QUEUE       APP Version: 4.0.8
   3:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** *
   4:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** * NOTE:
   5:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** * This file is generated by DAVE. Any manual modification done to this file will be lost when the c
   6:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** ***************************************************************************************************
   7:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
   8:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
   9:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * @cond
  10:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  **************************************************************************************************
  11:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  12:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * Copyright (c) 2015, Infineon Technologies AG
  13:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * All rights reserved.
  14:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  15:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * following conditions are met:
  17:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  18:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *   disclaimer.
  20:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  21:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  24:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  27:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  35:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  **************************************************************************************************
  38:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  39:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * Change History
  40:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * --------------
  41:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  42:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * 2015-02-16:
  43:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *     - Initial version for DAVEv4.<BR>
  44:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  45:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * 2015-04-27:
  46:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *     - Optimized the ADC_QUEUE_AllEntriesInserted.<BR>
  47:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  48:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * 2015-06-20:
  49:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *     - Updated the copyright section.<BR>
  50:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *    
  51:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * 2015-06-26:
  52:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *     - Added flushing of all the queue entries before inserting to the Hardware buffer.<BR>
  53:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  54:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * 2015-07-09:
  55:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *     - Documentation updated.<BR>
  56:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  57:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * @endcond
  58:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *
  59:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
  60:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
  61:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**************************************************************************************************
  62:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * HEADER FILES                                                                                    
  63:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  **************************************************************************************************
  64:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** #include "adc_queue.h"
  65:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
  66:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**************************************************************************************************
  67:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * DATA STRUCTURES
  68:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  **************************************************************************************************
  69:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
  70:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * @ingroup ADC_QUEUE_datastructures
  71:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * @{
  72:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
  73:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
  74:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
  75:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * ADC_QUEUE ISR Handle for ADC_QUEUE_G0
  76:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
  77:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** const ADC_QUEUE_ISR_t ADC_QUEUE_G0_reqsrc_config_0 =
  78:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** {
  79:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .node_id          = 18U,
  80:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .priority         = 50U,
  81:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .sub_priority     = 0U,
  82:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .interrupt_enable = (bool)true
  83:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** };
  84:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
  85:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
  86:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * ADC QUEUE LLD Handle for configuring the ADC_QUEUE_G0
  87:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
  88:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** const XMC_VADC_QUEUE_CONFIG_t ADC_QUEUE_G0_init_config_0 =
  89:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** {
  90:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .conv_start_mode  = (uint32_t) XMC_VADC_STARTMODE_CIR, 		/* Conversion start mode WFS/CIR/CNR*/
  91:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .req_src_priority = (uint32_t) XMC_VADC_GROUP_RS_PRIORITY_3, /*The queue request source priority 
  92:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .trigger_signal   = (uint32_t) XMC_VADC_REQ_TR_C, 			/*If trigger needed the signal input*/
  93:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .trigger_edge     = (uint32_t) XMC_VADC_TRIGGER_EDGE_RISING,   /*Trigger edge needed if trigger e
  94:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .gate_signal      = (uint32_t) XMC_VADC_REQ_GT_A,            /*If gating needed the signal input*
  95:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .timer_mode       = (uint32_t) 0,                            /* Disabled equidistant sampling*/
  96:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .external_trigger = (uint32_t) 1 						/*External trigger Enabled/Disabled*/  
  97:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** };
  98:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
  99:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
 100:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * ADC_QUEUE Handle for configuring the ADC_QUEUE_G0
 101:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
 102:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** ADC_QUEUE_t ADC_QUEUE_G0 =
 103:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** {
 104:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .iclass_config_handle = {
 105:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****                            .sample_time_std_conv= (uint32_t) 6, /*The required STCS value.*/
 106:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****                            .conversion_mode_standard        = (uint32_t) XMC_VADC_CONVMODE_12BIT, /
 107:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****                           },
 108:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .group_handle         = (XMC_VADC_GROUP_t*)(void*)VADC_G0, /* Group pointer for ADC_QUEUE_G0*/
 109:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .queue_config_handle  = (XMC_VADC_QUEUE_CONFIG_t*) &ADC_QUEUE_G0_init_config_0, /* Queue configur
 110:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .global_handle        = (GLOBAL_ADC_t *) &GLOBAL_ADC_0, /*The GLOBAL_ADC App handle*/
 111:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .cpu_handle           = (CPU_CTRL_XMC4_t *) &CPU_CTRL_XMC4_0, /* Holds the CPU App if Consumed*/ 
 112:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .rs_intr_handle       = (ADC_QUEUE_ISR_t*) &ADC_QUEUE_G0_reqsrc_config_0, /* The request source i
 113:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .gating_mode          = XMC_VADC_GATEMODE_IGNORE,     /*Gating edge needed if gate enabled*/
 114:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .srv_req_node         = XMC_VADC_SR_GROUP_SR0, /*Service Request line for Request source Event */
 115:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .init_status			= ADC_QUEUE_UNINITIALIZED, /* ADC_QUEUE_G0 INIT status*/
 116:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .instance_number      = (uint8_t) 0,   /* APP Instance number for ADC_QUEUE_G0*/
 117:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .iclass_num           = (uint8_t) 1,   /* The selected ICLASS configuration for ADC_QUEUE_G0*/
 118:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .group_index          = (uint8_t) 0    /* The Group index for ADC_QUEUE_G0*/
 119:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** };
 120:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 121:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** ADC_QUEUE_ENTRY_t adc_queue_list_ch_index_0[ADC_QUEUE_NUM_CHANNELS];
 122:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** ADC_QUEUE_ENTRY_t adc_queue_list_pos_index_0[ADC_QUEUE_NUM_CHANNELS];
 123:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
 124:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *@}
 125:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
 126:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 127:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 128:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
 129:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * ADC_QUEUE ISR Handle for ADC_QUEUE_G1
 130:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
 131:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** const ADC_QUEUE_ISR_t ADC_QUEUE_G1_reqsrc_config_1 =
 132:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** {
 133:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .node_id          = 0U,
 134:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .priority         = 0U,
 135:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .sub_priority     = 0U,
 136:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .interrupt_enable = (bool)false
 137:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** };
 138:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 139:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
 140:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * ADC QUEUE LLD Handle for configuring the ADC_QUEUE_G1
 141:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
 142:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** const XMC_VADC_QUEUE_CONFIG_t ADC_QUEUE_G1_init_config_1 =
 143:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** {
 144:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .conv_start_mode  = (uint32_t) XMC_VADC_STARTMODE_CIR, 		/* Conversion start mode WFS/CIR/CNR*/
 145:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .req_src_priority = (uint32_t) XMC_VADC_GROUP_RS_PRIORITY_3, /*The queue request source priority 
 146:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .trigger_signal   = (uint32_t) XMC_VADC_REQ_TR_C, 			/*If trigger needed the signal input*/
 147:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .trigger_edge     = (uint32_t) XMC_VADC_TRIGGER_EDGE_RISING,   /*Trigger edge needed if trigger e
 148:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .gate_signal      = (uint32_t) XMC_VADC_REQ_GT_A,            /*If gating needed the signal input*
 149:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .timer_mode       = (uint32_t) 0,                            /* Disabled equidistant sampling*/
 150:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .external_trigger = (uint32_t) 1 						/*External trigger Enabled/Disabled*/  
 151:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** };
 152:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 153:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
 154:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * ADC_QUEUE Handle for configuring the ADC_QUEUE_G1
 155:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
 156:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** ADC_QUEUE_t ADC_QUEUE_G1 =
 157:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** {
 158:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .iclass_config_handle = {
 159:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****                            .sample_time_std_conv= (uint32_t) 6, /*The required STCS value.*/
 160:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****                            .conversion_mode_standard        = (uint32_t) XMC_VADC_CONVMODE_12BIT, /
 161:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****                           },
 162:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .group_handle         = (XMC_VADC_GROUP_t*)(void*)VADC_G1, /* Group pointer for ADC_QUEUE_G1*/
 163:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .queue_config_handle  = (XMC_VADC_QUEUE_CONFIG_t*) &ADC_QUEUE_G1_init_config_1, /* Queue configur
 164:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .global_handle        = (GLOBAL_ADC_t *) &GLOBAL_ADC_0, /*The GLOBAL_ADC App handle*/
 165:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .cpu_handle           = (CPU_CTRL_XMC4_t *) NULL, /* Holds the CPU App if Consumed*/ 
 166:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .rs_intr_handle       = (ADC_QUEUE_ISR_t*) &ADC_QUEUE_G1_reqsrc_config_1, /* The request source i
 167:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .gating_mode          = XMC_VADC_GATEMODE_IGNORE,     /*Gating edge needed if gate enabled*/
 168:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .srv_req_node         = XMC_VADC_SR_GROUP_SR0, /*Service Request line for Request source Event */
 169:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .init_status			= ADC_QUEUE_UNINITIALIZED, /* ADC_QUEUE_G1 INIT status*/
 170:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .instance_number      = (uint8_t) 1,   /* APP Instance number for ADC_QUEUE_G1*/
 171:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .iclass_num           = (uint8_t) 1,   /* The selected ICLASS configuration for ADC_QUEUE_G1*/
 172:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   .group_index          = (uint8_t) 1    /* The Group index for ADC_QUEUE_G1*/
 173:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** };
 174:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 175:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** ADC_QUEUE_ENTRY_t adc_queue_list_ch_index_1[ADC_QUEUE_NUM_CHANNELS];
 176:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** ADC_QUEUE_ENTRY_t adc_queue_list_pos_index_1[ADC_QUEUE_NUM_CHANNELS];
 177:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
 178:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  *@}
 179:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
 180:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 181:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 182:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
 183:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * This function invokes the Request source handler for ADC_QUEUE_G0
 184:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
 185:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** void ADC_QUEUE_0_ReqSrcEventHandler(void)
 186:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** {
 122              	 .loc 1 186 0
 123              	 .cfi_startproc
 124              	 
 125              	 
 126 0000 80B5     	 push {r7,lr}
 127              	.LCFI0:
 128              	 .cfi_def_cfa_offset 8
 129              	 .cfi_offset 7,-8
 130              	 .cfi_offset 14,-4
 131 0002 00AF     	 add r7,sp,#0
 132              	.LCFI1:
 133              	 .cfi_def_cfa_register 7
 187:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   ADC_QUEUE_ReqSrcEventHandler(&ADC_QUEUE_G0);
 134              	 .loc 1 187 0
 135 0004 0148     	 ldr r0,.L2
 136 0006 FFF7FEFF 	 bl ADC_QUEUE_ReqSrcEventHandler
 188:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** }
 137              	 .loc 1 188 0
 138 000a 80BD     	 pop {r7,pc}
 139              	.L3:
 140              	 .align 2
 141              	.L2:
 142 000c 00000000 	 .word ADC_QUEUE_G0
 143              	 .cfi_endproc
 144              	.LFE213:
 146              	 .section .text.ADC_QUEUE_1_ReqSrcEventHandler,"ax",%progbits
 147              	 .align 2
 148              	 .global ADC_QUEUE_1_ReqSrcEventHandler
 149              	 .thumb
 150              	 .thumb_func
 152              	ADC_QUEUE_1_ReqSrcEventHandler:
 153              	.LFB214:
 189:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 190:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 191:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /**
 192:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  * This function invokes the Request source handler for ADC_QUEUE_G1
 193:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  */
 194:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** void ADC_QUEUE_1_ReqSrcEventHandler(void)
 195:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** {
 154              	 .loc 1 195 0
 155              	 .cfi_startproc
 156              	 
 157              	 
 158 0000 80B5     	 push {r7,lr}
 159              	.LCFI2:
 160              	 .cfi_def_cfa_offset 8
 161              	 .cfi_offset 7,-8
 162              	 .cfi_offset 14,-4
 163 0002 00AF     	 add r7,sp,#0
 164              	.LCFI3:
 165              	 .cfi_def_cfa_register 7
 196:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   ADC_QUEUE_ReqSrcEventHandler(&ADC_QUEUE_G1);
 166              	 .loc 1 196 0
 167 0004 0148     	 ldr r0,.L5
 168 0006 FFF7FEFF 	 bl ADC_QUEUE_ReqSrcEventHandler
 197:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** }
 169              	 .loc 1 197 0
 170 000a 80BD     	 pop {r7,pc}
 171              	.L6:
 172              	 .align 2
 173              	.L5:
 174 000c 00000000 	 .word ADC_QUEUE_G1
 175              	 .cfi_endproc
 176              	.LFE214:
 178              	 .section .text.ADC_QUEUE_lInitializeListToDefaults,"ax",%progbits
 179              	 .align 2
 180              	 .global ADC_QUEUE_lInitializeListToDefaults
 181              	 .thumb
 182              	 .thumb_func
 184              	ADC_QUEUE_lInitializeListToDefaults:
 185              	.LFB215:
 198:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 199:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 200:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 201:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** /* API generated to initialise list pointers and clear its contents*/
 202:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** void ADC_QUEUE_lInitializeListToDefaults(uint8_t instance_num)
 203:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** {
 186              	 .loc 1 203 0
 187              	 .cfi_startproc
 188              	 
 189              	 
 190 0000 80B5     	 push {r7,lr}
 191              	.LCFI4:
 192              	 .cfi_def_cfa_offset 8
 193              	 .cfi_offset 7,-8
 194              	 .cfi_offset 14,-4
 195 0002 82B0     	 sub sp,sp,#8
 196              	.LCFI5:
 197              	 .cfi_def_cfa_offset 16
 198 0004 00AF     	 add r7,sp,#0
 199              	.LCFI6:
 200              	 .cfi_def_cfa_register 7
 201 0006 0346     	 mov r3,r0
 202 0008 FB71     	 strb r3,[r7,#7]
 204:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** 
 205:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   /* Initialise list pointers of APP Instance- ADC_QUEUE_G0 */
 206:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   adc_queue_list_ptrs[0][0] = adc_queue_list_ch_index_0;
 203              	 .loc 1 206 0
 204 000a 094B     	 ldr r3,.L8
 205 000c 094A     	 ldr r2,.L8+4
 206 000e 1A60     	 str r2,[r3]
 207:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   adc_queue_list_ptrs[0][1] = adc_queue_list_pos_index_0;
 207              	 .loc 1 207 0
 208 0010 074B     	 ldr r3,.L8
 209 0012 094A     	 ldr r2,.L8+8
 210 0014 5A60     	 str r2,[r3,#4]
 208:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  
 209:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   /* Initialise list pointers of APP Instance- ADC_QUEUE_G1 */
 210:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   adc_queue_list_ptrs[1][0] = adc_queue_list_ch_index_1;
 211              	 .loc 1 210 0
 212 0016 064B     	 ldr r3,.L8
 213 0018 084A     	 ldr r2,.L8+12
 214 001a 9A60     	 str r2,[r3,#8]
 211:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   adc_queue_list_ptrs[1][1] = adc_queue_list_pos_index_1;
 215              	 .loc 1 211 0
 216 001c 044B     	 ldr r3,.L8
 217 001e 084A     	 ldr r2,.L8+16
 218 0020 DA60     	 str r2,[r3,#12]
 212:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****  
 213:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   /* Reset channels */
 214:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c ****   ADC_QUEUE_ResetListContents(instance_num);
 219              	 .loc 1 214 0
 220 0022 FB79     	 ldrb r3,[r7,#7]
 221 0024 1846     	 mov r0,r3
 222 0026 FFF7FEFF 	 bl ADC_QUEUE_ResetListContents
 215:../Dave/Generated/ADC_QUEUE/adc_queue_conf.c **** }
 223              	 .loc 1 215 0
 224 002a 0837     	 adds r7,r7,#8
 225              	.LCFI7:
 226              	 .cfi_def_cfa_offset 8
 227 002c BD46     	 mov sp,r7
 228              	.LCFI8:
 229              	 .cfi_def_cfa_register 13
 230              	 
 231 002e 80BD     	 pop {r7,pc}
 232              	.L9:
 233              	 .align 2
 234              	.L8:
 235 0030 00000000 	 .word adc_queue_list_ptrs
 236 0034 00000000 	 .word adc_queue_list_ch_index_0
 237 0038 00000000 	 .word adc_queue_list_pos_index_0
 238 003c 00000000 	 .word adc_queue_list_ch_index_1
 239 0040 00000000 	 .word adc_queue_list_pos_index_1
 240              	 .cfi_endproc
 241              	.LFE215:
 243              	 .text
 244              	.Letext0:
 245              	 .file 2 "c:\\davev4\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 246              	 .file 3 "c:\\davev4\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 247              	 .file 4 "C:\\Workspaces\\DAVE-4.1\\S2G2_MD_SA_W002\\S2GTWO_MD_SA_T003/Libraries/CMSIS/Infineon/XMC4200_series/Include/XMC4200.h"
 248              	 .file 5 "C:\\Workspaces\\DAVE-4.1\\S2G2_MD_SA_W002\\S2GTWO_MD_SA_T003\\Libraries\\XMCLib\\inc/xmc_vadc.h"
 249              	 .file 6 "C:\\Workspaces\\DAVE-4.1\\S2G2_MD_SA_W002\\S2GTWO_MD_SA_T003\\Dave\\Generated/GLOBAL_ADC/global_adc.h"
 250              	 .file 7 "C:\\Workspaces\\DAVE-4.1\\S2G2_MD_SA_W002\\S2GTWO_MD_SA_T003\\Dave\\Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.h"
 251              	 .file 8 "../Dave/Generated/ADC_QUEUE/adc_queue.h"
 252              	 .file 9 "C:\\Workspaces\\DAVE-4.1\\S2G2_MD_SA_W002\\S2GTWO_MD_SA_T003/Libraries/CMSIS/Include/core_cm4.h"
 253              	 .file 10 "C:\\Workspaces\\DAVE-4.1\\S2G2_MD_SA_W002\\S2GTWO_MD_SA_T003/Libraries/CMSIS/Infineon/XMC4200_series/Include/system_XMC4200.h"
 254              	 .file 11 "C:\\Workspaces\\DAVE-4.1\\S2G2_MD_SA_W002\\S2GTWO_MD_SA_T003\\Dave\\Generated/GLOBAL_ADC/global_adc_extern.h"
 255              	 .file 12 "C:\\Workspaces\\DAVE-4.1\\S2G2_MD_SA_W002\\S2GTWO_MD_SA_T003\\Dave\\Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_extern.h"
 256              	 .file 13 "../Dave/Generated/ADC_QUEUE/ADC_QUEUE_Extern.h"
DEFINED SYMBOLS
                            *ABS*:00000000 adc_queue_conf.c
    {standard input}:24     .rodata.ADC_QUEUE_G0_reqsrc_config_0:00000000 ADC_QUEUE_G0_reqsrc_config_0
    {standard input}:21     .rodata.ADC_QUEUE_G0_reqsrc_config_0:00000000 $d
    {standard input}:35     .rodata.ADC_QUEUE_G0_init_config_0:00000000 ADC_QUEUE_G0_init_config_0
    {standard input}:32     .rodata.ADC_QUEUE_G0_init_config_0:00000000 $d
    {standard input}:49     .data.ADC_QUEUE_G0:00000000 ADC_QUEUE_G0
    {standard input}:46     .data.ADC_QUEUE_G0:00000000 $d
                            *COM*:00000060 adc_queue_list_ch_index_0
                            *COM*:00000060 adc_queue_list_pos_index_0
    {standard input}:73     .rodata.ADC_QUEUE_G1_reqsrc_config_1:00000000 ADC_QUEUE_G1_reqsrc_config_1
    {standard input}:70     .rodata.ADC_QUEUE_G1_reqsrc_config_1:00000000 $d
    {standard input}:80     .rodata.ADC_QUEUE_G1_init_config_1:00000000 ADC_QUEUE_G1_init_config_1
    {standard input}:77     .rodata.ADC_QUEUE_G1_init_config_1:00000000 $d
    {standard input}:94     .data.ADC_QUEUE_G1:00000000 ADC_QUEUE_G1
    {standard input}:91     .data.ADC_QUEUE_G1:00000000 $d
                            *COM*:00000060 adc_queue_list_ch_index_1
                            *COM*:00000060 adc_queue_list_pos_index_1
    {standard input}:114    .text.VADC0_G0_0_IRQHandler:00000000 $t
    {standard input}:119    .text.VADC0_G0_0_IRQHandler:00000000 VADC0_G0_0_IRQHandler
    {standard input}:142    .text.VADC0_G0_0_IRQHandler:0000000c $d
    {standard input}:147    .text.ADC_QUEUE_1_ReqSrcEventHandler:00000000 $t
    {standard input}:152    .text.ADC_QUEUE_1_ReqSrcEventHandler:00000000 ADC_QUEUE_1_ReqSrcEventHandler
    {standard input}:174    .text.ADC_QUEUE_1_ReqSrcEventHandler:0000000c $d
    {standard input}:179    .text.ADC_QUEUE_lInitializeListToDefaults:00000000 $t
    {standard input}:184    .text.ADC_QUEUE_lInitializeListToDefaults:00000000 ADC_QUEUE_lInitializeListToDefaults
    {standard input}:235    .text.ADC_QUEUE_lInitializeListToDefaults:00000030 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
GLOBAL_ADC_0
CPU_CTRL_XMC4_0
ADC_QUEUE_ReqSrcEventHandler
ADC_QUEUE_ResetListContents
adc_queue_list_ptrs
