--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 901 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.774ns.
--------------------------------------------------------------------------------

Paths for end point timer_inst/counter_22 (SLICE_X9Y24.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_inst/counter_7 (FF)
  Destination:          timer_inst/counter_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.313 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_inst/counter_7 to timer_inst/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.AQ      Tcko                  0.430   timer_inst/counter<10>
                                                       timer_inst/counter_7
    SLICE_X9Y22.B3       net (fanout=3)        1.490   timer_inst/counter<7>
    SLICE_X9Y22.B        Tilo                  0.259   timer_inst/counter<12>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1_1
    SLICE_X9Y24.C1       net (fanout=12)       1.167   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>11
    SLICE_X9Y24.CLK      Tas                   0.373   timer_inst/counter<23>
                                                       timer_inst/counter_22_rstpot
                                                       timer_inst/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (1.062ns logic, 2.657ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_inst/counter_10 (FF)
  Destination:          timer_inst/counter_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.313 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_inst/counter_10 to timer_inst/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.DQ      Tcko                  0.430   timer_inst/counter<10>
                                                       timer_inst/counter_10
    SLICE_X9Y22.B2       net (fanout=3)        0.796   timer_inst/counter<10>
    SLICE_X9Y22.B        Tilo                  0.259   timer_inst/counter<12>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1_1
    SLICE_X9Y24.C1       net (fanout=12)       1.167   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>11
    SLICE_X9Y24.CLK      Tas                   0.373   timer_inst/counter<23>
                                                       timer_inst/counter_22_rstpot
                                                       timer_inst/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (1.062ns logic, 1.963ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_inst/counter_6 (FF)
  Destination:          timer_inst/counter_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.815ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.313 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_inst/counter_6 to timer_inst/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.430   timer_inst/counter<6>
                                                       timer_inst/counter_6
    SLICE_X9Y22.B4       net (fanout=3)        0.586   timer_inst/counter<6>
    SLICE_X9Y22.B        Tilo                  0.259   timer_inst/counter<12>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1_1
    SLICE_X9Y24.C1       net (fanout=12)       1.167   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>11
    SLICE_X9Y24.CLK      Tas                   0.373   timer_inst/counter<23>
                                                       timer_inst/counter_22_rstpot
                                                       timer_inst/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (1.062ns logic, 1.753ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point timer_inst/counter_11 (SLICE_X9Y22.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_inst/counter_8 (FF)
  Destination:          timer_inst/counter_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.315 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_inst/counter_8 to timer_inst/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.BQ      Tcko                  0.430   timer_inst/counter<10>
                                                       timer_inst/counter_8
    SLICE_X10Y21.B4      net (fanout=3)        1.438   timer_inst/counter<8>
    SLICE_X10Y21.B       Tilo                  0.235   timer_inst/counter<2>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1
    SLICE_X9Y22.A2       net (fanout=13)       1.177   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>
    SLICE_X9Y22.CLK      Tas                   0.373   timer_inst/counter<12>
                                                       timer_inst/counter_11_rstpot
                                                       timer_inst/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (1.038ns logic, 2.615ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_inst/counter_11 (FF)
  Destination:          timer_inst/counter_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.011ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_inst/counter_11 to timer_inst/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   timer_inst/counter<12>
                                                       timer_inst/counter_11
    SLICE_X10Y21.B2      net (fanout=3)        0.796   timer_inst/counter<11>
    SLICE_X10Y21.B       Tilo                  0.235   timer_inst/counter<2>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1
    SLICE_X9Y22.A2       net (fanout=13)       1.177   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>
    SLICE_X9Y22.CLK      Tas                   0.373   timer_inst/counter<12>
                                                       timer_inst/counter_11_rstpot
                                                       timer_inst/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (1.038ns logic, 1.973ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_inst/counter_6 (FF)
  Destination:          timer_inst/counter_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.872ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_inst/counter_6 to timer_inst/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.430   timer_inst/counter<6>
                                                       timer_inst/counter_6
    SLICE_X10Y21.B3      net (fanout=3)        0.657   timer_inst/counter<6>
    SLICE_X10Y21.B       Tilo                  0.235   timer_inst/counter<2>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1
    SLICE_X9Y22.A2       net (fanout=13)       1.177   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>
    SLICE_X9Y22.CLK      Tas                   0.373   timer_inst/counter<12>
                                                       timer_inst/counter_11_rstpot
                                                       timer_inst/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (1.038ns logic, 1.834ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point timer_inst/counter_20 (SLICE_X9Y24.A1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_inst/counter_7 (FF)
  Destination:          timer_inst/counter_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.313 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_inst/counter_7 to timer_inst/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.AQ      Tcko                  0.430   timer_inst/counter<10>
                                                       timer_inst/counter_7
    SLICE_X9Y22.B3       net (fanout=3)        1.490   timer_inst/counter<7>
    SLICE_X9Y22.B        Tilo                  0.259   timer_inst/counter<12>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1_1
    SLICE_X9Y24.A1       net (fanout=12)       1.002   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>11
    SLICE_X9Y24.CLK      Tas                   0.373   timer_inst/counter<23>
                                                       timer_inst/counter_20_rstpot
                                                       timer_inst/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.062ns logic, 2.492ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_inst/counter_10 (FF)
  Destination:          timer_inst/counter_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.860ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.313 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_inst/counter_10 to timer_inst/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.DQ      Tcko                  0.430   timer_inst/counter<10>
                                                       timer_inst/counter_10
    SLICE_X9Y22.B2       net (fanout=3)        0.796   timer_inst/counter<10>
    SLICE_X9Y22.B        Tilo                  0.259   timer_inst/counter<12>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1_1
    SLICE_X9Y24.A1       net (fanout=12)       1.002   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>11
    SLICE_X9Y24.CLK      Tas                   0.373   timer_inst/counter<23>
                                                       timer_inst/counter_20_rstpot
                                                       timer_inst/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (1.062ns logic, 1.798ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_inst/counter_6 (FF)
  Destination:          timer_inst/counter_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.313 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_inst/counter_6 to timer_inst/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.430   timer_inst/counter<6>
                                                       timer_inst/counter_6
    SLICE_X9Y22.B4       net (fanout=3)        0.586   timer_inst/counter<6>
    SLICE_X9Y22.B        Tilo                  0.259   timer_inst/counter<12>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1_1
    SLICE_X9Y24.A1       net (fanout=12)       1.002   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>11
    SLICE_X9Y24.CLK      Tas                   0.373   timer_inst/counter<23>
                                                       timer_inst/counter_20_rstpot
                                                       timer_inst/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (1.062ns logic, 1.588ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point timer_inst/out (SLICE_X11Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_inst/out (FF)
  Destination:          timer_inst/out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_inst/out to timer_inst/out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.AQ      Tcko                  0.198   timer_inst/out
                                                       timer_inst/out
    SLICE_X11Y22.A6      net (fanout=2)        0.027   timer_inst/out
    SLICE_X11Y22.CLK     Tah         (-Th)    -0.215   timer_inst/out
                                                       timer_inst/out_rstpot1
                                                       timer_inst/out
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point timer_inst/counter_0 (SLICE_X10Y21.A5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_inst/counter_7 (FF)
  Destination:          timer_inst/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_inst/counter_7 to timer_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.AQ      Tcko                  0.198   timer_inst/counter<10>
                                                       timer_inst/counter_7
    SLICE_X10Y21.B6      net (fanout=3)        0.033   timer_inst/counter<7>
    SLICE_X10Y21.B       Tilo                  0.142   timer_inst/counter<2>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1
    SLICE_X10Y21.A5      net (fanout=13)       0.074   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>
    SLICE_X10Y21.CLK     Tah         (-Th)    -0.190   timer_inst/counter<2>
                                                       timer_inst/counter_0_rstpot
                                                       timer_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.530ns logic, 0.107ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_inst/counter_9 (FF)
  Destination:          timer_inst/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_inst/counter_9 to timer_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.CQ      Tcko                  0.198   timer_inst/counter<10>
                                                       timer_inst/counter_9
    SLICE_X10Y21.B5      net (fanout=3)        0.216   timer_inst/counter<9>
    SLICE_X10Y21.B       Tilo                  0.142   timer_inst/counter<2>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1
    SLICE_X10Y21.A5      net (fanout=13)       0.074   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>
    SLICE_X10Y21.CLK     Tah         (-Th)    -0.190   timer_inst/counter<2>
                                                       timer_inst/counter_0_rstpot
                                                       timer_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.530ns logic, 0.290ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_inst/counter_10 (FF)
  Destination:          timer_inst/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.874ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_inst/counter_10 to timer_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.DQ      Tcko                  0.198   timer_inst/counter<10>
                                                       timer_inst/counter_10
    SLICE_X10Y21.B1      net (fanout=3)        0.270   timer_inst/counter<10>
    SLICE_X10Y21.B       Tilo                  0.142   timer_inst/counter<2>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1
    SLICE_X10Y21.A5      net (fanout=13)       0.074   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>
    SLICE_X10Y21.CLK     Tah         (-Th)    -0.190   timer_inst/counter<2>
                                                       timer_inst/counter_0_rstpot
                                                       timer_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.530ns logic, 0.344ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point timer_inst/counter_1 (SLICE_X10Y21.C4), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_inst/counter_7 (FF)
  Destination:          timer_inst/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_inst/counter_7 to timer_inst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.AQ      Tcko                  0.198   timer_inst/counter<10>
                                                       timer_inst/counter_7
    SLICE_X10Y21.B6      net (fanout=3)        0.033   timer_inst/counter<7>
    SLICE_X10Y21.B       Tilo                  0.142   timer_inst/counter<2>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1
    SLICE_X10Y21.C4      net (fanout=13)       0.139   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>
    SLICE_X10Y21.CLK     Tah         (-Th)    -0.190   timer_inst/counter<2>
                                                       timer_inst/counter_1_rstpot
                                                       timer_inst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.530ns logic, 0.172ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_inst/counter_9 (FF)
  Destination:          timer_inst/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_inst/counter_9 to timer_inst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.CQ      Tcko                  0.198   timer_inst/counter<10>
                                                       timer_inst/counter_9
    SLICE_X10Y21.B5      net (fanout=3)        0.216   timer_inst/counter<9>
    SLICE_X10Y21.B       Tilo                  0.142   timer_inst/counter<2>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1
    SLICE_X10Y21.C4      net (fanout=13)       0.139   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>
    SLICE_X10Y21.CLK     Tah         (-Th)    -0.190   timer_inst/counter<2>
                                                       timer_inst/counter_1_rstpot
                                                       timer_inst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.530ns logic, 0.355ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_inst/counter_10 (FF)
  Destination:          timer_inst/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_inst/counter_10 to timer_inst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.DQ      Tcko                  0.198   timer_inst/counter<10>
                                                       timer_inst/counter_10
    SLICE_X10Y21.B1      net (fanout=3)        0.270   timer_inst/counter<10>
    SLICE_X10Y21.B       Tilo                  0.142   timer_inst/counter<2>
                                                       timer_inst/counter[23]_PWR_2_o_equal_2_o<23>1
    SLICE_X10Y21.C4      net (fanout=13)       0.139   timer_inst/counter[23]_PWR_2_o_equal_2_o<23>
    SLICE_X10Y21.CLK     Tah         (-Th)    -0.190   timer_inst/counter<2>
                                                       timer_inst/counter_1_rstpot
                                                       timer_inst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.530ns logic, 0.409ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: timer_inst/counter<2>/CLK
  Logical resource: timer_inst/counter_0/CK
  Location pin: SLICE_X10Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: timer_inst/counter<2>/CLK
  Logical resource: timer_inst/counter_1/CK
  Location pin: SLICE_X10Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.774|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 901 paths, 0 nets, and 211 connections

Design statistics:
   Minimum period:   3.774ns{1}   (Maximum frequency: 264.971MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun  5 20:28:50 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



